-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "06/01/2024 22:03:06"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	CLOCK_50 : IN std_logic;
	FPGA_RESET_N : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	PC_OUT : OUT std_logic_vector(31 DOWNTO 0);
	PC4_OUT : OUT std_logic_vector(31 DOWNTO 0);
	ULA_OUT : OUT std_logic_vector(31 DOWNTO 0);
	DadoEsc_OUT : OUT std_logic_vector(31 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MIPS;

ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_FPGA_RESET_N : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_PC_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PC4_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULA_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DadoEsc_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_CLK|saidaQ~0_combout\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_CLK|saidaQ~q\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_CLK|saida~combout\ : std_logic;
SIGNAL \FPGA_RESET_N~input_o\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_RESET|saidaQ~0_combout\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_RESET|saidaQ~q\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_RESET|saida~combout\ : std_logic;
SIGNAL \B_REG|registrador~76_q\ : std_logic;
SIGNAL \B_REG|registrador~78_q\ : std_logic;
SIGNAL \B_REG|registrador~79_q\ : std_logic;
SIGNAL \ROM|memROM~13_combout\ : std_logic;
SIGNAL \UNI_CTRL|Equal3~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|Equal3~1_combout\ : std_logic;
SIGNAL \ROM|memROM~17_combout\ : std_logic;
SIGNAL \M_RtRd31|saida_MUX[2]~3_combout\ : std_logic;
SIGNAL \ROM|memROM~14_combout\ : std_logic;
SIGNAL \ROM|memROM~18_combout\ : std_logic;
SIGNAL \M_RtRd31|saida_MUX[3]~4_combout\ : std_logic;
SIGNAL \ROM|memROM~10_combout\ : std_logic;
SIGNAL \M_RtRd31|saida_MUX[4]~1_combout\ : std_logic;
SIGNAL \ROM|memROM~15_combout\ : std_logic;
SIGNAL \ROM|memROM~16_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~107_combout\ : std_logic;
SIGNAL \B_REG|registrador~71_q\ : std_logic;
SIGNAL \B_REG|registrador~108_combout\ : std_logic;
SIGNAL \B_REG|registrador~109_combout\ : std_logic;
SIGNAL \B_REG|Equal8~0_combout\ : std_logic;
SIGNAL \B_REG|Equal8~1_combout\ : std_logic;
SIGNAL \REG_ID_EX|DOUT[83]~0_combout\ : std_logic;
SIGNAL \REG_ID_EX|DOUT[83]~1_combout\ : std_logic;
SIGNAL \B_REG|saidaB[7]~7_combout\ : std_logic;
SIGNAL \B_REG|Equal3~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|Equal13~0_combout\ : std_logic;
SIGNAL \ROM|memROM~23_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ : std_logic;
SIGNAL \ROM|memROM~6_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \ROM|memROM~7_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \ROM|memROM~4_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\ : std_logic;
SIGNAL \ROM|memROM~21_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \ROM|memROM~22_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ : std_logic;
SIGNAL \ULAcntrl|saida[0]~2_combout\ : std_logic;
SIGNAL \B_REG|registrador~72_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[0]~0_combout\ : std_logic;
SIGNAL \RAM|memRAM~39_q\ : std_logic;
SIGNAL \ULAcntrl|saida[3]~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~73_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[1]~1_combout\ : std_logic;
SIGNAL \RAM|memRAM~40_q\ : std_logic;
SIGNAL \UNI_CTRL|Equal9~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|Equal10~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|smRtIm~0_combout\ : std_logic;
SIGNAL \ULAcntrl|saida[2]~1_combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~74_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[2]~2_combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~75_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[3]~3_combout\ : std_logic;
SIGNAL \ULA|bit03|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit03|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit03|cout~2_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit04|cout~combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|cout~combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_RESULT|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \RAM|memRAM~2791_combout\ : std_logic;
SIGNAL \RAM|memRAM~2792_combout\ : std_logic;
SIGNAL \RAM|memRAM~552_q\ : std_logic;
SIGNAL \RAM|memRAM~2823_combout\ : std_logic;
SIGNAL \RAM|memRAM~2824_combout\ : std_logic;
SIGNAL \RAM|memRAM~1064_q\ : std_logic;
SIGNAL \RAM|memRAM~2855_combout\ : std_logic;
SIGNAL \RAM|memRAM~2856_combout\ : std_logic;
SIGNAL \RAM|memRAM~1576_q\ : std_logic;
SIGNAL \RAM|memRAM~2108_combout\ : std_logic;
SIGNAL \RAM|memRAM~2767_combout\ : std_logic;
SIGNAL \RAM|memRAM~2768_combout\ : std_logic;
SIGNAL \RAM|memRAM~168_q\ : std_logic;
SIGNAL \RAM|memRAM~2799_combout\ : std_logic;
SIGNAL \RAM|memRAM~2800_combout\ : std_logic;
SIGNAL \RAM|memRAM~680_q\ : std_logic;
SIGNAL \RAM|memRAM~2825_combout\ : std_logic;
SIGNAL \RAM|memRAM~2826_combout\ : std_logic;
SIGNAL \RAM|memRAM~1192_q\ : std_logic;
SIGNAL \RAM|memRAM~2863_combout\ : std_logic;
SIGNAL \RAM|memRAM~2864_combout\ : std_logic;
SIGNAL \RAM|memRAM~1704_q\ : std_logic;
SIGNAL \RAM|memRAM~2109_combout\ : std_logic;
SIGNAL \RAM|memRAM~2775_combout\ : std_logic;
SIGNAL \RAM|memRAM~2776_combout\ : std_logic;
SIGNAL \RAM|memRAM~296_q\ : std_logic;
SIGNAL \RAM|memRAM~2807_combout\ : std_logic;
SIGNAL \RAM|memRAM~2808_combout\ : std_logic;
SIGNAL \RAM|memRAM~808_q\ : std_logic;
SIGNAL \RAM|memRAM~2827_combout\ : std_logic;
SIGNAL \RAM|memRAM~2828_combout\ : std_logic;
SIGNAL \RAM|memRAM~1320_q\ : std_logic;
SIGNAL \RAM|memRAM~2871_combout\ : std_logic;
SIGNAL \RAM|memRAM~2872_combout\ : std_logic;
SIGNAL \RAM|memRAM~1832_q\ : std_logic;
SIGNAL \RAM|memRAM~2110_combout\ : std_logic;
SIGNAL \RAM|memRAM~2783_combout\ : std_logic;
SIGNAL \RAM|memRAM~2784_combout\ : std_logic;
SIGNAL \RAM|memRAM~424_q\ : std_logic;
SIGNAL \RAM|memRAM~2815_combout\ : std_logic;
SIGNAL \RAM|memRAM~2816_combout\ : std_logic;
SIGNAL \RAM|memRAM~936_q\ : std_logic;
SIGNAL \RAM|memRAM~2829_combout\ : std_logic;
SIGNAL \RAM|memRAM~2830_combout\ : std_logic;
SIGNAL \RAM|memRAM~1448_q\ : std_logic;
SIGNAL \RAM|memRAM~2879_combout\ : std_logic;
SIGNAL \RAM|memRAM~2880_combout\ : std_logic;
SIGNAL \RAM|memRAM~1960_q\ : std_logic;
SIGNAL \RAM|memRAM~2111_combout\ : std_logic;
SIGNAL \RAM|memRAM~2112_combout\ : std_logic;
SIGNAL \RAM|memRAM~72_q\ : std_logic;
SIGNAL \RAM|memRAM~2793_combout\ : std_logic;
SIGNAL \RAM|memRAM~2794_combout\ : std_logic;
SIGNAL \RAM|memRAM~584_q\ : std_logic;
SIGNAL \RAM|memRAM~2831_combout\ : std_logic;
SIGNAL \RAM|memRAM~2832_combout\ : std_logic;
SIGNAL \RAM|memRAM~1096_q\ : std_logic;
SIGNAL \RAM|memRAM~2857_combout\ : std_logic;
SIGNAL \RAM|memRAM~2858_combout\ : std_logic;
SIGNAL \RAM|memRAM~1608_q\ : std_logic;
SIGNAL \RAM|memRAM~2113_combout\ : std_logic;
SIGNAL \RAM|memRAM~2769_combout\ : std_logic;
SIGNAL \RAM|memRAM~2770_combout\ : std_logic;
SIGNAL \RAM|memRAM~200_q\ : std_logic;
SIGNAL \RAM|memRAM~2801_combout\ : std_logic;
SIGNAL \RAM|memRAM~2802_combout\ : std_logic;
SIGNAL \RAM|memRAM~712_q\ : std_logic;
SIGNAL \RAM|memRAM~2833_combout\ : std_logic;
SIGNAL \RAM|memRAM~2834_combout\ : std_logic;
SIGNAL \RAM|memRAM~1224_q\ : std_logic;
SIGNAL \RAM|memRAM~2865_combout\ : std_logic;
SIGNAL \RAM|memRAM~2866_combout\ : std_logic;
SIGNAL \RAM|memRAM~1736_q\ : std_logic;
SIGNAL \RAM|memRAM~2114_combout\ : std_logic;
SIGNAL \RAM|memRAM~2777_combout\ : std_logic;
SIGNAL \RAM|memRAM~2778_combout\ : std_logic;
SIGNAL \RAM|memRAM~328_q\ : std_logic;
SIGNAL \RAM|memRAM~2809_combout\ : std_logic;
SIGNAL \RAM|memRAM~2810_combout\ : std_logic;
SIGNAL \RAM|memRAM~840_q\ : std_logic;
SIGNAL \RAM|memRAM~2835_combout\ : std_logic;
SIGNAL \RAM|memRAM~2836_combout\ : std_logic;
SIGNAL \RAM|memRAM~1352_q\ : std_logic;
SIGNAL \RAM|memRAM~2873_combout\ : std_logic;
SIGNAL \RAM|memRAM~2874_combout\ : std_logic;
SIGNAL \RAM|memRAM~1864_q\ : std_logic;
SIGNAL \RAM|memRAM~2115_combout\ : std_logic;
SIGNAL \RAM|memRAM~2785_combout\ : std_logic;
SIGNAL \RAM|memRAM~2786_combout\ : std_logic;
SIGNAL \RAM|memRAM~456_q\ : std_logic;
SIGNAL \RAM|memRAM~2817_combout\ : std_logic;
SIGNAL \RAM|memRAM~2818_combout\ : std_logic;
SIGNAL \RAM|memRAM~968_q\ : std_logic;
SIGNAL \RAM|memRAM~2837_combout\ : std_logic;
SIGNAL \RAM|memRAM~2838_combout\ : std_logic;
SIGNAL \RAM|memRAM~1480_q\ : std_logic;
SIGNAL \RAM|memRAM~2881_combout\ : std_logic;
SIGNAL \RAM|memRAM~2882_combout\ : std_logic;
SIGNAL \RAM|memRAM~1992_q\ : std_logic;
SIGNAL \RAM|memRAM~2116_combout\ : std_logic;
SIGNAL \RAM|memRAM~2117_combout\ : std_logic;
SIGNAL \RAM|memRAM~2763_combout\ : std_logic;
SIGNAL \RAM|memRAM~2764_combout\ : std_logic;
SIGNAL \RAM|memRAM~104_q\ : std_logic;
SIGNAL \RAM|memRAM~2795_combout\ : std_logic;
SIGNAL \RAM|memRAM~2796_combout\ : std_logic;
SIGNAL \RAM|memRAM~616_q\ : std_logic;
SIGNAL \RAM|memRAM~2839_combout\ : std_logic;
SIGNAL \RAM|memRAM~2840_combout\ : std_logic;
SIGNAL \RAM|memRAM~1128_q\ : std_logic;
SIGNAL \RAM|memRAM~2859_combout\ : std_logic;
SIGNAL \RAM|memRAM~2860_combout\ : std_logic;
SIGNAL \RAM|memRAM~1640_q\ : std_logic;
SIGNAL \RAM|memRAM~2118_combout\ : std_logic;
SIGNAL \RAM|memRAM~2771_combout\ : std_logic;
SIGNAL \RAM|memRAM~2772_combout\ : std_logic;
SIGNAL \RAM|memRAM~232_q\ : std_logic;
SIGNAL \RAM|memRAM~2803_combout\ : std_logic;
SIGNAL \RAM|memRAM~2804_combout\ : std_logic;
SIGNAL \RAM|memRAM~744_q\ : std_logic;
SIGNAL \RAM|memRAM~2841_combout\ : std_logic;
SIGNAL \RAM|memRAM~2842_combout\ : std_logic;
SIGNAL \RAM|memRAM~1256_q\ : std_logic;
SIGNAL \RAM|memRAM~2867_combout\ : std_logic;
SIGNAL \RAM|memRAM~2868_combout\ : std_logic;
SIGNAL \RAM|memRAM~1768_q\ : std_logic;
SIGNAL \RAM|memRAM~2119_combout\ : std_logic;
SIGNAL \RAM|memRAM~2779_combout\ : std_logic;
SIGNAL \RAM|memRAM~2780_combout\ : std_logic;
SIGNAL \RAM|memRAM~360_q\ : std_logic;
SIGNAL \RAM|memRAM~2811_combout\ : std_logic;
SIGNAL \RAM|memRAM~2812_combout\ : std_logic;
SIGNAL \RAM|memRAM~872_q\ : std_logic;
SIGNAL \RAM|memRAM~2843_combout\ : std_logic;
SIGNAL \RAM|memRAM~2844_combout\ : std_logic;
SIGNAL \RAM|memRAM~1384_q\ : std_logic;
SIGNAL \RAM|memRAM~2875_combout\ : std_logic;
SIGNAL \RAM|memRAM~2876_combout\ : std_logic;
SIGNAL \RAM|memRAM~1896_q\ : std_logic;
SIGNAL \RAM|memRAM~2120_combout\ : std_logic;
SIGNAL \RAM|memRAM~2787_combout\ : std_logic;
SIGNAL \RAM|memRAM~2788_combout\ : std_logic;
SIGNAL \RAM|memRAM~488_q\ : std_logic;
SIGNAL \RAM|memRAM~2819_combout\ : std_logic;
SIGNAL \RAM|memRAM~2820_combout\ : std_logic;
SIGNAL \RAM|memRAM~1000_q\ : std_logic;
SIGNAL \RAM|memRAM~2845_combout\ : std_logic;
SIGNAL \RAM|memRAM~2846_combout\ : std_logic;
SIGNAL \RAM|memRAM~1512_q\ : std_logic;
SIGNAL \RAM|memRAM~2883_combout\ : std_logic;
SIGNAL \RAM|memRAM~2884_combout\ : std_logic;
SIGNAL \RAM|memRAM~2024_q\ : std_logic;
SIGNAL \RAM|memRAM~2121_combout\ : std_logic;
SIGNAL \RAM|memRAM~2122_combout\ : std_logic;
SIGNAL \RAM|memRAM~2765_combout\ : std_logic;
SIGNAL \RAM|memRAM~2766_combout\ : std_logic;
SIGNAL \RAM|memRAM~136_q\ : std_logic;
SIGNAL \RAM|memRAM~2797_combout\ : std_logic;
SIGNAL \RAM|memRAM~2798_combout\ : std_logic;
SIGNAL \RAM|memRAM~648_q\ : std_logic;
SIGNAL \RAM|memRAM~2847_combout\ : std_logic;
SIGNAL \RAM|memRAM~2848_combout\ : std_logic;
SIGNAL \RAM|memRAM~1160_q\ : std_logic;
SIGNAL \RAM|memRAM~2861_combout\ : std_logic;
SIGNAL \RAM|memRAM~2862_combout\ : std_logic;
SIGNAL \RAM|memRAM~1672_q\ : std_logic;
SIGNAL \RAM|memRAM~2123_combout\ : std_logic;
SIGNAL \RAM|memRAM~2773_combout\ : std_logic;
SIGNAL \RAM|memRAM~2774_combout\ : std_logic;
SIGNAL \RAM|memRAM~264_q\ : std_logic;
SIGNAL \RAM|memRAM~2805_combout\ : std_logic;
SIGNAL \RAM|memRAM~2806_combout\ : std_logic;
SIGNAL \RAM|memRAM~776_q\ : std_logic;
SIGNAL \RAM|memRAM~2849_combout\ : std_logic;
SIGNAL \RAM|memRAM~2850_combout\ : std_logic;
SIGNAL \RAM|memRAM~1288_q\ : std_logic;
SIGNAL \RAM|memRAM~2869_combout\ : std_logic;
SIGNAL \RAM|memRAM~2870_combout\ : std_logic;
SIGNAL \RAM|memRAM~1800_q\ : std_logic;
SIGNAL \RAM|memRAM~2124_combout\ : std_logic;
SIGNAL \RAM|memRAM~2781_combout\ : std_logic;
SIGNAL \RAM|memRAM~2782_combout\ : std_logic;
SIGNAL \RAM|memRAM~392_q\ : std_logic;
SIGNAL \RAM|memRAM~2813_combout\ : std_logic;
SIGNAL \RAM|memRAM~2814_combout\ : std_logic;
SIGNAL \RAM|memRAM~904_q\ : std_logic;
SIGNAL \RAM|memRAM~2851_combout\ : std_logic;
SIGNAL \RAM|memRAM~2852_combout\ : std_logic;
SIGNAL \RAM|memRAM~1416_q\ : std_logic;
SIGNAL \RAM|memRAM~2877_combout\ : std_logic;
SIGNAL \RAM|memRAM~2878_combout\ : std_logic;
SIGNAL \RAM|memRAM~1928_q\ : std_logic;
SIGNAL \RAM|memRAM~2125_combout\ : std_logic;
SIGNAL \RAM|memRAM~2789_combout\ : std_logic;
SIGNAL \RAM|memRAM~2790_combout\ : std_logic;
SIGNAL \RAM|memRAM~520_q\ : std_logic;
SIGNAL \RAM|memRAM~2821_combout\ : std_logic;
SIGNAL \RAM|memRAM~2822_combout\ : std_logic;
SIGNAL \RAM|memRAM~1032_q\ : std_logic;
SIGNAL \RAM|memRAM~2853_combout\ : std_logic;
SIGNAL \RAM|memRAM~2854_combout\ : std_logic;
SIGNAL \RAM|memRAM~1544_q\ : std_logic;
SIGNAL \RAM|memRAM~2885_combout\ : std_logic;
SIGNAL \RAM|memRAM~2886_combout\ : std_logic;
SIGNAL \RAM|memRAM~2056_q\ : std_logic;
SIGNAL \RAM|memRAM~2126_combout\ : std_logic;
SIGNAL \RAM|memRAM~2127_combout\ : std_logic;
SIGNAL \RAM|memRAM~2128_combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|pControle[13]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~0_combout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~80_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[8]~8_combout\ : std_logic;
SIGNAL \RAM|memRAM~47_q\ : std_logic;
SIGNAL \RAM|memRAM~79_q\ : std_logic;
SIGNAL \RAM|memRAM~111_q\ : std_logic;
SIGNAL \RAM|memRAM~143_q\ : std_logic;
SIGNAL \RAM|memRAM~2255_combout\ : std_logic;
SIGNAL \RAM|memRAM~559_q\ : std_logic;
SIGNAL \RAM|memRAM~591_q\ : std_logic;
SIGNAL \RAM|memRAM~623_q\ : std_logic;
SIGNAL \RAM|memRAM~655_q\ : std_logic;
SIGNAL \RAM|memRAM~2256_combout\ : std_logic;
SIGNAL \RAM|memRAM~1071_q\ : std_logic;
SIGNAL \RAM|memRAM~1103_q\ : std_logic;
SIGNAL \RAM|memRAM~1135_q\ : std_logic;
SIGNAL \RAM|memRAM~1167_q\ : std_logic;
SIGNAL \RAM|memRAM~2257_combout\ : std_logic;
SIGNAL \RAM|memRAM~1583_q\ : std_logic;
SIGNAL \RAM|memRAM~1615_q\ : std_logic;
SIGNAL \RAM|memRAM~1647_q\ : std_logic;
SIGNAL \RAM|memRAM~1679_q\ : std_logic;
SIGNAL \RAM|memRAM~2258_combout\ : std_logic;
SIGNAL \RAM|memRAM~2259_combout\ : std_logic;
SIGNAL \RAM|memRAM~175_q\ : std_logic;
SIGNAL \RAM|memRAM~207_q\ : std_logic;
SIGNAL \RAM|memRAM~239_q\ : std_logic;
SIGNAL \RAM|memRAM~271_q\ : std_logic;
SIGNAL \RAM|memRAM~2260_combout\ : std_logic;
SIGNAL \RAM|memRAM~687_q\ : std_logic;
SIGNAL \RAM|memRAM~719_q\ : std_logic;
SIGNAL \RAM|memRAM~751_q\ : std_logic;
SIGNAL \RAM|memRAM~783_q\ : std_logic;
SIGNAL \RAM|memRAM~2261_combout\ : std_logic;
SIGNAL \RAM|memRAM~1199_q\ : std_logic;
SIGNAL \RAM|memRAM~1231_q\ : std_logic;
SIGNAL \RAM|memRAM~1263_q\ : std_logic;
SIGNAL \RAM|memRAM~1295_q\ : std_logic;
SIGNAL \RAM|memRAM~2262_combout\ : std_logic;
SIGNAL \RAM|memRAM~1711_q\ : std_logic;
SIGNAL \RAM|memRAM~1743_q\ : std_logic;
SIGNAL \RAM|memRAM~1775_q\ : std_logic;
SIGNAL \RAM|memRAM~1807_q\ : std_logic;
SIGNAL \RAM|memRAM~2263_combout\ : std_logic;
SIGNAL \RAM|memRAM~2264_combout\ : std_logic;
SIGNAL \RAM|memRAM~303_q\ : std_logic;
SIGNAL \RAM|memRAM~335_q\ : std_logic;
SIGNAL \RAM|memRAM~367_q\ : std_logic;
SIGNAL \RAM|memRAM~399_q\ : std_logic;
SIGNAL \RAM|memRAM~2265_combout\ : std_logic;
SIGNAL \RAM|memRAM~815_q\ : std_logic;
SIGNAL \RAM|memRAM~847_q\ : std_logic;
SIGNAL \RAM|memRAM~879_q\ : std_logic;
SIGNAL \RAM|memRAM~911_q\ : std_logic;
SIGNAL \RAM|memRAM~2266_combout\ : std_logic;
SIGNAL \RAM|memRAM~1327_q\ : std_logic;
SIGNAL \RAM|memRAM~1359_q\ : std_logic;
SIGNAL \RAM|memRAM~1391_q\ : std_logic;
SIGNAL \RAM|memRAM~1423_q\ : std_logic;
SIGNAL \RAM|memRAM~2267_combout\ : std_logic;
SIGNAL \RAM|memRAM~1839_q\ : std_logic;
SIGNAL \RAM|memRAM~1871_q\ : std_logic;
SIGNAL \RAM|memRAM~1903_q\ : std_logic;
SIGNAL \RAM|memRAM~1935_q\ : std_logic;
SIGNAL \RAM|memRAM~2268_combout\ : std_logic;
SIGNAL \RAM|memRAM~2269_combout\ : std_logic;
SIGNAL \RAM|memRAM~431_q\ : std_logic;
SIGNAL \RAM|memRAM~943_q\ : std_logic;
SIGNAL \RAM|memRAM~1455_q\ : std_logic;
SIGNAL \RAM|memRAM~1967_q\ : std_logic;
SIGNAL \RAM|memRAM~2270_combout\ : std_logic;
SIGNAL \RAM|memRAM~463_q\ : std_logic;
SIGNAL \RAM|memRAM~975_q\ : std_logic;
SIGNAL \RAM|memRAM~1487_q\ : std_logic;
SIGNAL \RAM|memRAM~1999_q\ : std_logic;
SIGNAL \RAM|memRAM~2271_combout\ : std_logic;
SIGNAL \RAM|memRAM~495_q\ : std_logic;
SIGNAL \RAM|memRAM~1007_q\ : std_logic;
SIGNAL \RAM|memRAM~1519_q\ : std_logic;
SIGNAL \RAM|memRAM~2031_q\ : std_logic;
SIGNAL \RAM|memRAM~2272_combout\ : std_logic;
SIGNAL \RAM|memRAM~527_q\ : std_logic;
SIGNAL \RAM|memRAM~1039_q\ : std_logic;
SIGNAL \RAM|memRAM~1551_q\ : std_logic;
SIGNAL \RAM|memRAM~2063_q\ : std_logic;
SIGNAL \RAM|memRAM~2273_combout\ : std_logic;
SIGNAL \RAM|memRAM~2274_combout\ : std_logic;
SIGNAL \RAM|memRAM~2275_combout\ : std_logic;
SIGNAL \ULA|bit07|cout~combout\ : std_logic;
SIGNAL \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~2\ : std_logic;
SIGNAL \INC_PC4|Add0~6\ : std_logic;
SIGNAL \INC_PC4|Add0~10\ : std_logic;
SIGNAL \INC_PC4|Add0~14\ : std_logic;
SIGNAL \INC_PC4|Add0~18\ : std_logic;
SIGNAL \INC_PC4|Add0~21_sumout\ : std_logic;
SIGNAL \INC_PC4|Add0~17_sumout\ : std_logic;
SIGNAL \INC_PC4|Add0~13_sumout\ : std_logic;
SIGNAL \INC_PC4|Add0~9_sumout\ : std_logic;
SIGNAL \INC_PC4|Add0~5_sumout\ : std_logic;
SIGNAL \INC_PC4|Add0~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \PC|DOUT[5]~2_combout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~22\ : std_logic;
SIGNAL \INC_PC4|Add0~25_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \ROM|memROM~5_combout\ : std_logic;
SIGNAL \ROM|memROM~20_combout\ : std_logic;
SIGNAL \ROM|memROM~19_combout\ : std_logic;
SIGNAL \ROM|memROM~8_combout\ : std_logic;
SIGNAL \ROM|memROM~9_combout\ : std_logic;
SIGNAL \B_REG|Equal2~0_combout\ : std_logic;
SIGNAL \B_REG|Equal5~0_combout\ : std_logic;
SIGNAL \B_REG|Equal5~1_combout\ : std_logic;
SIGNAL \B_REG|registrador~38_q\ : std_logic;
SIGNAL \B_REG|registrador~104_combout\ : std_logic;
SIGNAL \B_REG|registrador~105_combout\ : std_logic;
SIGNAL \B_REG|registrador~106_combout\ : std_logic;
SIGNAL \B_REG|saidaA[18]~0_combout\ : std_logic;
SIGNAL \B_REG|saidaA[18]~1_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~47_q\ : std_logic;
SIGNAL \B_REG|saidaA[8]~18_combout\ : std_logic;
SIGNAL \B_REG|saidaA[8]~19_combout\ : std_logic;
SIGNAL \ULA|bit08|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit08|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit08|cout~2_combout\ : std_logic;
SIGNAL \B_REG|registrador~81_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[9]~9_combout\ : std_logic;
SIGNAL \RAM|memRAM~48_q\ : std_logic;
SIGNAL \RAM|memRAM~176_q\ : std_logic;
SIGNAL \RAM|memRAM~304_q\ : std_logic;
SIGNAL \RAM|memRAM~432_q\ : std_logic;
SIGNAL \RAM|memRAM~2276_combout\ : std_logic;
SIGNAL \RAM|memRAM~80_q\ : std_logic;
SIGNAL \RAM|memRAM~208_q\ : std_logic;
SIGNAL \RAM|memRAM~336_q\ : std_logic;
SIGNAL \RAM|memRAM~464_q\ : std_logic;
SIGNAL \RAM|memRAM~2277_combout\ : std_logic;
SIGNAL \RAM|memRAM~112_q\ : std_logic;
SIGNAL \RAM|memRAM~240_q\ : std_logic;
SIGNAL \RAM|memRAM~368_q\ : std_logic;
SIGNAL \RAM|memRAM~496_q\ : std_logic;
SIGNAL \RAM|memRAM~2278_combout\ : std_logic;
SIGNAL \RAM|memRAM~144_q\ : std_logic;
SIGNAL \RAM|memRAM~272_q\ : std_logic;
SIGNAL \RAM|memRAM~400_q\ : std_logic;
SIGNAL \RAM|memRAM~528_q\ : std_logic;
SIGNAL \RAM|memRAM~2279_combout\ : std_logic;
SIGNAL \RAM|memRAM~2280_combout\ : std_logic;
SIGNAL \RAM|memRAM~560_q\ : std_logic;
SIGNAL \RAM|memRAM~688_q\ : std_logic;
SIGNAL \RAM|memRAM~816_q\ : std_logic;
SIGNAL \RAM|memRAM~944_q\ : std_logic;
SIGNAL \RAM|memRAM~2281_combout\ : std_logic;
SIGNAL \RAM|memRAM~592_q\ : std_logic;
SIGNAL \RAM|memRAM~720_q\ : std_logic;
SIGNAL \RAM|memRAM~848_q\ : std_logic;
SIGNAL \RAM|memRAM~976_q\ : std_logic;
SIGNAL \RAM|memRAM~2282_combout\ : std_logic;
SIGNAL \RAM|memRAM~624_q\ : std_logic;
SIGNAL \RAM|memRAM~752_q\ : std_logic;
SIGNAL \RAM|memRAM~880_q\ : std_logic;
SIGNAL \RAM|memRAM~1008_q\ : std_logic;
SIGNAL \RAM|memRAM~2283_combout\ : std_logic;
SIGNAL \RAM|memRAM~656_q\ : std_logic;
SIGNAL \RAM|memRAM~784_q\ : std_logic;
SIGNAL \RAM|memRAM~912_q\ : std_logic;
SIGNAL \RAM|memRAM~1040_q\ : std_logic;
SIGNAL \RAM|memRAM~2284_combout\ : std_logic;
SIGNAL \RAM|memRAM~2285_combout\ : std_logic;
SIGNAL \RAM|memRAM~1072_q\ : std_logic;
SIGNAL \RAM|memRAM~1104_q\ : std_logic;
SIGNAL \RAM|memRAM~1136_q\ : std_logic;
SIGNAL \RAM|memRAM~1168_q\ : std_logic;
SIGNAL \RAM|memRAM~2286_combout\ : std_logic;
SIGNAL \RAM|memRAM~1200_q\ : std_logic;
SIGNAL \RAM|memRAM~1232_q\ : std_logic;
SIGNAL \RAM|memRAM~1264_q\ : std_logic;
SIGNAL \RAM|memRAM~1296_q\ : std_logic;
SIGNAL \RAM|memRAM~2287_combout\ : std_logic;
SIGNAL \RAM|memRAM~1328_q\ : std_logic;
SIGNAL \RAM|memRAM~1360_q\ : std_logic;
SIGNAL \RAM|memRAM~1392_q\ : std_logic;
SIGNAL \RAM|memRAM~1424_q\ : std_logic;
SIGNAL \RAM|memRAM~2288_combout\ : std_logic;
SIGNAL \RAM|memRAM~1456_q\ : std_logic;
SIGNAL \RAM|memRAM~1488_q\ : std_logic;
SIGNAL \RAM|memRAM~1520_q\ : std_logic;
SIGNAL \RAM|memRAM~1552_q\ : std_logic;
SIGNAL \RAM|memRAM~2289_combout\ : std_logic;
SIGNAL \RAM|memRAM~2290_combout\ : std_logic;
SIGNAL \RAM|memRAM~1584_q\ : std_logic;
SIGNAL \RAM|memRAM~1712_q\ : std_logic;
SIGNAL \RAM|memRAM~1840_q\ : std_logic;
SIGNAL \RAM|memRAM~1968_q\ : std_logic;
SIGNAL \RAM|memRAM~2291_combout\ : std_logic;
SIGNAL \RAM|memRAM~1616_q\ : std_logic;
SIGNAL \RAM|memRAM~1744_q\ : std_logic;
SIGNAL \RAM|memRAM~1872_q\ : std_logic;
SIGNAL \RAM|memRAM~2000_q\ : std_logic;
SIGNAL \RAM|memRAM~2292_combout\ : std_logic;
SIGNAL \RAM|memRAM~1648_q\ : std_logic;
SIGNAL \RAM|memRAM~1776_q\ : std_logic;
SIGNAL \RAM|memRAM~1904_q\ : std_logic;
SIGNAL \RAM|memRAM~2032_q\ : std_logic;
SIGNAL \RAM|memRAM~2293_combout\ : std_logic;
SIGNAL \RAM|memRAM~1680_q\ : std_logic;
SIGNAL \RAM|memRAM~1808_q\ : std_logic;
SIGNAL \RAM|memRAM~1936_q\ : std_logic;
SIGNAL \RAM|memRAM~2064_q\ : std_logic;
SIGNAL \RAM|memRAM~2294_combout\ : std_logic;
SIGNAL \RAM|memRAM~2295_combout\ : std_logic;
SIGNAL \RAM|memRAM~2296_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~26\ : std_logic;
SIGNAL \INC_PC4|Add0~29_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~48_q\ : std_logic;
SIGNAL \B_REG|saidaA[9]~20_combout\ : std_logic;
SIGNAL \B_REG|saidaA[9]~21_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~82_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[10]~10_combout\ : std_logic;
SIGNAL \RAM|memRAM~49_q\ : std_logic;
SIGNAL \RAM|memRAM~561_q\ : std_logic;
SIGNAL \RAM|memRAM~1073_q\ : std_logic;
SIGNAL \RAM|memRAM~1585_q\ : std_logic;
SIGNAL \RAM|memRAM~2297_combout\ : std_logic;
SIGNAL \RAM|memRAM~177_q\ : std_logic;
SIGNAL \RAM|memRAM~689_q\ : std_logic;
SIGNAL \RAM|memRAM~1201_q\ : std_logic;
SIGNAL \RAM|memRAM~1713_q\ : std_logic;
SIGNAL \RAM|memRAM~2298_combout\ : std_logic;
SIGNAL \RAM|memRAM~305_q\ : std_logic;
SIGNAL \RAM|memRAM~817_q\ : std_logic;
SIGNAL \RAM|memRAM~1329_q\ : std_logic;
SIGNAL \RAM|memRAM~1841_q\ : std_logic;
SIGNAL \RAM|memRAM~2299_combout\ : std_logic;
SIGNAL \RAM|memRAM~433_q\ : std_logic;
SIGNAL \RAM|memRAM~945_q\ : std_logic;
SIGNAL \RAM|memRAM~1457_q\ : std_logic;
SIGNAL \RAM|memRAM~1969_q\ : std_logic;
SIGNAL \RAM|memRAM~2300_combout\ : std_logic;
SIGNAL \RAM|memRAM~2301_combout\ : std_logic;
SIGNAL \RAM|memRAM~81_q\ : std_logic;
SIGNAL \RAM|memRAM~593_q\ : std_logic;
SIGNAL \RAM|memRAM~1105_q\ : std_logic;
SIGNAL \RAM|memRAM~1617_q\ : std_logic;
SIGNAL \RAM|memRAM~2302_combout\ : std_logic;
SIGNAL \RAM|memRAM~209_q\ : std_logic;
SIGNAL \RAM|memRAM~721_q\ : std_logic;
SIGNAL \RAM|memRAM~1233_q\ : std_logic;
SIGNAL \RAM|memRAM~1745_q\ : std_logic;
SIGNAL \RAM|memRAM~2303_combout\ : std_logic;
SIGNAL \RAM|memRAM~337_q\ : std_logic;
SIGNAL \RAM|memRAM~849_q\ : std_logic;
SIGNAL \RAM|memRAM~1361_q\ : std_logic;
SIGNAL \RAM|memRAM~1873_q\ : std_logic;
SIGNAL \RAM|memRAM~2304_combout\ : std_logic;
SIGNAL \RAM|memRAM~465_q\ : std_logic;
SIGNAL \RAM|memRAM~977_q\ : std_logic;
SIGNAL \RAM|memRAM~1489_q\ : std_logic;
SIGNAL \RAM|memRAM~2001_q\ : std_logic;
SIGNAL \RAM|memRAM~2305_combout\ : std_logic;
SIGNAL \RAM|memRAM~2306_combout\ : std_logic;
SIGNAL \RAM|memRAM~113_q\ : std_logic;
SIGNAL \RAM|memRAM~625_q\ : std_logic;
SIGNAL \RAM|memRAM~1137_q\ : std_logic;
SIGNAL \RAM|memRAM~1649_q\ : std_logic;
SIGNAL \RAM|memRAM~2307_combout\ : std_logic;
SIGNAL \RAM|memRAM~241_q\ : std_logic;
SIGNAL \RAM|memRAM~753_q\ : std_logic;
SIGNAL \RAM|memRAM~1265_q\ : std_logic;
SIGNAL \RAM|memRAM~1777_q\ : std_logic;
SIGNAL \RAM|memRAM~2308_combout\ : std_logic;
SIGNAL \RAM|memRAM~369_q\ : std_logic;
SIGNAL \RAM|memRAM~881_q\ : std_logic;
SIGNAL \RAM|memRAM~1393_q\ : std_logic;
SIGNAL \RAM|memRAM~1905_q\ : std_logic;
SIGNAL \RAM|memRAM~2309_combout\ : std_logic;
SIGNAL \RAM|memRAM~497_q\ : std_logic;
SIGNAL \RAM|memRAM~1009_q\ : std_logic;
SIGNAL \RAM|memRAM~1521_q\ : std_logic;
SIGNAL \RAM|memRAM~2033_q\ : std_logic;
SIGNAL \RAM|memRAM~2310_combout\ : std_logic;
SIGNAL \RAM|memRAM~2311_combout\ : std_logic;
SIGNAL \RAM|memRAM~145_q\ : std_logic;
SIGNAL \RAM|memRAM~273_q\ : std_logic;
SIGNAL \RAM|memRAM~401_q\ : std_logic;
SIGNAL \RAM|memRAM~529_q\ : std_logic;
SIGNAL \RAM|memRAM~2312_combout\ : std_logic;
SIGNAL \RAM|memRAM~657_q\ : std_logic;
SIGNAL \RAM|memRAM~785_q\ : std_logic;
SIGNAL \RAM|memRAM~913_q\ : std_logic;
SIGNAL \RAM|memRAM~1041_q\ : std_logic;
SIGNAL \RAM|memRAM~2313_combout\ : std_logic;
SIGNAL \RAM|memRAM~1169_q\ : std_logic;
SIGNAL \RAM|memRAM~1297_q\ : std_logic;
SIGNAL \RAM|memRAM~1425_q\ : std_logic;
SIGNAL \RAM|memRAM~1553_q\ : std_logic;
SIGNAL \RAM|memRAM~2314_combout\ : std_logic;
SIGNAL \RAM|memRAM~1681_q\ : std_logic;
SIGNAL \RAM|memRAM~1809_q\ : std_logic;
SIGNAL \RAM|memRAM~1937_q\ : std_logic;
SIGNAL \RAM|memRAM~2065_q\ : std_logic;
SIGNAL \RAM|memRAM~2315_combout\ : std_logic;
SIGNAL \RAM|memRAM~2316_combout\ : std_logic;
SIGNAL \RAM|memRAM~2317_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~30\ : std_logic;
SIGNAL \INC_PC4|Add0~33_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~49_q\ : std_logic;
SIGNAL \B_REG|saidaA[10]~22_combout\ : std_logic;
SIGNAL \B_REG|saidaA[10]~23_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit10|cout~combout\ : std_logic;
SIGNAL \B_REG|registrador~83_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[11]~11_combout\ : std_logic;
SIGNAL \RAM|memRAM~50_q\ : std_logic;
SIGNAL \RAM|memRAM~82_q\ : std_logic;
SIGNAL \RAM|memRAM~114_q\ : std_logic;
SIGNAL \RAM|memRAM~146_q\ : std_logic;
SIGNAL \RAM|memRAM~2318_combout\ : std_logic;
SIGNAL \RAM|memRAM~562_q\ : std_logic;
SIGNAL \RAM|memRAM~594_q\ : std_logic;
SIGNAL \RAM|memRAM~626_q\ : std_logic;
SIGNAL \RAM|memRAM~658_q\ : std_logic;
SIGNAL \RAM|memRAM~2319_combout\ : std_logic;
SIGNAL \RAM|memRAM~1074_q\ : std_logic;
SIGNAL \RAM|memRAM~1106_q\ : std_logic;
SIGNAL \RAM|memRAM~1138_q\ : std_logic;
SIGNAL \RAM|memRAM~1170_q\ : std_logic;
SIGNAL \RAM|memRAM~2320_combout\ : std_logic;
SIGNAL \RAM|memRAM~1586_q\ : std_logic;
SIGNAL \RAM|memRAM~1618_q\ : std_logic;
SIGNAL \RAM|memRAM~1650_q\ : std_logic;
SIGNAL \RAM|memRAM~1682_q\ : std_logic;
SIGNAL \RAM|memRAM~2321_combout\ : std_logic;
SIGNAL \RAM|memRAM~2322_combout\ : std_logic;
SIGNAL \RAM|memRAM~178_q\ : std_logic;
SIGNAL \RAM|memRAM~210_q\ : std_logic;
SIGNAL \RAM|memRAM~242_q\ : std_logic;
SIGNAL \RAM|memRAM~274_q\ : std_logic;
SIGNAL \RAM|memRAM~2323_combout\ : std_logic;
SIGNAL \RAM|memRAM~690_q\ : std_logic;
SIGNAL \RAM|memRAM~722_q\ : std_logic;
SIGNAL \RAM|memRAM~754_q\ : std_logic;
SIGNAL \RAM|memRAM~786_q\ : std_logic;
SIGNAL \RAM|memRAM~2324_combout\ : std_logic;
SIGNAL \RAM|memRAM~1202_q\ : std_logic;
SIGNAL \RAM|memRAM~1234_q\ : std_logic;
SIGNAL \RAM|memRAM~1266_q\ : std_logic;
SIGNAL \RAM|memRAM~1298_q\ : std_logic;
SIGNAL \RAM|memRAM~2325_combout\ : std_logic;
SIGNAL \RAM|memRAM~1714_q\ : std_logic;
SIGNAL \RAM|memRAM~1746_q\ : std_logic;
SIGNAL \RAM|memRAM~1778_q\ : std_logic;
SIGNAL \RAM|memRAM~1810_q\ : std_logic;
SIGNAL \RAM|memRAM~2326_combout\ : std_logic;
SIGNAL \RAM|memRAM~2327_combout\ : std_logic;
SIGNAL \RAM|memRAM~306_q\ : std_logic;
SIGNAL \RAM|memRAM~338_q\ : std_logic;
SIGNAL \RAM|memRAM~370_q\ : std_logic;
SIGNAL \RAM|memRAM~402_q\ : std_logic;
SIGNAL \RAM|memRAM~2328_combout\ : std_logic;
SIGNAL \RAM|memRAM~818_q\ : std_logic;
SIGNAL \RAM|memRAM~850_q\ : std_logic;
SIGNAL \RAM|memRAM~882_q\ : std_logic;
SIGNAL \RAM|memRAM~914_q\ : std_logic;
SIGNAL \RAM|memRAM~2329_combout\ : std_logic;
SIGNAL \RAM|memRAM~1330_q\ : std_logic;
SIGNAL \RAM|memRAM~1362_q\ : std_logic;
SIGNAL \RAM|memRAM~1394_q\ : std_logic;
SIGNAL \RAM|memRAM~1426_q\ : std_logic;
SIGNAL \RAM|memRAM~2330_combout\ : std_logic;
SIGNAL \RAM|memRAM~1842_q\ : std_logic;
SIGNAL \RAM|memRAM~1874_q\ : std_logic;
SIGNAL \RAM|memRAM~1906_q\ : std_logic;
SIGNAL \RAM|memRAM~1938_q\ : std_logic;
SIGNAL \RAM|memRAM~2331_combout\ : std_logic;
SIGNAL \RAM|memRAM~2332_combout\ : std_logic;
SIGNAL \RAM|memRAM~434_q\ : std_logic;
SIGNAL \RAM|memRAM~946_q\ : std_logic;
SIGNAL \RAM|memRAM~1458_q\ : std_logic;
SIGNAL \RAM|memRAM~1970_q\ : std_logic;
SIGNAL \RAM|memRAM~2333_combout\ : std_logic;
SIGNAL \RAM|memRAM~466_q\ : std_logic;
SIGNAL \RAM|memRAM~978_q\ : std_logic;
SIGNAL \RAM|memRAM~1490_q\ : std_logic;
SIGNAL \RAM|memRAM~2002_q\ : std_logic;
SIGNAL \RAM|memRAM~2334_combout\ : std_logic;
SIGNAL \RAM|memRAM~498_q\ : std_logic;
SIGNAL \RAM|memRAM~1010_q\ : std_logic;
SIGNAL \RAM|memRAM~1522_q\ : std_logic;
SIGNAL \RAM|memRAM~2034_q\ : std_logic;
SIGNAL \RAM|memRAM~2335_combout\ : std_logic;
SIGNAL \RAM|memRAM~530_q\ : std_logic;
SIGNAL \RAM|memRAM~1042_q\ : std_logic;
SIGNAL \RAM|memRAM~1554_q\ : std_logic;
SIGNAL \RAM|memRAM~2066_q\ : std_logic;
SIGNAL \RAM|memRAM~2336_combout\ : std_logic;
SIGNAL \RAM|memRAM~2337_combout\ : std_logic;
SIGNAL \RAM|memRAM~2338_combout\ : std_logic;
SIGNAL \ROM|memROM~11_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~34\ : std_logic;
SIGNAL \INC_PC4|Add0~37_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~50_q\ : std_logic;
SIGNAL \B_REG|saidaA[11]~24_combout\ : std_logic;
SIGNAL \B_REG|saidaA[11]~25_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~84_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[12]~12_combout\ : std_logic;
SIGNAL \RAM|memRAM~51_q\ : std_logic;
SIGNAL \RAM|memRAM~179_q\ : std_logic;
SIGNAL \RAM|memRAM~307_q\ : std_logic;
SIGNAL \RAM|memRAM~435_q\ : std_logic;
SIGNAL \RAM|memRAM~2339_combout\ : std_logic;
SIGNAL \RAM|memRAM~83_q\ : std_logic;
SIGNAL \RAM|memRAM~211_q\ : std_logic;
SIGNAL \RAM|memRAM~339_q\ : std_logic;
SIGNAL \RAM|memRAM~467_q\ : std_logic;
SIGNAL \RAM|memRAM~2340_combout\ : std_logic;
SIGNAL \RAM|memRAM~115_q\ : std_logic;
SIGNAL \RAM|memRAM~243_q\ : std_logic;
SIGNAL \RAM|memRAM~371_q\ : std_logic;
SIGNAL \RAM|memRAM~499_q\ : std_logic;
SIGNAL \RAM|memRAM~2341_combout\ : std_logic;
SIGNAL \RAM|memRAM~147_q\ : std_logic;
SIGNAL \RAM|memRAM~275_q\ : std_logic;
SIGNAL \RAM|memRAM~403_q\ : std_logic;
SIGNAL \RAM|memRAM~531_q\ : std_logic;
SIGNAL \RAM|memRAM~2342_combout\ : std_logic;
SIGNAL \RAM|memRAM~2343_combout\ : std_logic;
SIGNAL \RAM|memRAM~563_q\ : std_logic;
SIGNAL \RAM|memRAM~691_q\ : std_logic;
SIGNAL \RAM|memRAM~819_q\ : std_logic;
SIGNAL \RAM|memRAM~947_q\ : std_logic;
SIGNAL \RAM|memRAM~2344_combout\ : std_logic;
SIGNAL \RAM|memRAM~595_q\ : std_logic;
SIGNAL \RAM|memRAM~723_q\ : std_logic;
SIGNAL \RAM|memRAM~851_q\ : std_logic;
SIGNAL \RAM|memRAM~979_q\ : std_logic;
SIGNAL \RAM|memRAM~2345_combout\ : std_logic;
SIGNAL \RAM|memRAM~627_q\ : std_logic;
SIGNAL \RAM|memRAM~755_q\ : std_logic;
SIGNAL \RAM|memRAM~883_q\ : std_logic;
SIGNAL \RAM|memRAM~1011_q\ : std_logic;
SIGNAL \RAM|memRAM~2346_combout\ : std_logic;
SIGNAL \RAM|memRAM~659_q\ : std_logic;
SIGNAL \RAM|memRAM~787_q\ : std_logic;
SIGNAL \RAM|memRAM~915_q\ : std_logic;
SIGNAL \RAM|memRAM~1043_q\ : std_logic;
SIGNAL \RAM|memRAM~2347_combout\ : std_logic;
SIGNAL \RAM|memRAM~2348_combout\ : std_logic;
SIGNAL \RAM|memRAM~1075_q\ : std_logic;
SIGNAL \RAM|memRAM~1107_q\ : std_logic;
SIGNAL \RAM|memRAM~1139_q\ : std_logic;
SIGNAL \RAM|memRAM~1171_q\ : std_logic;
SIGNAL \RAM|memRAM~2349_combout\ : std_logic;
SIGNAL \RAM|memRAM~1203_q\ : std_logic;
SIGNAL \RAM|memRAM~1235_q\ : std_logic;
SIGNAL \RAM|memRAM~1267_q\ : std_logic;
SIGNAL \RAM|memRAM~1299_q\ : std_logic;
SIGNAL \RAM|memRAM~2350_combout\ : std_logic;
SIGNAL \RAM|memRAM~1331_q\ : std_logic;
SIGNAL \RAM|memRAM~1363_q\ : std_logic;
SIGNAL \RAM|memRAM~1395_q\ : std_logic;
SIGNAL \RAM|memRAM~1427_q\ : std_logic;
SIGNAL \RAM|memRAM~2351_combout\ : std_logic;
SIGNAL \RAM|memRAM~1459_q\ : std_logic;
SIGNAL \RAM|memRAM~1491_q\ : std_logic;
SIGNAL \RAM|memRAM~1523_q\ : std_logic;
SIGNAL \RAM|memRAM~1555_q\ : std_logic;
SIGNAL \RAM|memRAM~2352_combout\ : std_logic;
SIGNAL \RAM|memRAM~2353_combout\ : std_logic;
SIGNAL \RAM|memRAM~1587_q\ : std_logic;
SIGNAL \RAM|memRAM~1715_q\ : std_logic;
SIGNAL \RAM|memRAM~1843_q\ : std_logic;
SIGNAL \RAM|memRAM~1971_q\ : std_logic;
SIGNAL \RAM|memRAM~2354_combout\ : std_logic;
SIGNAL \RAM|memRAM~1619_q\ : std_logic;
SIGNAL \RAM|memRAM~1747_q\ : std_logic;
SIGNAL \RAM|memRAM~1875_q\ : std_logic;
SIGNAL \RAM|memRAM~2003_q\ : std_logic;
SIGNAL \RAM|memRAM~2355_combout\ : std_logic;
SIGNAL \RAM|memRAM~1651_q\ : std_logic;
SIGNAL \RAM|memRAM~1779_q\ : std_logic;
SIGNAL \RAM|memRAM~1907_q\ : std_logic;
SIGNAL \RAM|memRAM~2035_q\ : std_logic;
SIGNAL \RAM|memRAM~2356_combout\ : std_logic;
SIGNAL \RAM|memRAM~1683_q\ : std_logic;
SIGNAL \RAM|memRAM~1811_q\ : std_logic;
SIGNAL \RAM|memRAM~1939_q\ : std_logic;
SIGNAL \RAM|memRAM~2067_q\ : std_logic;
SIGNAL \RAM|memRAM~2357_combout\ : std_logic;
SIGNAL \RAM|memRAM~2358_combout\ : std_logic;
SIGNAL \RAM|memRAM~2359_combout\ : std_logic;
SIGNAL \ULA|bit12|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~38\ : std_logic;
SIGNAL \INC_PC4|Add0~41_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~51_q\ : std_logic;
SIGNAL \B_REG|saidaA[12]~26_combout\ : std_logic;
SIGNAL \B_REG|saidaA[12]~27_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~85_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[13]~13_combout\ : std_logic;
SIGNAL \RAM|memRAM~52_q\ : std_logic;
SIGNAL \RAM|memRAM~564_q\ : std_logic;
SIGNAL \RAM|memRAM~1076_q\ : std_logic;
SIGNAL \RAM|memRAM~1588_q\ : std_logic;
SIGNAL \RAM|memRAM~2360_combout\ : std_logic;
SIGNAL \RAM|memRAM~180_q\ : std_logic;
SIGNAL \RAM|memRAM~692_q\ : std_logic;
SIGNAL \RAM|memRAM~1204_q\ : std_logic;
SIGNAL \RAM|memRAM~1716_q\ : std_logic;
SIGNAL \RAM|memRAM~2361_combout\ : std_logic;
SIGNAL \RAM|memRAM~308_q\ : std_logic;
SIGNAL \RAM|memRAM~820_q\ : std_logic;
SIGNAL \RAM|memRAM~1332_q\ : std_logic;
SIGNAL \RAM|memRAM~1844_q\ : std_logic;
SIGNAL \RAM|memRAM~2362_combout\ : std_logic;
SIGNAL \RAM|memRAM~436_q\ : std_logic;
SIGNAL \RAM|memRAM~948_q\ : std_logic;
SIGNAL \RAM|memRAM~1460_q\ : std_logic;
SIGNAL \RAM|memRAM~1972_q\ : std_logic;
SIGNAL \RAM|memRAM~2363_combout\ : std_logic;
SIGNAL \RAM|memRAM~2364_combout\ : std_logic;
SIGNAL \RAM|memRAM~84_q\ : std_logic;
SIGNAL \RAM|memRAM~596_q\ : std_logic;
SIGNAL \RAM|memRAM~1108_q\ : std_logic;
SIGNAL \RAM|memRAM~1620_q\ : std_logic;
SIGNAL \RAM|memRAM~2365_combout\ : std_logic;
SIGNAL \RAM|memRAM~212_q\ : std_logic;
SIGNAL \RAM|memRAM~724_q\ : std_logic;
SIGNAL \RAM|memRAM~1236_q\ : std_logic;
SIGNAL \RAM|memRAM~1748_q\ : std_logic;
SIGNAL \RAM|memRAM~2366_combout\ : std_logic;
SIGNAL \RAM|memRAM~340_q\ : std_logic;
SIGNAL \RAM|memRAM~852_q\ : std_logic;
SIGNAL \RAM|memRAM~1364_q\ : std_logic;
SIGNAL \RAM|memRAM~1876_q\ : std_logic;
SIGNAL \RAM|memRAM~2367_combout\ : std_logic;
SIGNAL \RAM|memRAM~468_q\ : std_logic;
SIGNAL \RAM|memRAM~980_q\ : std_logic;
SIGNAL \RAM|memRAM~1492_q\ : std_logic;
SIGNAL \RAM|memRAM~2004_q\ : std_logic;
SIGNAL \RAM|memRAM~2368_combout\ : std_logic;
SIGNAL \RAM|memRAM~2369_combout\ : std_logic;
SIGNAL \RAM|memRAM~116_q\ : std_logic;
SIGNAL \RAM|memRAM~628_q\ : std_logic;
SIGNAL \RAM|memRAM~1140_q\ : std_logic;
SIGNAL \RAM|memRAM~1652_q\ : std_logic;
SIGNAL \RAM|memRAM~2370_combout\ : std_logic;
SIGNAL \RAM|memRAM~244_q\ : std_logic;
SIGNAL \RAM|memRAM~756_q\ : std_logic;
SIGNAL \RAM|memRAM~1268_q\ : std_logic;
SIGNAL \RAM|memRAM~1780_q\ : std_logic;
SIGNAL \RAM|memRAM~2371_combout\ : std_logic;
SIGNAL \RAM|memRAM~372_q\ : std_logic;
SIGNAL \RAM|memRAM~884_q\ : std_logic;
SIGNAL \RAM|memRAM~1396_q\ : std_logic;
SIGNAL \RAM|memRAM~1908_q\ : std_logic;
SIGNAL \RAM|memRAM~2372_combout\ : std_logic;
SIGNAL \RAM|memRAM~500_q\ : std_logic;
SIGNAL \RAM|memRAM~1012_q\ : std_logic;
SIGNAL \RAM|memRAM~1524_q\ : std_logic;
SIGNAL \RAM|memRAM~2036_q\ : std_logic;
SIGNAL \RAM|memRAM~2373_combout\ : std_logic;
SIGNAL \RAM|memRAM~2374_combout\ : std_logic;
SIGNAL \RAM|memRAM~148_q\ : std_logic;
SIGNAL \RAM|memRAM~276_q\ : std_logic;
SIGNAL \RAM|memRAM~404_q\ : std_logic;
SIGNAL \RAM|memRAM~532_q\ : std_logic;
SIGNAL \RAM|memRAM~2375_combout\ : std_logic;
SIGNAL \RAM|memRAM~660_q\ : std_logic;
SIGNAL \RAM|memRAM~788_q\ : std_logic;
SIGNAL \RAM|memRAM~916_q\ : std_logic;
SIGNAL \RAM|memRAM~1044_q\ : std_logic;
SIGNAL \RAM|memRAM~2376_combout\ : std_logic;
SIGNAL \RAM|memRAM~1172_q\ : std_logic;
SIGNAL \RAM|memRAM~1300_q\ : std_logic;
SIGNAL \RAM|memRAM~1428_q\ : std_logic;
SIGNAL \RAM|memRAM~1556_q\ : std_logic;
SIGNAL \RAM|memRAM~2377_combout\ : std_logic;
SIGNAL \RAM|memRAM~1684_q\ : std_logic;
SIGNAL \RAM|memRAM~1812_q\ : std_logic;
SIGNAL \RAM|memRAM~1940_q\ : std_logic;
SIGNAL \RAM|memRAM~2068_q\ : std_logic;
SIGNAL \RAM|memRAM~2378_combout\ : std_logic;
SIGNAL \RAM|memRAM~2379_combout\ : std_logic;
SIGNAL \RAM|memRAM~2380_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~42\ : std_logic;
SIGNAL \INC_PC4|Add0~45_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~52_q\ : std_logic;
SIGNAL \B_REG|saidaA[13]~28_combout\ : std_logic;
SIGNAL \B_REG|saidaA[13]~29_combout\ : std_logic;
SIGNAL \ULA|bit13|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit13|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit13|cout~2_combout\ : std_logic;
SIGNAL \B_REG|registrador~86_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[14]~14_combout\ : std_logic;
SIGNAL \RAM|memRAM~53_q\ : std_logic;
SIGNAL \RAM|memRAM~85_q\ : std_logic;
SIGNAL \RAM|memRAM~117_q\ : std_logic;
SIGNAL \RAM|memRAM~149_q\ : std_logic;
SIGNAL \RAM|memRAM~2381_combout\ : std_logic;
SIGNAL \RAM|memRAM~565_q\ : std_logic;
SIGNAL \RAM|memRAM~597_q\ : std_logic;
SIGNAL \RAM|memRAM~629_q\ : std_logic;
SIGNAL \RAM|memRAM~661_q\ : std_logic;
SIGNAL \RAM|memRAM~2382_combout\ : std_logic;
SIGNAL \RAM|memRAM~1077_q\ : std_logic;
SIGNAL \RAM|memRAM~1109_q\ : std_logic;
SIGNAL \RAM|memRAM~1141_q\ : std_logic;
SIGNAL \RAM|memRAM~1173_q\ : std_logic;
SIGNAL \RAM|memRAM~2383_combout\ : std_logic;
SIGNAL \RAM|memRAM~1589_q\ : std_logic;
SIGNAL \RAM|memRAM~1621_q\ : std_logic;
SIGNAL \RAM|memRAM~1653_q\ : std_logic;
SIGNAL \RAM|memRAM~1685_q\ : std_logic;
SIGNAL \RAM|memRAM~2384_combout\ : std_logic;
SIGNAL \RAM|memRAM~2385_combout\ : std_logic;
SIGNAL \RAM|memRAM~181_q\ : std_logic;
SIGNAL \RAM|memRAM~213_q\ : std_logic;
SIGNAL \RAM|memRAM~245_q\ : std_logic;
SIGNAL \RAM|memRAM~277_q\ : std_logic;
SIGNAL \RAM|memRAM~2386_combout\ : std_logic;
SIGNAL \RAM|memRAM~693_q\ : std_logic;
SIGNAL \RAM|memRAM~725_q\ : std_logic;
SIGNAL \RAM|memRAM~757_q\ : std_logic;
SIGNAL \RAM|memRAM~789_q\ : std_logic;
SIGNAL \RAM|memRAM~2387_combout\ : std_logic;
SIGNAL \RAM|memRAM~1205_q\ : std_logic;
SIGNAL \RAM|memRAM~1237_q\ : std_logic;
SIGNAL \RAM|memRAM~1269_q\ : std_logic;
SIGNAL \RAM|memRAM~1301_q\ : std_logic;
SIGNAL \RAM|memRAM~2388_combout\ : std_logic;
SIGNAL \RAM|memRAM~1717_q\ : std_logic;
SIGNAL \RAM|memRAM~1749_q\ : std_logic;
SIGNAL \RAM|memRAM~1781_q\ : std_logic;
SIGNAL \RAM|memRAM~1813_q\ : std_logic;
SIGNAL \RAM|memRAM~2389_combout\ : std_logic;
SIGNAL \RAM|memRAM~2390_combout\ : std_logic;
SIGNAL \RAM|memRAM~309_q\ : std_logic;
SIGNAL \RAM|memRAM~341_q\ : std_logic;
SIGNAL \RAM|memRAM~373_q\ : std_logic;
SIGNAL \RAM|memRAM~405_q\ : std_logic;
SIGNAL \RAM|memRAM~2391_combout\ : std_logic;
SIGNAL \RAM|memRAM~821_q\ : std_logic;
SIGNAL \RAM|memRAM~853_q\ : std_logic;
SIGNAL \RAM|memRAM~885_q\ : std_logic;
SIGNAL \RAM|memRAM~917_q\ : std_logic;
SIGNAL \RAM|memRAM~2392_combout\ : std_logic;
SIGNAL \RAM|memRAM~1333_q\ : std_logic;
SIGNAL \RAM|memRAM~1365_q\ : std_logic;
SIGNAL \RAM|memRAM~1397_q\ : std_logic;
SIGNAL \RAM|memRAM~1429_q\ : std_logic;
SIGNAL \RAM|memRAM~2393_combout\ : std_logic;
SIGNAL \RAM|memRAM~1845_q\ : std_logic;
SIGNAL \RAM|memRAM~1877_q\ : std_logic;
SIGNAL \RAM|memRAM~1909_q\ : std_logic;
SIGNAL \RAM|memRAM~1941_q\ : std_logic;
SIGNAL \RAM|memRAM~2394_combout\ : std_logic;
SIGNAL \RAM|memRAM~2395_combout\ : std_logic;
SIGNAL \RAM|memRAM~437_q\ : std_logic;
SIGNAL \RAM|memRAM~949_q\ : std_logic;
SIGNAL \RAM|memRAM~1461_q\ : std_logic;
SIGNAL \RAM|memRAM~1973_q\ : std_logic;
SIGNAL \RAM|memRAM~2396_combout\ : std_logic;
SIGNAL \RAM|memRAM~469_q\ : std_logic;
SIGNAL \RAM|memRAM~981_q\ : std_logic;
SIGNAL \RAM|memRAM~1493_q\ : std_logic;
SIGNAL \RAM|memRAM~2005_q\ : std_logic;
SIGNAL \RAM|memRAM~2397_combout\ : std_logic;
SIGNAL \RAM|memRAM~501_q\ : std_logic;
SIGNAL \RAM|memRAM~1013_q\ : std_logic;
SIGNAL \RAM|memRAM~1525_q\ : std_logic;
SIGNAL \RAM|memRAM~2037_q\ : std_logic;
SIGNAL \RAM|memRAM~2398_combout\ : std_logic;
SIGNAL \RAM|memRAM~533_q\ : std_logic;
SIGNAL \RAM|memRAM~1045_q\ : std_logic;
SIGNAL \RAM|memRAM~1557_q\ : std_logic;
SIGNAL \RAM|memRAM~2069_q\ : std_logic;
SIGNAL \RAM|memRAM~2399_combout\ : std_logic;
SIGNAL \RAM|memRAM~2400_combout\ : std_logic;
SIGNAL \RAM|memRAM~2401_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~46\ : std_logic;
SIGNAL \INC_PC4|Add0~49_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~53_q\ : std_logic;
SIGNAL \B_REG|saidaA[14]~30_combout\ : std_logic;
SIGNAL \B_REG|saidaA[14]~31_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~87_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[15]~15_combout\ : std_logic;
SIGNAL \RAM|memRAM~54_q\ : std_logic;
SIGNAL \RAM|memRAM~182_q\ : std_logic;
SIGNAL \RAM|memRAM~310_q\ : std_logic;
SIGNAL \RAM|memRAM~438_q\ : std_logic;
SIGNAL \RAM|memRAM~2402_combout\ : std_logic;
SIGNAL \RAM|memRAM~86_q\ : std_logic;
SIGNAL \RAM|memRAM~214_q\ : std_logic;
SIGNAL \RAM|memRAM~342_q\ : std_logic;
SIGNAL \RAM|memRAM~470_q\ : std_logic;
SIGNAL \RAM|memRAM~2403_combout\ : std_logic;
SIGNAL \RAM|memRAM~118_q\ : std_logic;
SIGNAL \RAM|memRAM~246_q\ : std_logic;
SIGNAL \RAM|memRAM~374_q\ : std_logic;
SIGNAL \RAM|memRAM~502_q\ : std_logic;
SIGNAL \RAM|memRAM~2404_combout\ : std_logic;
SIGNAL \RAM|memRAM~150_q\ : std_logic;
SIGNAL \RAM|memRAM~278_q\ : std_logic;
SIGNAL \RAM|memRAM~406_q\ : std_logic;
SIGNAL \RAM|memRAM~534_q\ : std_logic;
SIGNAL \RAM|memRAM~2405_combout\ : std_logic;
SIGNAL \RAM|memRAM~2406_combout\ : std_logic;
SIGNAL \RAM|memRAM~566_q\ : std_logic;
SIGNAL \RAM|memRAM~694_q\ : std_logic;
SIGNAL \RAM|memRAM~822_q\ : std_logic;
SIGNAL \RAM|memRAM~950_q\ : std_logic;
SIGNAL \RAM|memRAM~2407_combout\ : std_logic;
SIGNAL \RAM|memRAM~598_q\ : std_logic;
SIGNAL \RAM|memRAM~726_q\ : std_logic;
SIGNAL \RAM|memRAM~854_q\ : std_logic;
SIGNAL \RAM|memRAM~982_q\ : std_logic;
SIGNAL \RAM|memRAM~2408_combout\ : std_logic;
SIGNAL \RAM|memRAM~630_q\ : std_logic;
SIGNAL \RAM|memRAM~758_q\ : std_logic;
SIGNAL \RAM|memRAM~886_q\ : std_logic;
SIGNAL \RAM|memRAM~1014_q\ : std_logic;
SIGNAL \RAM|memRAM~2409_combout\ : std_logic;
SIGNAL \RAM|memRAM~662_q\ : std_logic;
SIGNAL \RAM|memRAM~790_q\ : std_logic;
SIGNAL \RAM|memRAM~918_q\ : std_logic;
SIGNAL \RAM|memRAM~1046_q\ : std_logic;
SIGNAL \RAM|memRAM~2410_combout\ : std_logic;
SIGNAL \RAM|memRAM~2411_combout\ : std_logic;
SIGNAL \RAM|memRAM~1078_q\ : std_logic;
SIGNAL \RAM|memRAM~1110_q\ : std_logic;
SIGNAL \RAM|memRAM~1142_q\ : std_logic;
SIGNAL \RAM|memRAM~1174_q\ : std_logic;
SIGNAL \RAM|memRAM~2412_combout\ : std_logic;
SIGNAL \RAM|memRAM~1206_q\ : std_logic;
SIGNAL \RAM|memRAM~1238_q\ : std_logic;
SIGNAL \RAM|memRAM~1270_q\ : std_logic;
SIGNAL \RAM|memRAM~1302_q\ : std_logic;
SIGNAL \RAM|memRAM~2413_combout\ : std_logic;
SIGNAL \RAM|memRAM~1334_q\ : std_logic;
SIGNAL \RAM|memRAM~1366_q\ : std_logic;
SIGNAL \RAM|memRAM~1398_q\ : std_logic;
SIGNAL \RAM|memRAM~1430_q\ : std_logic;
SIGNAL \RAM|memRAM~2414_combout\ : std_logic;
SIGNAL \RAM|memRAM~1462_q\ : std_logic;
SIGNAL \RAM|memRAM~1494_q\ : std_logic;
SIGNAL \RAM|memRAM~1526_q\ : std_logic;
SIGNAL \RAM|memRAM~1558_q\ : std_logic;
SIGNAL \RAM|memRAM~2415_combout\ : std_logic;
SIGNAL \RAM|memRAM~2416_combout\ : std_logic;
SIGNAL \RAM|memRAM~1590_q\ : std_logic;
SIGNAL \RAM|memRAM~1718_q\ : std_logic;
SIGNAL \RAM|memRAM~1846_q\ : std_logic;
SIGNAL \RAM|memRAM~1974_q\ : std_logic;
SIGNAL \RAM|memRAM~2417_combout\ : std_logic;
SIGNAL \RAM|memRAM~1622_q\ : std_logic;
SIGNAL \RAM|memRAM~1750_q\ : std_logic;
SIGNAL \RAM|memRAM~1878_q\ : std_logic;
SIGNAL \RAM|memRAM~2006_q\ : std_logic;
SIGNAL \RAM|memRAM~2418_combout\ : std_logic;
SIGNAL \RAM|memRAM~1654_q\ : std_logic;
SIGNAL \RAM|memRAM~1782_q\ : std_logic;
SIGNAL \RAM|memRAM~1910_q\ : std_logic;
SIGNAL \RAM|memRAM~2038_q\ : std_logic;
SIGNAL \RAM|memRAM~2419_combout\ : std_logic;
SIGNAL \RAM|memRAM~1686_q\ : std_logic;
SIGNAL \RAM|memRAM~1814_q\ : std_logic;
SIGNAL \RAM|memRAM~1942_q\ : std_logic;
SIGNAL \RAM|memRAM~2070_q\ : std_logic;
SIGNAL \RAM|memRAM~2420_combout\ : std_logic;
SIGNAL \RAM|memRAM~2421_combout\ : std_logic;
SIGNAL \RAM|memRAM~2422_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~50\ : std_logic;
SIGNAL \INC_PC4|Add0~53_sumout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~54_q\ : std_logic;
SIGNAL \B_REG|saidaA[15]~32_combout\ : std_logic;
SIGNAL \B_REG|saidaA[15]~33_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit15|cout~combout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~54\ : std_logic;
SIGNAL \INC_PC4|Add0~57_sumout\ : std_logic;
SIGNAL \B_REG|registrador~88_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[16]~16_combout\ : std_logic;
SIGNAL \RAM|memRAM~55_q\ : std_logic;
SIGNAL \RAM|memRAM~567_q\ : std_logic;
SIGNAL \RAM|memRAM~1079_q\ : std_logic;
SIGNAL \RAM|memRAM~1591_q\ : std_logic;
SIGNAL \RAM|memRAM~2423_combout\ : std_logic;
SIGNAL \RAM|memRAM~183_q\ : std_logic;
SIGNAL \RAM|memRAM~695_q\ : std_logic;
SIGNAL \RAM|memRAM~1207_q\ : std_logic;
SIGNAL \RAM|memRAM~1719_q\ : std_logic;
SIGNAL \RAM|memRAM~2424_combout\ : std_logic;
SIGNAL \RAM|memRAM~311_q\ : std_logic;
SIGNAL \RAM|memRAM~823_q\ : std_logic;
SIGNAL \RAM|memRAM~1335_q\ : std_logic;
SIGNAL \RAM|memRAM~1847_q\ : std_logic;
SIGNAL \RAM|memRAM~2425_combout\ : std_logic;
SIGNAL \RAM|memRAM~439_q\ : std_logic;
SIGNAL \RAM|memRAM~951_q\ : std_logic;
SIGNAL \RAM|memRAM~1463_q\ : std_logic;
SIGNAL \RAM|memRAM~1975_q\ : std_logic;
SIGNAL \RAM|memRAM~2426_combout\ : std_logic;
SIGNAL \RAM|memRAM~2427_combout\ : std_logic;
SIGNAL \RAM|memRAM~87_q\ : std_logic;
SIGNAL \RAM|memRAM~599_q\ : std_logic;
SIGNAL \RAM|memRAM~1111_q\ : std_logic;
SIGNAL \RAM|memRAM~1623_q\ : std_logic;
SIGNAL \RAM|memRAM~2428_combout\ : std_logic;
SIGNAL \RAM|memRAM~215_q\ : std_logic;
SIGNAL \RAM|memRAM~727_q\ : std_logic;
SIGNAL \RAM|memRAM~1239_q\ : std_logic;
SIGNAL \RAM|memRAM~1751_q\ : std_logic;
SIGNAL \RAM|memRAM~2429_combout\ : std_logic;
SIGNAL \RAM|memRAM~343_q\ : std_logic;
SIGNAL \RAM|memRAM~855_q\ : std_logic;
SIGNAL \RAM|memRAM~1367_q\ : std_logic;
SIGNAL \RAM|memRAM~1879_q\ : std_logic;
SIGNAL \RAM|memRAM~2430_combout\ : std_logic;
SIGNAL \RAM|memRAM~471_q\ : std_logic;
SIGNAL \RAM|memRAM~983_q\ : std_logic;
SIGNAL \RAM|memRAM~1495_q\ : std_logic;
SIGNAL \RAM|memRAM~2007_q\ : std_logic;
SIGNAL \RAM|memRAM~2431_combout\ : std_logic;
SIGNAL \RAM|memRAM~2432_combout\ : std_logic;
SIGNAL \RAM|memRAM~119_q\ : std_logic;
SIGNAL \RAM|memRAM~631_q\ : std_logic;
SIGNAL \RAM|memRAM~1143_q\ : std_logic;
SIGNAL \RAM|memRAM~1655_q\ : std_logic;
SIGNAL \RAM|memRAM~2433_combout\ : std_logic;
SIGNAL \RAM|memRAM~247_q\ : std_logic;
SIGNAL \RAM|memRAM~759_q\ : std_logic;
SIGNAL \RAM|memRAM~1271_q\ : std_logic;
SIGNAL \RAM|memRAM~1783_q\ : std_logic;
SIGNAL \RAM|memRAM~2434_combout\ : std_logic;
SIGNAL \RAM|memRAM~375_q\ : std_logic;
SIGNAL \RAM|memRAM~887_q\ : std_logic;
SIGNAL \RAM|memRAM~1399_q\ : std_logic;
SIGNAL \RAM|memRAM~1911_q\ : std_logic;
SIGNAL \RAM|memRAM~2435_combout\ : std_logic;
SIGNAL \RAM|memRAM~503_q\ : std_logic;
SIGNAL \RAM|memRAM~1015_q\ : std_logic;
SIGNAL \RAM|memRAM~1527_q\ : std_logic;
SIGNAL \RAM|memRAM~2039_q\ : std_logic;
SIGNAL \RAM|memRAM~2436_combout\ : std_logic;
SIGNAL \RAM|memRAM~2437_combout\ : std_logic;
SIGNAL \RAM|memRAM~151_q\ : std_logic;
SIGNAL \RAM|memRAM~279_q\ : std_logic;
SIGNAL \RAM|memRAM~407_q\ : std_logic;
SIGNAL \RAM|memRAM~535_q\ : std_logic;
SIGNAL \RAM|memRAM~2438_combout\ : std_logic;
SIGNAL \RAM|memRAM~663_q\ : std_logic;
SIGNAL \RAM|memRAM~791_q\ : std_logic;
SIGNAL \RAM|memRAM~919_q\ : std_logic;
SIGNAL \RAM|memRAM~1047_q\ : std_logic;
SIGNAL \RAM|memRAM~2439_combout\ : std_logic;
SIGNAL \RAM|memRAM~1175_q\ : std_logic;
SIGNAL \RAM|memRAM~1303_q\ : std_logic;
SIGNAL \RAM|memRAM~1431_q\ : std_logic;
SIGNAL \RAM|memRAM~1559_q\ : std_logic;
SIGNAL \RAM|memRAM~2440_combout\ : std_logic;
SIGNAL \RAM|memRAM~1687_q\ : std_logic;
SIGNAL \RAM|memRAM~1815_q\ : std_logic;
SIGNAL \RAM|memRAM~1943_q\ : std_logic;
SIGNAL \RAM|memRAM~2071_q\ : std_logic;
SIGNAL \RAM|memRAM~2441_combout\ : std_logic;
SIGNAL \RAM|memRAM~2442_combout\ : std_logic;
SIGNAL \RAM|memRAM~2443_combout\ : std_logic;
SIGNAL \EXT_SINAL|estendeSinal_OUT[16]~0_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~55_q\ : std_logic;
SIGNAL \B_REG|saidaA[16]~94_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~58\ : std_logic;
SIGNAL \INC_PC4|Add0~61_sumout\ : std_logic;
SIGNAL \B_REG|registrador~89_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[17]~17_combout\ : std_logic;
SIGNAL \RAM|memRAM~56_q\ : std_logic;
SIGNAL \RAM|memRAM~88_q\ : std_logic;
SIGNAL \RAM|memRAM~120_q\ : std_logic;
SIGNAL \RAM|memRAM~152_q\ : std_logic;
SIGNAL \RAM|memRAM~2444_combout\ : std_logic;
SIGNAL \RAM|memRAM~568_q\ : std_logic;
SIGNAL \RAM|memRAM~600_q\ : std_logic;
SIGNAL \RAM|memRAM~632_q\ : std_logic;
SIGNAL \RAM|memRAM~664_q\ : std_logic;
SIGNAL \RAM|memRAM~2445_combout\ : std_logic;
SIGNAL \RAM|memRAM~1080_q\ : std_logic;
SIGNAL \RAM|memRAM~1112_q\ : std_logic;
SIGNAL \RAM|memRAM~1144_q\ : std_logic;
SIGNAL \RAM|memRAM~1176_q\ : std_logic;
SIGNAL \RAM|memRAM~2446_combout\ : std_logic;
SIGNAL \RAM|memRAM~1592_q\ : std_logic;
SIGNAL \RAM|memRAM~1624_q\ : std_logic;
SIGNAL \RAM|memRAM~1656_q\ : std_logic;
SIGNAL \RAM|memRAM~1688_q\ : std_logic;
SIGNAL \RAM|memRAM~2447_combout\ : std_logic;
SIGNAL \RAM|memRAM~2448_combout\ : std_logic;
SIGNAL \RAM|memRAM~184_q\ : std_logic;
SIGNAL \RAM|memRAM~216_q\ : std_logic;
SIGNAL \RAM|memRAM~248_q\ : std_logic;
SIGNAL \RAM|memRAM~280_q\ : std_logic;
SIGNAL \RAM|memRAM~2449_combout\ : std_logic;
SIGNAL \RAM|memRAM~696_q\ : std_logic;
SIGNAL \RAM|memRAM~728_q\ : std_logic;
SIGNAL \RAM|memRAM~760_q\ : std_logic;
SIGNAL \RAM|memRAM~792_q\ : std_logic;
SIGNAL \RAM|memRAM~2450_combout\ : std_logic;
SIGNAL \RAM|memRAM~1208_q\ : std_logic;
SIGNAL \RAM|memRAM~1240_q\ : std_logic;
SIGNAL \RAM|memRAM~1272_q\ : std_logic;
SIGNAL \RAM|memRAM~1304_q\ : std_logic;
SIGNAL \RAM|memRAM~2451_combout\ : std_logic;
SIGNAL \RAM|memRAM~1720_q\ : std_logic;
SIGNAL \RAM|memRAM~1752_q\ : std_logic;
SIGNAL \RAM|memRAM~1784_q\ : std_logic;
SIGNAL \RAM|memRAM~1816_q\ : std_logic;
SIGNAL \RAM|memRAM~2452_combout\ : std_logic;
SIGNAL \RAM|memRAM~2453_combout\ : std_logic;
SIGNAL \RAM|memRAM~312_q\ : std_logic;
SIGNAL \RAM|memRAM~344_q\ : std_logic;
SIGNAL \RAM|memRAM~376_q\ : std_logic;
SIGNAL \RAM|memRAM~408_q\ : std_logic;
SIGNAL \RAM|memRAM~2454_combout\ : std_logic;
SIGNAL \RAM|memRAM~824_q\ : std_logic;
SIGNAL \RAM|memRAM~856_q\ : std_logic;
SIGNAL \RAM|memRAM~888_q\ : std_logic;
SIGNAL \RAM|memRAM~920_q\ : std_logic;
SIGNAL \RAM|memRAM~2455_combout\ : std_logic;
SIGNAL \RAM|memRAM~1336_q\ : std_logic;
SIGNAL \RAM|memRAM~1368_q\ : std_logic;
SIGNAL \RAM|memRAM~1400_q\ : std_logic;
SIGNAL \RAM|memRAM~1432_q\ : std_logic;
SIGNAL \RAM|memRAM~2456_combout\ : std_logic;
SIGNAL \RAM|memRAM~1848_q\ : std_logic;
SIGNAL \RAM|memRAM~1880_q\ : std_logic;
SIGNAL \RAM|memRAM~1912_q\ : std_logic;
SIGNAL \RAM|memRAM~1944_q\ : std_logic;
SIGNAL \RAM|memRAM~2457_combout\ : std_logic;
SIGNAL \RAM|memRAM~2458_combout\ : std_logic;
SIGNAL \RAM|memRAM~440_q\ : std_logic;
SIGNAL \RAM|memRAM~952_q\ : std_logic;
SIGNAL \RAM|memRAM~1464_q\ : std_logic;
SIGNAL \RAM|memRAM~1976_q\ : std_logic;
SIGNAL \RAM|memRAM~2459_combout\ : std_logic;
SIGNAL \RAM|memRAM~472_q\ : std_logic;
SIGNAL \RAM|memRAM~984_q\ : std_logic;
SIGNAL \RAM|memRAM~1496_q\ : std_logic;
SIGNAL \RAM|memRAM~2008_q\ : std_logic;
SIGNAL \RAM|memRAM~2460_combout\ : std_logic;
SIGNAL \RAM|memRAM~504_q\ : std_logic;
SIGNAL \RAM|memRAM~1016_q\ : std_logic;
SIGNAL \RAM|memRAM~1528_q\ : std_logic;
SIGNAL \RAM|memRAM~2040_q\ : std_logic;
SIGNAL \RAM|memRAM~2461_combout\ : std_logic;
SIGNAL \RAM|memRAM~536_q\ : std_logic;
SIGNAL \RAM|memRAM~1048_q\ : std_logic;
SIGNAL \RAM|memRAM~1560_q\ : std_logic;
SIGNAL \RAM|memRAM~2072_q\ : std_logic;
SIGNAL \RAM|memRAM~2462_combout\ : std_logic;
SIGNAL \RAM|memRAM~2463_combout\ : std_logic;
SIGNAL \RAM|memRAM~2464_combout\ : std_logic;
SIGNAL \ULA|bit17|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~56_q\ : std_logic;
SIGNAL \B_REG|saidaA[17]~90_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~62\ : std_logic;
SIGNAL \INC_PC4|Add0~65_sumout\ : std_logic;
SIGNAL \B_REG|registrador~90_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[18]~18_combout\ : std_logic;
SIGNAL \RAM|memRAM~57_q\ : std_logic;
SIGNAL \RAM|memRAM~185_q\ : std_logic;
SIGNAL \RAM|memRAM~313_q\ : std_logic;
SIGNAL \RAM|memRAM~441_q\ : std_logic;
SIGNAL \RAM|memRAM~2465_combout\ : std_logic;
SIGNAL \RAM|memRAM~89_q\ : std_logic;
SIGNAL \RAM|memRAM~217_q\ : std_logic;
SIGNAL \RAM|memRAM~345_q\ : std_logic;
SIGNAL \RAM|memRAM~473_q\ : std_logic;
SIGNAL \RAM|memRAM~2466_combout\ : std_logic;
SIGNAL \RAM|memRAM~121_q\ : std_logic;
SIGNAL \RAM|memRAM~249_q\ : std_logic;
SIGNAL \RAM|memRAM~377_q\ : std_logic;
SIGNAL \RAM|memRAM~505_q\ : std_logic;
SIGNAL \RAM|memRAM~2467_combout\ : std_logic;
SIGNAL \RAM|memRAM~153_q\ : std_logic;
SIGNAL \RAM|memRAM~281_q\ : std_logic;
SIGNAL \RAM|memRAM~409_q\ : std_logic;
SIGNAL \RAM|memRAM~537_q\ : std_logic;
SIGNAL \RAM|memRAM~2468_combout\ : std_logic;
SIGNAL \RAM|memRAM~2469_combout\ : std_logic;
SIGNAL \RAM|memRAM~569_q\ : std_logic;
SIGNAL \RAM|memRAM~697_q\ : std_logic;
SIGNAL \RAM|memRAM~825_q\ : std_logic;
SIGNAL \RAM|memRAM~953_q\ : std_logic;
SIGNAL \RAM|memRAM~2470_combout\ : std_logic;
SIGNAL \RAM|memRAM~601_q\ : std_logic;
SIGNAL \RAM|memRAM~729_q\ : std_logic;
SIGNAL \RAM|memRAM~857_q\ : std_logic;
SIGNAL \RAM|memRAM~985_q\ : std_logic;
SIGNAL \RAM|memRAM~2471_combout\ : std_logic;
SIGNAL \RAM|memRAM~633_q\ : std_logic;
SIGNAL \RAM|memRAM~761_q\ : std_logic;
SIGNAL \RAM|memRAM~889_q\ : std_logic;
SIGNAL \RAM|memRAM~1017_q\ : std_logic;
SIGNAL \RAM|memRAM~2472_combout\ : std_logic;
SIGNAL \RAM|memRAM~665_q\ : std_logic;
SIGNAL \RAM|memRAM~793_q\ : std_logic;
SIGNAL \RAM|memRAM~921_q\ : std_logic;
SIGNAL \RAM|memRAM~1049_q\ : std_logic;
SIGNAL \RAM|memRAM~2473_combout\ : std_logic;
SIGNAL \RAM|memRAM~2474_combout\ : std_logic;
SIGNAL \RAM|memRAM~1081_q\ : std_logic;
SIGNAL \RAM|memRAM~1113_q\ : std_logic;
SIGNAL \RAM|memRAM~1145_q\ : std_logic;
SIGNAL \RAM|memRAM~1177_q\ : std_logic;
SIGNAL \RAM|memRAM~2475_combout\ : std_logic;
SIGNAL \RAM|memRAM~1209_q\ : std_logic;
SIGNAL \RAM|memRAM~1241_q\ : std_logic;
SIGNAL \RAM|memRAM~1273_q\ : std_logic;
SIGNAL \RAM|memRAM~1305_q\ : std_logic;
SIGNAL \RAM|memRAM~2476_combout\ : std_logic;
SIGNAL \RAM|memRAM~1337_q\ : std_logic;
SIGNAL \RAM|memRAM~1369_q\ : std_logic;
SIGNAL \RAM|memRAM~1401_q\ : std_logic;
SIGNAL \RAM|memRAM~1433_q\ : std_logic;
SIGNAL \RAM|memRAM~2477_combout\ : std_logic;
SIGNAL \RAM|memRAM~1465_q\ : std_logic;
SIGNAL \RAM|memRAM~1497_q\ : std_logic;
SIGNAL \RAM|memRAM~1529_q\ : std_logic;
SIGNAL \RAM|memRAM~1561_q\ : std_logic;
SIGNAL \RAM|memRAM~2478_combout\ : std_logic;
SIGNAL \RAM|memRAM~2479_combout\ : std_logic;
SIGNAL \RAM|memRAM~1593_q\ : std_logic;
SIGNAL \RAM|memRAM~1721_q\ : std_logic;
SIGNAL \RAM|memRAM~1849_q\ : std_logic;
SIGNAL \RAM|memRAM~1977_q\ : std_logic;
SIGNAL \RAM|memRAM~2480_combout\ : std_logic;
SIGNAL \RAM|memRAM~1625_q\ : std_logic;
SIGNAL \RAM|memRAM~1753_q\ : std_logic;
SIGNAL \RAM|memRAM~1881_q\ : std_logic;
SIGNAL \RAM|memRAM~2009_q\ : std_logic;
SIGNAL \RAM|memRAM~2481_combout\ : std_logic;
SIGNAL \RAM|memRAM~1657_q\ : std_logic;
SIGNAL \RAM|memRAM~1785_q\ : std_logic;
SIGNAL \RAM|memRAM~1913_q\ : std_logic;
SIGNAL \RAM|memRAM~2041_q\ : std_logic;
SIGNAL \RAM|memRAM~2482_combout\ : std_logic;
SIGNAL \RAM|memRAM~1689_q\ : std_logic;
SIGNAL \RAM|memRAM~1817_q\ : std_logic;
SIGNAL \RAM|memRAM~1945_q\ : std_logic;
SIGNAL \RAM|memRAM~2073_q\ : std_logic;
SIGNAL \RAM|memRAM~2483_combout\ : std_logic;
SIGNAL \RAM|memRAM~2484_combout\ : std_logic;
SIGNAL \RAM|memRAM~2485_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~57_q\ : std_logic;
SIGNAL \B_REG|saidaA[18]~86_combout\ : std_logic;
SIGNAL \ULA|bit18|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit18|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit18|cout~2_combout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~66\ : std_logic;
SIGNAL \INC_PC4|Add0~69_sumout\ : std_logic;
SIGNAL \B_REG|registrador~91_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[19]~19_combout\ : std_logic;
SIGNAL \RAM|memRAM~58_q\ : std_logic;
SIGNAL \RAM|memRAM~570_q\ : std_logic;
SIGNAL \RAM|memRAM~1082_q\ : std_logic;
SIGNAL \RAM|memRAM~1594_q\ : std_logic;
SIGNAL \RAM|memRAM~2486_combout\ : std_logic;
SIGNAL \RAM|memRAM~186_q\ : std_logic;
SIGNAL \RAM|memRAM~698_q\ : std_logic;
SIGNAL \RAM|memRAM~1210_q\ : std_logic;
SIGNAL \RAM|memRAM~1722_q\ : std_logic;
SIGNAL \RAM|memRAM~2487_combout\ : std_logic;
SIGNAL \RAM|memRAM~314_q\ : std_logic;
SIGNAL \RAM|memRAM~826_q\ : std_logic;
SIGNAL \RAM|memRAM~1338_q\ : std_logic;
SIGNAL \RAM|memRAM~1850_q\ : std_logic;
SIGNAL \RAM|memRAM~2488_combout\ : std_logic;
SIGNAL \RAM|memRAM~442_q\ : std_logic;
SIGNAL \RAM|memRAM~954_q\ : std_logic;
SIGNAL \RAM|memRAM~1466_q\ : std_logic;
SIGNAL \RAM|memRAM~1978_q\ : std_logic;
SIGNAL \RAM|memRAM~2489_combout\ : std_logic;
SIGNAL \RAM|memRAM~2490_combout\ : std_logic;
SIGNAL \RAM|memRAM~90_q\ : std_logic;
SIGNAL \RAM|memRAM~602_q\ : std_logic;
SIGNAL \RAM|memRAM~1114_q\ : std_logic;
SIGNAL \RAM|memRAM~1626_q\ : std_logic;
SIGNAL \RAM|memRAM~2491_combout\ : std_logic;
SIGNAL \RAM|memRAM~218_q\ : std_logic;
SIGNAL \RAM|memRAM~730_q\ : std_logic;
SIGNAL \RAM|memRAM~1242_q\ : std_logic;
SIGNAL \RAM|memRAM~1754_q\ : std_logic;
SIGNAL \RAM|memRAM~2492_combout\ : std_logic;
SIGNAL \RAM|memRAM~346_q\ : std_logic;
SIGNAL \RAM|memRAM~858_q\ : std_logic;
SIGNAL \RAM|memRAM~1370_q\ : std_logic;
SIGNAL \RAM|memRAM~1882_q\ : std_logic;
SIGNAL \RAM|memRAM~2493_combout\ : std_logic;
SIGNAL \RAM|memRAM~474_q\ : std_logic;
SIGNAL \RAM|memRAM~986_q\ : std_logic;
SIGNAL \RAM|memRAM~1498_q\ : std_logic;
SIGNAL \RAM|memRAM~2010_q\ : std_logic;
SIGNAL \RAM|memRAM~2494_combout\ : std_logic;
SIGNAL \RAM|memRAM~2495_combout\ : std_logic;
SIGNAL \RAM|memRAM~122_q\ : std_logic;
SIGNAL \RAM|memRAM~634_q\ : std_logic;
SIGNAL \RAM|memRAM~1146_q\ : std_logic;
SIGNAL \RAM|memRAM~1658_q\ : std_logic;
SIGNAL \RAM|memRAM~2496_combout\ : std_logic;
SIGNAL \RAM|memRAM~250_q\ : std_logic;
SIGNAL \RAM|memRAM~762_q\ : std_logic;
SIGNAL \RAM|memRAM~1274_q\ : std_logic;
SIGNAL \RAM|memRAM~1786_q\ : std_logic;
SIGNAL \RAM|memRAM~2497_combout\ : std_logic;
SIGNAL \RAM|memRAM~378_q\ : std_logic;
SIGNAL \RAM|memRAM~890_q\ : std_logic;
SIGNAL \RAM|memRAM~1402_q\ : std_logic;
SIGNAL \RAM|memRAM~1914_q\ : std_logic;
SIGNAL \RAM|memRAM~2498_combout\ : std_logic;
SIGNAL \RAM|memRAM~506_q\ : std_logic;
SIGNAL \RAM|memRAM~1018_q\ : std_logic;
SIGNAL \RAM|memRAM~1530_q\ : std_logic;
SIGNAL \RAM|memRAM~2042_q\ : std_logic;
SIGNAL \RAM|memRAM~2499_combout\ : std_logic;
SIGNAL \RAM|memRAM~2500_combout\ : std_logic;
SIGNAL \RAM|memRAM~154_q\ : std_logic;
SIGNAL \RAM|memRAM~282_q\ : std_logic;
SIGNAL \RAM|memRAM~410_q\ : std_logic;
SIGNAL \RAM|memRAM~538_q\ : std_logic;
SIGNAL \RAM|memRAM~2501_combout\ : std_logic;
SIGNAL \RAM|memRAM~666_q\ : std_logic;
SIGNAL \RAM|memRAM~794_q\ : std_logic;
SIGNAL \RAM|memRAM~922_q\ : std_logic;
SIGNAL \RAM|memRAM~1050_q\ : std_logic;
SIGNAL \RAM|memRAM~2502_combout\ : std_logic;
SIGNAL \RAM|memRAM~1178_q\ : std_logic;
SIGNAL \RAM|memRAM~1306_q\ : std_logic;
SIGNAL \RAM|memRAM~1434_q\ : std_logic;
SIGNAL \RAM|memRAM~1562_q\ : std_logic;
SIGNAL \RAM|memRAM~2503_combout\ : std_logic;
SIGNAL \RAM|memRAM~1690_q\ : std_logic;
SIGNAL \RAM|memRAM~1818_q\ : std_logic;
SIGNAL \RAM|memRAM~1946_q\ : std_logic;
SIGNAL \RAM|memRAM~2074_q\ : std_logic;
SIGNAL \RAM|memRAM~2504_combout\ : std_logic;
SIGNAL \RAM|memRAM~2505_combout\ : std_logic;
SIGNAL \RAM|memRAM~2506_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~58_q\ : std_logic;
SIGNAL \B_REG|saidaA[19]~82_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~70\ : std_logic;
SIGNAL \INC_PC4|Add0~73_sumout\ : std_logic;
SIGNAL \B_REG|registrador~92_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[20]~20_combout\ : std_logic;
SIGNAL \RAM|memRAM~59_q\ : std_logic;
SIGNAL \RAM|memRAM~91_q\ : std_logic;
SIGNAL \RAM|memRAM~123_q\ : std_logic;
SIGNAL \RAM|memRAM~155_q\ : std_logic;
SIGNAL \RAM|memRAM~2507_combout\ : std_logic;
SIGNAL \RAM|memRAM~571_q\ : std_logic;
SIGNAL \RAM|memRAM~603_q\ : std_logic;
SIGNAL \RAM|memRAM~635_q\ : std_logic;
SIGNAL \RAM|memRAM~667_q\ : std_logic;
SIGNAL \RAM|memRAM~2508_combout\ : std_logic;
SIGNAL \RAM|memRAM~1083_q\ : std_logic;
SIGNAL \RAM|memRAM~1115_q\ : std_logic;
SIGNAL \RAM|memRAM~1147_q\ : std_logic;
SIGNAL \RAM|memRAM~1179_q\ : std_logic;
SIGNAL \RAM|memRAM~2509_combout\ : std_logic;
SIGNAL \RAM|memRAM~1595_q\ : std_logic;
SIGNAL \RAM|memRAM~1627_q\ : std_logic;
SIGNAL \RAM|memRAM~1659_q\ : std_logic;
SIGNAL \RAM|memRAM~1691_q\ : std_logic;
SIGNAL \RAM|memRAM~2510_combout\ : std_logic;
SIGNAL \RAM|memRAM~2511_combout\ : std_logic;
SIGNAL \RAM|memRAM~187_q\ : std_logic;
SIGNAL \RAM|memRAM~219_q\ : std_logic;
SIGNAL \RAM|memRAM~251_q\ : std_logic;
SIGNAL \RAM|memRAM~283_q\ : std_logic;
SIGNAL \RAM|memRAM~2512_combout\ : std_logic;
SIGNAL \RAM|memRAM~699_q\ : std_logic;
SIGNAL \RAM|memRAM~731_q\ : std_logic;
SIGNAL \RAM|memRAM~763_q\ : std_logic;
SIGNAL \RAM|memRAM~795_q\ : std_logic;
SIGNAL \RAM|memRAM~2513_combout\ : std_logic;
SIGNAL \RAM|memRAM~1211_q\ : std_logic;
SIGNAL \RAM|memRAM~1243_q\ : std_logic;
SIGNAL \RAM|memRAM~1275_q\ : std_logic;
SIGNAL \RAM|memRAM~1307_q\ : std_logic;
SIGNAL \RAM|memRAM~2514_combout\ : std_logic;
SIGNAL \RAM|memRAM~1723_q\ : std_logic;
SIGNAL \RAM|memRAM~1755_q\ : std_logic;
SIGNAL \RAM|memRAM~1787_q\ : std_logic;
SIGNAL \RAM|memRAM~1819_q\ : std_logic;
SIGNAL \RAM|memRAM~2515_combout\ : std_logic;
SIGNAL \RAM|memRAM~2516_combout\ : std_logic;
SIGNAL \RAM|memRAM~315_q\ : std_logic;
SIGNAL \RAM|memRAM~347_q\ : std_logic;
SIGNAL \RAM|memRAM~379_q\ : std_logic;
SIGNAL \RAM|memRAM~411_q\ : std_logic;
SIGNAL \RAM|memRAM~2517_combout\ : std_logic;
SIGNAL \RAM|memRAM~827_q\ : std_logic;
SIGNAL \RAM|memRAM~859_q\ : std_logic;
SIGNAL \RAM|memRAM~891_q\ : std_logic;
SIGNAL \RAM|memRAM~923_q\ : std_logic;
SIGNAL \RAM|memRAM~2518_combout\ : std_logic;
SIGNAL \RAM|memRAM~1339_q\ : std_logic;
SIGNAL \RAM|memRAM~1371_q\ : std_logic;
SIGNAL \RAM|memRAM~1403_q\ : std_logic;
SIGNAL \RAM|memRAM~1435_q\ : std_logic;
SIGNAL \RAM|memRAM~2519_combout\ : std_logic;
SIGNAL \RAM|memRAM~1851_q\ : std_logic;
SIGNAL \RAM|memRAM~1883_q\ : std_logic;
SIGNAL \RAM|memRAM~1915_q\ : std_logic;
SIGNAL \RAM|memRAM~1947_q\ : std_logic;
SIGNAL \RAM|memRAM~2520_combout\ : std_logic;
SIGNAL \RAM|memRAM~2521_combout\ : std_logic;
SIGNAL \RAM|memRAM~443_q\ : std_logic;
SIGNAL \RAM|memRAM~955_q\ : std_logic;
SIGNAL \RAM|memRAM~1467_q\ : std_logic;
SIGNAL \RAM|memRAM~1979_q\ : std_logic;
SIGNAL \RAM|memRAM~2522_combout\ : std_logic;
SIGNAL \RAM|memRAM~475_q\ : std_logic;
SIGNAL \RAM|memRAM~987_q\ : std_logic;
SIGNAL \RAM|memRAM~1499_q\ : std_logic;
SIGNAL \RAM|memRAM~2011_q\ : std_logic;
SIGNAL \RAM|memRAM~2523_combout\ : std_logic;
SIGNAL \RAM|memRAM~507_q\ : std_logic;
SIGNAL \RAM|memRAM~1019_q\ : std_logic;
SIGNAL \RAM|memRAM~1531_q\ : std_logic;
SIGNAL \RAM|memRAM~2043_q\ : std_logic;
SIGNAL \RAM|memRAM~2524_combout\ : std_logic;
SIGNAL \RAM|memRAM~539_q\ : std_logic;
SIGNAL \RAM|memRAM~1051_q\ : std_logic;
SIGNAL \RAM|memRAM~1563_q\ : std_logic;
SIGNAL \RAM|memRAM~2075_q\ : std_logic;
SIGNAL \RAM|memRAM~2525_combout\ : std_logic;
SIGNAL \RAM|memRAM~2526_combout\ : std_logic;
SIGNAL \RAM|memRAM~2527_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~59_q\ : std_logic;
SIGNAL \B_REG|saidaA[20]~78_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit20|cout~combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~74\ : std_logic;
SIGNAL \INC_PC4|Add0~77_sumout\ : std_logic;
SIGNAL \B_REG|registrador~93_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[21]~21_combout\ : std_logic;
SIGNAL \RAM|memRAM~60_q\ : std_logic;
SIGNAL \RAM|memRAM~188_q\ : std_logic;
SIGNAL \RAM|memRAM~316_q\ : std_logic;
SIGNAL \RAM|memRAM~444_q\ : std_logic;
SIGNAL \RAM|memRAM~2528_combout\ : std_logic;
SIGNAL \RAM|memRAM~92_q\ : std_logic;
SIGNAL \RAM|memRAM~220_q\ : std_logic;
SIGNAL \RAM|memRAM~348_q\ : std_logic;
SIGNAL \RAM|memRAM~476_q\ : std_logic;
SIGNAL \RAM|memRAM~2529_combout\ : std_logic;
SIGNAL \RAM|memRAM~124_q\ : std_logic;
SIGNAL \RAM|memRAM~252_q\ : std_logic;
SIGNAL \RAM|memRAM~380_q\ : std_logic;
SIGNAL \RAM|memRAM~508_q\ : std_logic;
SIGNAL \RAM|memRAM~2530_combout\ : std_logic;
SIGNAL \RAM|memRAM~156_q\ : std_logic;
SIGNAL \RAM|memRAM~284_q\ : std_logic;
SIGNAL \RAM|memRAM~412_q\ : std_logic;
SIGNAL \RAM|memRAM~540_q\ : std_logic;
SIGNAL \RAM|memRAM~2531_combout\ : std_logic;
SIGNAL \RAM|memRAM~2532_combout\ : std_logic;
SIGNAL \RAM|memRAM~572_q\ : std_logic;
SIGNAL \RAM|memRAM~700_q\ : std_logic;
SIGNAL \RAM|memRAM~828_q\ : std_logic;
SIGNAL \RAM|memRAM~956_q\ : std_logic;
SIGNAL \RAM|memRAM~2533_combout\ : std_logic;
SIGNAL \RAM|memRAM~604_q\ : std_logic;
SIGNAL \RAM|memRAM~732_q\ : std_logic;
SIGNAL \RAM|memRAM~860_q\ : std_logic;
SIGNAL \RAM|memRAM~988_q\ : std_logic;
SIGNAL \RAM|memRAM~2534_combout\ : std_logic;
SIGNAL \RAM|memRAM~636_q\ : std_logic;
SIGNAL \RAM|memRAM~764_q\ : std_logic;
SIGNAL \RAM|memRAM~892_q\ : std_logic;
SIGNAL \RAM|memRAM~1020_q\ : std_logic;
SIGNAL \RAM|memRAM~2535_combout\ : std_logic;
SIGNAL \RAM|memRAM~668_q\ : std_logic;
SIGNAL \RAM|memRAM~796_q\ : std_logic;
SIGNAL \RAM|memRAM~924_q\ : std_logic;
SIGNAL \RAM|memRAM~1052_q\ : std_logic;
SIGNAL \RAM|memRAM~2536_combout\ : std_logic;
SIGNAL \RAM|memRAM~2537_combout\ : std_logic;
SIGNAL \RAM|memRAM~1084_q\ : std_logic;
SIGNAL \RAM|memRAM~1116_q\ : std_logic;
SIGNAL \RAM|memRAM~1148_q\ : std_logic;
SIGNAL \RAM|memRAM~1180_q\ : std_logic;
SIGNAL \RAM|memRAM~2538_combout\ : std_logic;
SIGNAL \RAM|memRAM~1212_q\ : std_logic;
SIGNAL \RAM|memRAM~1244_q\ : std_logic;
SIGNAL \RAM|memRAM~1276_q\ : std_logic;
SIGNAL \RAM|memRAM~1308_q\ : std_logic;
SIGNAL \RAM|memRAM~2539_combout\ : std_logic;
SIGNAL \RAM|memRAM~1340_q\ : std_logic;
SIGNAL \RAM|memRAM~1372_q\ : std_logic;
SIGNAL \RAM|memRAM~1404_q\ : std_logic;
SIGNAL \RAM|memRAM~1436_q\ : std_logic;
SIGNAL \RAM|memRAM~2540_combout\ : std_logic;
SIGNAL \RAM|memRAM~1468_q\ : std_logic;
SIGNAL \RAM|memRAM~1500_q\ : std_logic;
SIGNAL \RAM|memRAM~1532_q\ : std_logic;
SIGNAL \RAM|memRAM~1564_q\ : std_logic;
SIGNAL \RAM|memRAM~2541_combout\ : std_logic;
SIGNAL \RAM|memRAM~2542_combout\ : std_logic;
SIGNAL \RAM|memRAM~1596_q\ : std_logic;
SIGNAL \RAM|memRAM~1724_q\ : std_logic;
SIGNAL \RAM|memRAM~1852_q\ : std_logic;
SIGNAL \RAM|memRAM~1980_q\ : std_logic;
SIGNAL \RAM|memRAM~2543_combout\ : std_logic;
SIGNAL \RAM|memRAM~1628_q\ : std_logic;
SIGNAL \RAM|memRAM~1756_q\ : std_logic;
SIGNAL \RAM|memRAM~1884_q\ : std_logic;
SIGNAL \RAM|memRAM~2012_q\ : std_logic;
SIGNAL \RAM|memRAM~2544_combout\ : std_logic;
SIGNAL \RAM|memRAM~1660_q\ : std_logic;
SIGNAL \RAM|memRAM~1788_q\ : std_logic;
SIGNAL \RAM|memRAM~1916_q\ : std_logic;
SIGNAL \RAM|memRAM~2044_q\ : std_logic;
SIGNAL \RAM|memRAM~2545_combout\ : std_logic;
SIGNAL \RAM|memRAM~1692_q\ : std_logic;
SIGNAL \RAM|memRAM~1820_q\ : std_logic;
SIGNAL \RAM|memRAM~1948_q\ : std_logic;
SIGNAL \RAM|memRAM~2076_q\ : std_logic;
SIGNAL \RAM|memRAM~2546_combout\ : std_logic;
SIGNAL \RAM|memRAM~2547_combout\ : std_logic;
SIGNAL \RAM|memRAM~2548_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~60_q\ : std_logic;
SIGNAL \B_REG|saidaA[21]~74_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[22]~23_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~78\ : std_logic;
SIGNAL \INC_PC4|Add0~81_sumout\ : std_logic;
SIGNAL \B_REG|registrador~94_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[22]~22_combout\ : std_logic;
SIGNAL \RAM|memRAM~61_q\ : std_logic;
SIGNAL \RAM|memRAM~573_q\ : std_logic;
SIGNAL \RAM|memRAM~1085_q\ : std_logic;
SIGNAL \RAM|memRAM~1597_q\ : std_logic;
SIGNAL \RAM|memRAM~2549_combout\ : std_logic;
SIGNAL \RAM|memRAM~189_q\ : std_logic;
SIGNAL \RAM|memRAM~701_q\ : std_logic;
SIGNAL \RAM|memRAM~1213_q\ : std_logic;
SIGNAL \RAM|memRAM~1725_q\ : std_logic;
SIGNAL \RAM|memRAM~2550_combout\ : std_logic;
SIGNAL \RAM|memRAM~317_q\ : std_logic;
SIGNAL \RAM|memRAM~829_q\ : std_logic;
SIGNAL \RAM|memRAM~1341_q\ : std_logic;
SIGNAL \RAM|memRAM~1853_q\ : std_logic;
SIGNAL \RAM|memRAM~2551_combout\ : std_logic;
SIGNAL \RAM|memRAM~445_q\ : std_logic;
SIGNAL \RAM|memRAM~957_q\ : std_logic;
SIGNAL \RAM|memRAM~1469_q\ : std_logic;
SIGNAL \RAM|memRAM~1981_q\ : std_logic;
SIGNAL \RAM|memRAM~2552_combout\ : std_logic;
SIGNAL \RAM|memRAM~2553_combout\ : std_logic;
SIGNAL \RAM|memRAM~93_q\ : std_logic;
SIGNAL \RAM|memRAM~605_q\ : std_logic;
SIGNAL \RAM|memRAM~1117_q\ : std_logic;
SIGNAL \RAM|memRAM~1629_q\ : std_logic;
SIGNAL \RAM|memRAM~2554_combout\ : std_logic;
SIGNAL \RAM|memRAM~221_q\ : std_logic;
SIGNAL \RAM|memRAM~733_q\ : std_logic;
SIGNAL \RAM|memRAM~1245_q\ : std_logic;
SIGNAL \RAM|memRAM~1757_q\ : std_logic;
SIGNAL \RAM|memRAM~2555_combout\ : std_logic;
SIGNAL \RAM|memRAM~349_q\ : std_logic;
SIGNAL \RAM|memRAM~861_q\ : std_logic;
SIGNAL \RAM|memRAM~1373_q\ : std_logic;
SIGNAL \RAM|memRAM~1885_q\ : std_logic;
SIGNAL \RAM|memRAM~2556_combout\ : std_logic;
SIGNAL \RAM|memRAM~477_q\ : std_logic;
SIGNAL \RAM|memRAM~989_q\ : std_logic;
SIGNAL \RAM|memRAM~1501_q\ : std_logic;
SIGNAL \RAM|memRAM~2013_q\ : std_logic;
SIGNAL \RAM|memRAM~2557_combout\ : std_logic;
SIGNAL \RAM|memRAM~2558_combout\ : std_logic;
SIGNAL \RAM|memRAM~125_q\ : std_logic;
SIGNAL \RAM|memRAM~637_q\ : std_logic;
SIGNAL \RAM|memRAM~1149_q\ : std_logic;
SIGNAL \RAM|memRAM~1661_q\ : std_logic;
SIGNAL \RAM|memRAM~2559_combout\ : std_logic;
SIGNAL \RAM|memRAM~253_q\ : std_logic;
SIGNAL \RAM|memRAM~765_q\ : std_logic;
SIGNAL \RAM|memRAM~1277_q\ : std_logic;
SIGNAL \RAM|memRAM~1789_q\ : std_logic;
SIGNAL \RAM|memRAM~2560_combout\ : std_logic;
SIGNAL \RAM|memRAM~381_q\ : std_logic;
SIGNAL \RAM|memRAM~893_q\ : std_logic;
SIGNAL \RAM|memRAM~1405_q\ : std_logic;
SIGNAL \RAM|memRAM~1917_q\ : std_logic;
SIGNAL \RAM|memRAM~2561_combout\ : std_logic;
SIGNAL \RAM|memRAM~509_q\ : std_logic;
SIGNAL \RAM|memRAM~1021_q\ : std_logic;
SIGNAL \RAM|memRAM~1533_q\ : std_logic;
SIGNAL \RAM|memRAM~2045_q\ : std_logic;
SIGNAL \RAM|memRAM~2562_combout\ : std_logic;
SIGNAL \RAM|memRAM~2563_combout\ : std_logic;
SIGNAL \RAM|memRAM~157_q\ : std_logic;
SIGNAL \RAM|memRAM~285_q\ : std_logic;
SIGNAL \RAM|memRAM~413_q\ : std_logic;
SIGNAL \RAM|memRAM~541_q\ : std_logic;
SIGNAL \RAM|memRAM~2564_combout\ : std_logic;
SIGNAL \RAM|memRAM~669_q\ : std_logic;
SIGNAL \RAM|memRAM~797_q\ : std_logic;
SIGNAL \RAM|memRAM~925_q\ : std_logic;
SIGNAL \RAM|memRAM~1053_q\ : std_logic;
SIGNAL \RAM|memRAM~2565_combout\ : std_logic;
SIGNAL \RAM|memRAM~1181_q\ : std_logic;
SIGNAL \RAM|memRAM~1309_q\ : std_logic;
SIGNAL \RAM|memRAM~1437_q\ : std_logic;
SIGNAL \RAM|memRAM~1565_q\ : std_logic;
SIGNAL \RAM|memRAM~2566_combout\ : std_logic;
SIGNAL \RAM|memRAM~1693_q\ : std_logic;
SIGNAL \RAM|memRAM~1821_q\ : std_logic;
SIGNAL \RAM|memRAM~1949_q\ : std_logic;
SIGNAL \RAM|memRAM~2077_q\ : std_logic;
SIGNAL \RAM|memRAM~2567_combout\ : std_logic;
SIGNAL \RAM|memRAM~2568_combout\ : std_logic;
SIGNAL \RAM|memRAM~2569_combout\ : std_logic;
SIGNAL \ULA|bit22|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~61_q\ : std_logic;
SIGNAL \B_REG|saidaA[22]~70_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[23]~24_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~82\ : std_logic;
SIGNAL \INC_PC4|Add0~85_sumout\ : std_logic;
SIGNAL \B_REG|registrador~95_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[23]~23_combout\ : std_logic;
SIGNAL \RAM|memRAM~62_q\ : std_logic;
SIGNAL \RAM|memRAM~94_q\ : std_logic;
SIGNAL \RAM|memRAM~126_q\ : std_logic;
SIGNAL \RAM|memRAM~158_q\ : std_logic;
SIGNAL \RAM|memRAM~2570_combout\ : std_logic;
SIGNAL \RAM|memRAM~574_q\ : std_logic;
SIGNAL \RAM|memRAM~606_q\ : std_logic;
SIGNAL \RAM|memRAM~638_q\ : std_logic;
SIGNAL \RAM|memRAM~670_q\ : std_logic;
SIGNAL \RAM|memRAM~2571_combout\ : std_logic;
SIGNAL \RAM|memRAM~1086_q\ : std_logic;
SIGNAL \RAM|memRAM~1118_q\ : std_logic;
SIGNAL \RAM|memRAM~1150_q\ : std_logic;
SIGNAL \RAM|memRAM~1182_q\ : std_logic;
SIGNAL \RAM|memRAM~2572_combout\ : std_logic;
SIGNAL \RAM|memRAM~1598_q\ : std_logic;
SIGNAL \RAM|memRAM~1630_q\ : std_logic;
SIGNAL \RAM|memRAM~1662_q\ : std_logic;
SIGNAL \RAM|memRAM~1694_q\ : std_logic;
SIGNAL \RAM|memRAM~2573_combout\ : std_logic;
SIGNAL \RAM|memRAM~2574_combout\ : std_logic;
SIGNAL \RAM|memRAM~190_q\ : std_logic;
SIGNAL \RAM|memRAM~222_q\ : std_logic;
SIGNAL \RAM|memRAM~254_q\ : std_logic;
SIGNAL \RAM|memRAM~286_q\ : std_logic;
SIGNAL \RAM|memRAM~2575_combout\ : std_logic;
SIGNAL \RAM|memRAM~702_q\ : std_logic;
SIGNAL \RAM|memRAM~734_q\ : std_logic;
SIGNAL \RAM|memRAM~766_q\ : std_logic;
SIGNAL \RAM|memRAM~798_q\ : std_logic;
SIGNAL \RAM|memRAM~2576_combout\ : std_logic;
SIGNAL \RAM|memRAM~1214_q\ : std_logic;
SIGNAL \RAM|memRAM~1246_q\ : std_logic;
SIGNAL \RAM|memRAM~1278_q\ : std_logic;
SIGNAL \RAM|memRAM~1310_q\ : std_logic;
SIGNAL \RAM|memRAM~2577_combout\ : std_logic;
SIGNAL \RAM|memRAM~1726_q\ : std_logic;
SIGNAL \RAM|memRAM~1758_q\ : std_logic;
SIGNAL \RAM|memRAM~1790_q\ : std_logic;
SIGNAL \RAM|memRAM~1822_q\ : std_logic;
SIGNAL \RAM|memRAM~2578_combout\ : std_logic;
SIGNAL \RAM|memRAM~2579_combout\ : std_logic;
SIGNAL \RAM|memRAM~318_q\ : std_logic;
SIGNAL \RAM|memRAM~350_q\ : std_logic;
SIGNAL \RAM|memRAM~382_q\ : std_logic;
SIGNAL \RAM|memRAM~414_q\ : std_logic;
SIGNAL \RAM|memRAM~2580_combout\ : std_logic;
SIGNAL \RAM|memRAM~830_q\ : std_logic;
SIGNAL \RAM|memRAM~862_q\ : std_logic;
SIGNAL \RAM|memRAM~894_q\ : std_logic;
SIGNAL \RAM|memRAM~926_q\ : std_logic;
SIGNAL \RAM|memRAM~2581_combout\ : std_logic;
SIGNAL \RAM|memRAM~1342_q\ : std_logic;
SIGNAL \RAM|memRAM~1374_q\ : std_logic;
SIGNAL \RAM|memRAM~1406_q\ : std_logic;
SIGNAL \RAM|memRAM~1438_q\ : std_logic;
SIGNAL \RAM|memRAM~2582_combout\ : std_logic;
SIGNAL \RAM|memRAM~1854_q\ : std_logic;
SIGNAL \RAM|memRAM~1886_q\ : std_logic;
SIGNAL \RAM|memRAM~1918_q\ : std_logic;
SIGNAL \RAM|memRAM~1950_q\ : std_logic;
SIGNAL \RAM|memRAM~2583_combout\ : std_logic;
SIGNAL \RAM|memRAM~2584_combout\ : std_logic;
SIGNAL \RAM|memRAM~446_q\ : std_logic;
SIGNAL \RAM|memRAM~958_q\ : std_logic;
SIGNAL \RAM|memRAM~1470_q\ : std_logic;
SIGNAL \RAM|memRAM~1982_q\ : std_logic;
SIGNAL \RAM|memRAM~2585_combout\ : std_logic;
SIGNAL \RAM|memRAM~478_q\ : std_logic;
SIGNAL \RAM|memRAM~990_q\ : std_logic;
SIGNAL \RAM|memRAM~1502_q\ : std_logic;
SIGNAL \RAM|memRAM~2014_q\ : std_logic;
SIGNAL \RAM|memRAM~2586_combout\ : std_logic;
SIGNAL \RAM|memRAM~510_q\ : std_logic;
SIGNAL \RAM|memRAM~1022_q\ : std_logic;
SIGNAL \RAM|memRAM~1534_q\ : std_logic;
SIGNAL \RAM|memRAM~2046_q\ : std_logic;
SIGNAL \RAM|memRAM~2587_combout\ : std_logic;
SIGNAL \RAM|memRAM~542_q\ : std_logic;
SIGNAL \RAM|memRAM~1054_q\ : std_logic;
SIGNAL \RAM|memRAM~1566_q\ : std_logic;
SIGNAL \RAM|memRAM~2078_q\ : std_logic;
SIGNAL \RAM|memRAM~2588_combout\ : std_logic;
SIGNAL \RAM|memRAM~2589_combout\ : std_logic;
SIGNAL \RAM|memRAM~2590_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~62_q\ : std_logic;
SIGNAL \B_REG|saidaA[23]~66_combout\ : std_logic;
SIGNAL \ULA|bit23|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit23|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit23|cout~2_combout\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[24]~25_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~86\ : std_logic;
SIGNAL \INC_PC4|Add0~89_sumout\ : std_logic;
SIGNAL \B_REG|registrador~96_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[24]~24_combout\ : std_logic;
SIGNAL \RAM|memRAM~63_q\ : std_logic;
SIGNAL \RAM|memRAM~191_q\ : std_logic;
SIGNAL \RAM|memRAM~319_q\ : std_logic;
SIGNAL \RAM|memRAM~447_q\ : std_logic;
SIGNAL \RAM|memRAM~2591_combout\ : std_logic;
SIGNAL \RAM|memRAM~95_q\ : std_logic;
SIGNAL \RAM|memRAM~223_q\ : std_logic;
SIGNAL \RAM|memRAM~351_q\ : std_logic;
SIGNAL \RAM|memRAM~479_q\ : std_logic;
SIGNAL \RAM|memRAM~2592_combout\ : std_logic;
SIGNAL \RAM|memRAM~127_q\ : std_logic;
SIGNAL \RAM|memRAM~255_q\ : std_logic;
SIGNAL \RAM|memRAM~383_q\ : std_logic;
SIGNAL \RAM|memRAM~511_q\ : std_logic;
SIGNAL \RAM|memRAM~2593_combout\ : std_logic;
SIGNAL \RAM|memRAM~159_q\ : std_logic;
SIGNAL \RAM|memRAM~287_q\ : std_logic;
SIGNAL \RAM|memRAM~415_q\ : std_logic;
SIGNAL \RAM|memRAM~543_q\ : std_logic;
SIGNAL \RAM|memRAM~2594_combout\ : std_logic;
SIGNAL \RAM|memRAM~2595_combout\ : std_logic;
SIGNAL \RAM|memRAM~575_q\ : std_logic;
SIGNAL \RAM|memRAM~703_q\ : std_logic;
SIGNAL \RAM|memRAM~831_q\ : std_logic;
SIGNAL \RAM|memRAM~959_q\ : std_logic;
SIGNAL \RAM|memRAM~2596_combout\ : std_logic;
SIGNAL \RAM|memRAM~607_q\ : std_logic;
SIGNAL \RAM|memRAM~735_q\ : std_logic;
SIGNAL \RAM|memRAM~863_q\ : std_logic;
SIGNAL \RAM|memRAM~991_q\ : std_logic;
SIGNAL \RAM|memRAM~2597_combout\ : std_logic;
SIGNAL \RAM|memRAM~639_q\ : std_logic;
SIGNAL \RAM|memRAM~767_q\ : std_logic;
SIGNAL \RAM|memRAM~895_q\ : std_logic;
SIGNAL \RAM|memRAM~1023_q\ : std_logic;
SIGNAL \RAM|memRAM~2598_combout\ : std_logic;
SIGNAL \RAM|memRAM~671_q\ : std_logic;
SIGNAL \RAM|memRAM~799_q\ : std_logic;
SIGNAL \RAM|memRAM~927_q\ : std_logic;
SIGNAL \RAM|memRAM~1055_q\ : std_logic;
SIGNAL \RAM|memRAM~2599_combout\ : std_logic;
SIGNAL \RAM|memRAM~2600_combout\ : std_logic;
SIGNAL \RAM|memRAM~1087_q\ : std_logic;
SIGNAL \RAM|memRAM~1119_q\ : std_logic;
SIGNAL \RAM|memRAM~1151_q\ : std_logic;
SIGNAL \RAM|memRAM~1183_q\ : std_logic;
SIGNAL \RAM|memRAM~2601_combout\ : std_logic;
SIGNAL \RAM|memRAM~1215_q\ : std_logic;
SIGNAL \RAM|memRAM~1247_q\ : std_logic;
SIGNAL \RAM|memRAM~1279_q\ : std_logic;
SIGNAL \RAM|memRAM~1311_q\ : std_logic;
SIGNAL \RAM|memRAM~2602_combout\ : std_logic;
SIGNAL \RAM|memRAM~1343_q\ : std_logic;
SIGNAL \RAM|memRAM~1375_q\ : std_logic;
SIGNAL \RAM|memRAM~1407_q\ : std_logic;
SIGNAL \RAM|memRAM~1439_q\ : std_logic;
SIGNAL \RAM|memRAM~2603_combout\ : std_logic;
SIGNAL \RAM|memRAM~1471_q\ : std_logic;
SIGNAL \RAM|memRAM~1503_q\ : std_logic;
SIGNAL \RAM|memRAM~1535_q\ : std_logic;
SIGNAL \RAM|memRAM~1567_q\ : std_logic;
SIGNAL \RAM|memRAM~2604_combout\ : std_logic;
SIGNAL \RAM|memRAM~2605_combout\ : std_logic;
SIGNAL \RAM|memRAM~1599_q\ : std_logic;
SIGNAL \RAM|memRAM~1727_q\ : std_logic;
SIGNAL \RAM|memRAM~1855_q\ : std_logic;
SIGNAL \RAM|memRAM~1983_q\ : std_logic;
SIGNAL \RAM|memRAM~2606_combout\ : std_logic;
SIGNAL \RAM|memRAM~1631_q\ : std_logic;
SIGNAL \RAM|memRAM~1759_q\ : std_logic;
SIGNAL \RAM|memRAM~1887_q\ : std_logic;
SIGNAL \RAM|memRAM~2015_q\ : std_logic;
SIGNAL \RAM|memRAM~2607_combout\ : std_logic;
SIGNAL \RAM|memRAM~1663_q\ : std_logic;
SIGNAL \RAM|memRAM~1791_q\ : std_logic;
SIGNAL \RAM|memRAM~1919_q\ : std_logic;
SIGNAL \RAM|memRAM~2047_q\ : std_logic;
SIGNAL \RAM|memRAM~2608_combout\ : std_logic;
SIGNAL \RAM|memRAM~1695_q\ : std_logic;
SIGNAL \RAM|memRAM~1823_q\ : std_logic;
SIGNAL \RAM|memRAM~1951_q\ : std_logic;
SIGNAL \RAM|memRAM~2079_q\ : std_logic;
SIGNAL \RAM|memRAM~2609_combout\ : std_logic;
SIGNAL \RAM|memRAM~2610_combout\ : std_logic;
SIGNAL \RAM|memRAM~2611_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~63_q\ : std_logic;
SIGNAL \B_REG|saidaA[24]~62_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[25]~26_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~90\ : std_logic;
SIGNAL \INC_PC4|Add0~93_sumout\ : std_logic;
SIGNAL \B_REG|registrador~97_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[25]~25_combout\ : std_logic;
SIGNAL \RAM|memRAM~64_q\ : std_logic;
SIGNAL \RAM|memRAM~576_q\ : std_logic;
SIGNAL \RAM|memRAM~1088_q\ : std_logic;
SIGNAL \RAM|memRAM~1600_q\ : std_logic;
SIGNAL \RAM|memRAM~2612_combout\ : std_logic;
SIGNAL \RAM|memRAM~192_q\ : std_logic;
SIGNAL \RAM|memRAM~704_q\ : std_logic;
SIGNAL \RAM|memRAM~1216_q\ : std_logic;
SIGNAL \RAM|memRAM~1728_q\ : std_logic;
SIGNAL \RAM|memRAM~2613_combout\ : std_logic;
SIGNAL \RAM|memRAM~320_q\ : std_logic;
SIGNAL \RAM|memRAM~832_q\ : std_logic;
SIGNAL \RAM|memRAM~1344_q\ : std_logic;
SIGNAL \RAM|memRAM~1856_q\ : std_logic;
SIGNAL \RAM|memRAM~2614_combout\ : std_logic;
SIGNAL \RAM|memRAM~448_q\ : std_logic;
SIGNAL \RAM|memRAM~960_q\ : std_logic;
SIGNAL \RAM|memRAM~1472_q\ : std_logic;
SIGNAL \RAM|memRAM~1984_q\ : std_logic;
SIGNAL \RAM|memRAM~2615_combout\ : std_logic;
SIGNAL \RAM|memRAM~2616_combout\ : std_logic;
SIGNAL \RAM|memRAM~96_q\ : std_logic;
SIGNAL \RAM|memRAM~608_q\ : std_logic;
SIGNAL \RAM|memRAM~1120_q\ : std_logic;
SIGNAL \RAM|memRAM~1632_q\ : std_logic;
SIGNAL \RAM|memRAM~2617_combout\ : std_logic;
SIGNAL \RAM|memRAM~224_q\ : std_logic;
SIGNAL \RAM|memRAM~736_q\ : std_logic;
SIGNAL \RAM|memRAM~1248_q\ : std_logic;
SIGNAL \RAM|memRAM~1760_q\ : std_logic;
SIGNAL \RAM|memRAM~2618_combout\ : std_logic;
SIGNAL \RAM|memRAM~352_q\ : std_logic;
SIGNAL \RAM|memRAM~864_q\ : std_logic;
SIGNAL \RAM|memRAM~1376_q\ : std_logic;
SIGNAL \RAM|memRAM~1888_q\ : std_logic;
SIGNAL \RAM|memRAM~2619_combout\ : std_logic;
SIGNAL \RAM|memRAM~480_q\ : std_logic;
SIGNAL \RAM|memRAM~992_q\ : std_logic;
SIGNAL \RAM|memRAM~1504_q\ : std_logic;
SIGNAL \RAM|memRAM~2016_q\ : std_logic;
SIGNAL \RAM|memRAM~2620_combout\ : std_logic;
SIGNAL \RAM|memRAM~2621_combout\ : std_logic;
SIGNAL \RAM|memRAM~128_q\ : std_logic;
SIGNAL \RAM|memRAM~640_q\ : std_logic;
SIGNAL \RAM|memRAM~1152_q\ : std_logic;
SIGNAL \RAM|memRAM~1664_q\ : std_logic;
SIGNAL \RAM|memRAM~2622_combout\ : std_logic;
SIGNAL \RAM|memRAM~256_q\ : std_logic;
SIGNAL \RAM|memRAM~768_q\ : std_logic;
SIGNAL \RAM|memRAM~1280_q\ : std_logic;
SIGNAL \RAM|memRAM~1792_q\ : std_logic;
SIGNAL \RAM|memRAM~2623_combout\ : std_logic;
SIGNAL \RAM|memRAM~384_q\ : std_logic;
SIGNAL \RAM|memRAM~896_q\ : std_logic;
SIGNAL \RAM|memRAM~1408_q\ : std_logic;
SIGNAL \RAM|memRAM~1920_q\ : std_logic;
SIGNAL \RAM|memRAM~2624_combout\ : std_logic;
SIGNAL \RAM|memRAM~512_q\ : std_logic;
SIGNAL \RAM|memRAM~1024_q\ : std_logic;
SIGNAL \RAM|memRAM~1536_q\ : std_logic;
SIGNAL \RAM|memRAM~2048_q\ : std_logic;
SIGNAL \RAM|memRAM~2625_combout\ : std_logic;
SIGNAL \RAM|memRAM~2626_combout\ : std_logic;
SIGNAL \RAM|memRAM~160_q\ : std_logic;
SIGNAL \RAM|memRAM~288_q\ : std_logic;
SIGNAL \RAM|memRAM~416_q\ : std_logic;
SIGNAL \RAM|memRAM~544_q\ : std_logic;
SIGNAL \RAM|memRAM~2627_combout\ : std_logic;
SIGNAL \RAM|memRAM~672_q\ : std_logic;
SIGNAL \RAM|memRAM~800_q\ : std_logic;
SIGNAL \RAM|memRAM~928_q\ : std_logic;
SIGNAL \RAM|memRAM~1056_q\ : std_logic;
SIGNAL \RAM|memRAM~2628_combout\ : std_logic;
SIGNAL \RAM|memRAM~1184_q\ : std_logic;
SIGNAL \RAM|memRAM~1312_q\ : std_logic;
SIGNAL \RAM|memRAM~1440_q\ : std_logic;
SIGNAL \RAM|memRAM~1568_q\ : std_logic;
SIGNAL \RAM|memRAM~2629_combout\ : std_logic;
SIGNAL \RAM|memRAM~1696_q\ : std_logic;
SIGNAL \RAM|memRAM~1824_q\ : std_logic;
SIGNAL \RAM|memRAM~1952_q\ : std_logic;
SIGNAL \RAM|memRAM~2080_q\ : std_logic;
SIGNAL \RAM|memRAM~2630_combout\ : std_logic;
SIGNAL \RAM|memRAM~2631_combout\ : std_logic;
SIGNAL \RAM|memRAM~2632_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~64_q\ : std_logic;
SIGNAL \B_REG|saidaA[25]~58_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit25|cout~combout\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[26]~27_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~94\ : std_logic;
SIGNAL \INC_PC4|Add0~97_sumout\ : std_logic;
SIGNAL \B_REG|registrador~98_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[26]~26_combout\ : std_logic;
SIGNAL \RAM|memRAM~65_q\ : std_logic;
SIGNAL \RAM|memRAM~97_q\ : std_logic;
SIGNAL \RAM|memRAM~129_q\ : std_logic;
SIGNAL \RAM|memRAM~161_q\ : std_logic;
SIGNAL \RAM|memRAM~2633_combout\ : std_logic;
SIGNAL \RAM|memRAM~577_q\ : std_logic;
SIGNAL \RAM|memRAM~609_q\ : std_logic;
SIGNAL \RAM|memRAM~641_q\ : std_logic;
SIGNAL \RAM|memRAM~673_q\ : std_logic;
SIGNAL \RAM|memRAM~2634_combout\ : std_logic;
SIGNAL \RAM|memRAM~1089_q\ : std_logic;
SIGNAL \RAM|memRAM~1121_q\ : std_logic;
SIGNAL \RAM|memRAM~1153_q\ : std_logic;
SIGNAL \RAM|memRAM~1185_q\ : std_logic;
SIGNAL \RAM|memRAM~2635_combout\ : std_logic;
SIGNAL \RAM|memRAM~1601_q\ : std_logic;
SIGNAL \RAM|memRAM~1633_q\ : std_logic;
SIGNAL \RAM|memRAM~1665_q\ : std_logic;
SIGNAL \RAM|memRAM~1697_q\ : std_logic;
SIGNAL \RAM|memRAM~2636_combout\ : std_logic;
SIGNAL \RAM|memRAM~2637_combout\ : std_logic;
SIGNAL \RAM|memRAM~193_q\ : std_logic;
SIGNAL \RAM|memRAM~225_q\ : std_logic;
SIGNAL \RAM|memRAM~257_q\ : std_logic;
SIGNAL \RAM|memRAM~289_q\ : std_logic;
SIGNAL \RAM|memRAM~2638_combout\ : std_logic;
SIGNAL \RAM|memRAM~705_q\ : std_logic;
SIGNAL \RAM|memRAM~737_q\ : std_logic;
SIGNAL \RAM|memRAM~769_q\ : std_logic;
SIGNAL \RAM|memRAM~801_q\ : std_logic;
SIGNAL \RAM|memRAM~2639_combout\ : std_logic;
SIGNAL \RAM|memRAM~1217_q\ : std_logic;
SIGNAL \RAM|memRAM~1249_q\ : std_logic;
SIGNAL \RAM|memRAM~1281_q\ : std_logic;
SIGNAL \RAM|memRAM~1313_q\ : std_logic;
SIGNAL \RAM|memRAM~2640_combout\ : std_logic;
SIGNAL \RAM|memRAM~1729_q\ : std_logic;
SIGNAL \RAM|memRAM~1761_q\ : std_logic;
SIGNAL \RAM|memRAM~1793_q\ : std_logic;
SIGNAL \RAM|memRAM~1825_q\ : std_logic;
SIGNAL \RAM|memRAM~2641_combout\ : std_logic;
SIGNAL \RAM|memRAM~2642_combout\ : std_logic;
SIGNAL \RAM|memRAM~321_q\ : std_logic;
SIGNAL \RAM|memRAM~353_q\ : std_logic;
SIGNAL \RAM|memRAM~385_q\ : std_logic;
SIGNAL \RAM|memRAM~417_q\ : std_logic;
SIGNAL \RAM|memRAM~2643_combout\ : std_logic;
SIGNAL \RAM|memRAM~833_q\ : std_logic;
SIGNAL \RAM|memRAM~865_q\ : std_logic;
SIGNAL \RAM|memRAM~897_q\ : std_logic;
SIGNAL \RAM|memRAM~929_q\ : std_logic;
SIGNAL \RAM|memRAM~2644_combout\ : std_logic;
SIGNAL \RAM|memRAM~1345_q\ : std_logic;
SIGNAL \RAM|memRAM~1377_q\ : std_logic;
SIGNAL \RAM|memRAM~1409_q\ : std_logic;
SIGNAL \RAM|memRAM~1441_q\ : std_logic;
SIGNAL \RAM|memRAM~2645_combout\ : std_logic;
SIGNAL \RAM|memRAM~1857_q\ : std_logic;
SIGNAL \RAM|memRAM~1889_q\ : std_logic;
SIGNAL \RAM|memRAM~1921_q\ : std_logic;
SIGNAL \RAM|memRAM~1953_q\ : std_logic;
SIGNAL \RAM|memRAM~2646_combout\ : std_logic;
SIGNAL \RAM|memRAM~2647_combout\ : std_logic;
SIGNAL \RAM|memRAM~449_q\ : std_logic;
SIGNAL \RAM|memRAM~961_q\ : std_logic;
SIGNAL \RAM|memRAM~1473_q\ : std_logic;
SIGNAL \RAM|memRAM~1985_q\ : std_logic;
SIGNAL \RAM|memRAM~2648_combout\ : std_logic;
SIGNAL \RAM|memRAM~481_q\ : std_logic;
SIGNAL \RAM|memRAM~993_q\ : std_logic;
SIGNAL \RAM|memRAM~1505_q\ : std_logic;
SIGNAL \RAM|memRAM~2017_q\ : std_logic;
SIGNAL \RAM|memRAM~2649_combout\ : std_logic;
SIGNAL \RAM|memRAM~513_q\ : std_logic;
SIGNAL \RAM|memRAM~1025_q\ : std_logic;
SIGNAL \RAM|memRAM~1537_q\ : std_logic;
SIGNAL \RAM|memRAM~2049_q\ : std_logic;
SIGNAL \RAM|memRAM~2650_combout\ : std_logic;
SIGNAL \RAM|memRAM~545_q\ : std_logic;
SIGNAL \RAM|memRAM~1057_q\ : std_logic;
SIGNAL \RAM|memRAM~1569_q\ : std_logic;
SIGNAL \RAM|memRAM~2081_q\ : std_logic;
SIGNAL \RAM|memRAM~2651_combout\ : std_logic;
SIGNAL \RAM|memRAM~2652_combout\ : std_logic;
SIGNAL \RAM|memRAM~2653_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~65_q\ : std_logic;
SIGNAL \B_REG|saidaA[26]~54_combout\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[27]~28_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~98\ : std_logic;
SIGNAL \INC_PC4|Add0~101_sumout\ : std_logic;
SIGNAL \B_REG|registrador~99_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[27]~27_combout\ : std_logic;
SIGNAL \RAM|memRAM~66_q\ : std_logic;
SIGNAL \RAM|memRAM~194_q\ : std_logic;
SIGNAL \RAM|memRAM~322_q\ : std_logic;
SIGNAL \RAM|memRAM~450_q\ : std_logic;
SIGNAL \RAM|memRAM~2654_combout\ : std_logic;
SIGNAL \RAM|memRAM~98_q\ : std_logic;
SIGNAL \RAM|memRAM~226_q\ : std_logic;
SIGNAL \RAM|memRAM~354_q\ : std_logic;
SIGNAL \RAM|memRAM~482_q\ : std_logic;
SIGNAL \RAM|memRAM~2655_combout\ : std_logic;
SIGNAL \RAM|memRAM~130_q\ : std_logic;
SIGNAL \RAM|memRAM~258_q\ : std_logic;
SIGNAL \RAM|memRAM~386_q\ : std_logic;
SIGNAL \RAM|memRAM~514_q\ : std_logic;
SIGNAL \RAM|memRAM~2656_combout\ : std_logic;
SIGNAL \RAM|memRAM~162_q\ : std_logic;
SIGNAL \RAM|memRAM~290_q\ : std_logic;
SIGNAL \RAM|memRAM~418_q\ : std_logic;
SIGNAL \RAM|memRAM~546_q\ : std_logic;
SIGNAL \RAM|memRAM~2657_combout\ : std_logic;
SIGNAL \RAM|memRAM~2658_combout\ : std_logic;
SIGNAL \RAM|memRAM~578_q\ : std_logic;
SIGNAL \RAM|memRAM~706_q\ : std_logic;
SIGNAL \RAM|memRAM~834_q\ : std_logic;
SIGNAL \RAM|memRAM~962_q\ : std_logic;
SIGNAL \RAM|memRAM~2659_combout\ : std_logic;
SIGNAL \RAM|memRAM~610_q\ : std_logic;
SIGNAL \RAM|memRAM~738_q\ : std_logic;
SIGNAL \RAM|memRAM~866_q\ : std_logic;
SIGNAL \RAM|memRAM~994_q\ : std_logic;
SIGNAL \RAM|memRAM~2660_combout\ : std_logic;
SIGNAL \RAM|memRAM~642_q\ : std_logic;
SIGNAL \RAM|memRAM~770_q\ : std_logic;
SIGNAL \RAM|memRAM~898_q\ : std_logic;
SIGNAL \RAM|memRAM~1026_q\ : std_logic;
SIGNAL \RAM|memRAM~2661_combout\ : std_logic;
SIGNAL \RAM|memRAM~674_q\ : std_logic;
SIGNAL \RAM|memRAM~802_q\ : std_logic;
SIGNAL \RAM|memRAM~930_q\ : std_logic;
SIGNAL \RAM|memRAM~1058_q\ : std_logic;
SIGNAL \RAM|memRAM~2662_combout\ : std_logic;
SIGNAL \RAM|memRAM~2663_combout\ : std_logic;
SIGNAL \RAM|memRAM~1090_q\ : std_logic;
SIGNAL \RAM|memRAM~1122_q\ : std_logic;
SIGNAL \RAM|memRAM~1154_q\ : std_logic;
SIGNAL \RAM|memRAM~1186_q\ : std_logic;
SIGNAL \RAM|memRAM~2664_combout\ : std_logic;
SIGNAL \RAM|memRAM~1218_q\ : std_logic;
SIGNAL \RAM|memRAM~1250_q\ : std_logic;
SIGNAL \RAM|memRAM~1282_q\ : std_logic;
SIGNAL \RAM|memRAM~1314_q\ : std_logic;
SIGNAL \RAM|memRAM~2665_combout\ : std_logic;
SIGNAL \RAM|memRAM~1346_q\ : std_logic;
SIGNAL \RAM|memRAM~1378_q\ : std_logic;
SIGNAL \RAM|memRAM~1410_q\ : std_logic;
SIGNAL \RAM|memRAM~1442_q\ : std_logic;
SIGNAL \RAM|memRAM~2666_combout\ : std_logic;
SIGNAL \RAM|memRAM~1474_q\ : std_logic;
SIGNAL \RAM|memRAM~1506_q\ : std_logic;
SIGNAL \RAM|memRAM~1538_q\ : std_logic;
SIGNAL \RAM|memRAM~1570_q\ : std_logic;
SIGNAL \RAM|memRAM~2667_combout\ : std_logic;
SIGNAL \RAM|memRAM~2668_combout\ : std_logic;
SIGNAL \RAM|memRAM~1602_q\ : std_logic;
SIGNAL \RAM|memRAM~1730_q\ : std_logic;
SIGNAL \RAM|memRAM~1858_q\ : std_logic;
SIGNAL \RAM|memRAM~1986_q\ : std_logic;
SIGNAL \RAM|memRAM~2669_combout\ : std_logic;
SIGNAL \RAM|memRAM~1634_q\ : std_logic;
SIGNAL \RAM|memRAM~1762_q\ : std_logic;
SIGNAL \RAM|memRAM~1890_q\ : std_logic;
SIGNAL \RAM|memRAM~2018_q\ : std_logic;
SIGNAL \RAM|memRAM~2670_combout\ : std_logic;
SIGNAL \RAM|memRAM~1666_q\ : std_logic;
SIGNAL \RAM|memRAM~1794_q\ : std_logic;
SIGNAL \RAM|memRAM~1922_q\ : std_logic;
SIGNAL \RAM|memRAM~2050_q\ : std_logic;
SIGNAL \RAM|memRAM~2671_combout\ : std_logic;
SIGNAL \RAM|memRAM~1698_q\ : std_logic;
SIGNAL \RAM|memRAM~1826_q\ : std_logic;
SIGNAL \RAM|memRAM~1954_q\ : std_logic;
SIGNAL \RAM|memRAM~2082_q\ : std_logic;
SIGNAL \RAM|memRAM~2672_combout\ : std_logic;
SIGNAL \RAM|memRAM~2673_combout\ : std_logic;
SIGNAL \RAM|memRAM~2674_combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit27|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~66_q\ : std_logic;
SIGNAL \B_REG|saidaA[27]~50_combout\ : std_logic;
SIGNAL \ULA|bit27|cout~combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \M_JMP|saida_MUX[31]~0_combout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[28]~29_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~102\ : std_logic;
SIGNAL \INC_PC4|Add0~105_sumout\ : std_logic;
SIGNAL \B_REG|registrador~100_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[28]~28_combout\ : std_logic;
SIGNAL \RAM|memRAM~67_q\ : std_logic;
SIGNAL \RAM|memRAM~579_q\ : std_logic;
SIGNAL \RAM|memRAM~1091_q\ : std_logic;
SIGNAL \RAM|memRAM~1603_q\ : std_logic;
SIGNAL \RAM|memRAM~2675_combout\ : std_logic;
SIGNAL \RAM|memRAM~195_q\ : std_logic;
SIGNAL \RAM|memRAM~707_q\ : std_logic;
SIGNAL \RAM|memRAM~1219_q\ : std_logic;
SIGNAL \RAM|memRAM~1731_q\ : std_logic;
SIGNAL \RAM|memRAM~2676_combout\ : std_logic;
SIGNAL \RAM|memRAM~323_q\ : std_logic;
SIGNAL \RAM|memRAM~835_q\ : std_logic;
SIGNAL \RAM|memRAM~1347_q\ : std_logic;
SIGNAL \RAM|memRAM~1859_q\ : std_logic;
SIGNAL \RAM|memRAM~2677_combout\ : std_logic;
SIGNAL \RAM|memRAM~451_q\ : std_logic;
SIGNAL \RAM|memRAM~963_q\ : std_logic;
SIGNAL \RAM|memRAM~1475_q\ : std_logic;
SIGNAL \RAM|memRAM~1987_q\ : std_logic;
SIGNAL \RAM|memRAM~2678_combout\ : std_logic;
SIGNAL \RAM|memRAM~2679_combout\ : std_logic;
SIGNAL \RAM|memRAM~99_q\ : std_logic;
SIGNAL \RAM|memRAM~611_q\ : std_logic;
SIGNAL \RAM|memRAM~1123_q\ : std_logic;
SIGNAL \RAM|memRAM~1635_q\ : std_logic;
SIGNAL \RAM|memRAM~2680_combout\ : std_logic;
SIGNAL \RAM|memRAM~227_q\ : std_logic;
SIGNAL \RAM|memRAM~739_q\ : std_logic;
SIGNAL \RAM|memRAM~1251_q\ : std_logic;
SIGNAL \RAM|memRAM~1763_q\ : std_logic;
SIGNAL \RAM|memRAM~2681_combout\ : std_logic;
SIGNAL \RAM|memRAM~355_q\ : std_logic;
SIGNAL \RAM|memRAM~867_q\ : std_logic;
SIGNAL \RAM|memRAM~1379_q\ : std_logic;
SIGNAL \RAM|memRAM~1891_q\ : std_logic;
SIGNAL \RAM|memRAM~2682_combout\ : std_logic;
SIGNAL \RAM|memRAM~483_q\ : std_logic;
SIGNAL \RAM|memRAM~995_q\ : std_logic;
SIGNAL \RAM|memRAM~1507_q\ : std_logic;
SIGNAL \RAM|memRAM~2019_q\ : std_logic;
SIGNAL \RAM|memRAM~2683_combout\ : std_logic;
SIGNAL \RAM|memRAM~2684_combout\ : std_logic;
SIGNAL \RAM|memRAM~131_q\ : std_logic;
SIGNAL \RAM|memRAM~643_q\ : std_logic;
SIGNAL \RAM|memRAM~1155_q\ : std_logic;
SIGNAL \RAM|memRAM~1667_q\ : std_logic;
SIGNAL \RAM|memRAM~2685_combout\ : std_logic;
SIGNAL \RAM|memRAM~259_q\ : std_logic;
SIGNAL \RAM|memRAM~771_q\ : std_logic;
SIGNAL \RAM|memRAM~1283_q\ : std_logic;
SIGNAL \RAM|memRAM~1795_q\ : std_logic;
SIGNAL \RAM|memRAM~2686_combout\ : std_logic;
SIGNAL \RAM|memRAM~387_q\ : std_logic;
SIGNAL \RAM|memRAM~899_q\ : std_logic;
SIGNAL \RAM|memRAM~1411_q\ : std_logic;
SIGNAL \RAM|memRAM~1923_q\ : std_logic;
SIGNAL \RAM|memRAM~2687_combout\ : std_logic;
SIGNAL \RAM|memRAM~515_q\ : std_logic;
SIGNAL \RAM|memRAM~1027_q\ : std_logic;
SIGNAL \RAM|memRAM~1539_q\ : std_logic;
SIGNAL \RAM|memRAM~2051_q\ : std_logic;
SIGNAL \RAM|memRAM~2688_combout\ : std_logic;
SIGNAL \RAM|memRAM~2689_combout\ : std_logic;
SIGNAL \RAM|memRAM~163_q\ : std_logic;
SIGNAL \RAM|memRAM~291_q\ : std_logic;
SIGNAL \RAM|memRAM~419_q\ : std_logic;
SIGNAL \RAM|memRAM~547_q\ : std_logic;
SIGNAL \RAM|memRAM~2690_combout\ : std_logic;
SIGNAL \RAM|memRAM~675_q\ : std_logic;
SIGNAL \RAM|memRAM~803_q\ : std_logic;
SIGNAL \RAM|memRAM~931_q\ : std_logic;
SIGNAL \RAM|memRAM~1059_q\ : std_logic;
SIGNAL \RAM|memRAM~2691_combout\ : std_logic;
SIGNAL \RAM|memRAM~1187_q\ : std_logic;
SIGNAL \RAM|memRAM~1315_q\ : std_logic;
SIGNAL \RAM|memRAM~1443_q\ : std_logic;
SIGNAL \RAM|memRAM~1571_q\ : std_logic;
SIGNAL \RAM|memRAM~2692_combout\ : std_logic;
SIGNAL \RAM|memRAM~1699_q\ : std_logic;
SIGNAL \RAM|memRAM~1827_q\ : std_logic;
SIGNAL \RAM|memRAM~1955_q\ : std_logic;
SIGNAL \RAM|memRAM~2083_q\ : std_logic;
SIGNAL \RAM|memRAM~2693_combout\ : std_logic;
SIGNAL \RAM|memRAM~2694_combout\ : std_logic;
SIGNAL \RAM|memRAM~2695_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~67_q\ : std_logic;
SIGNAL \B_REG|saidaA[28]~46_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[29]~30_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~106\ : std_logic;
SIGNAL \INC_PC4|Add0~109_sumout\ : std_logic;
SIGNAL \B_REG|registrador~101_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[29]~29_combout\ : std_logic;
SIGNAL \RAM|memRAM~68_q\ : std_logic;
SIGNAL \RAM|memRAM~100_q\ : std_logic;
SIGNAL \RAM|memRAM~132_q\ : std_logic;
SIGNAL \RAM|memRAM~164_q\ : std_logic;
SIGNAL \RAM|memRAM~2696_combout\ : std_logic;
SIGNAL \RAM|memRAM~580_q\ : std_logic;
SIGNAL \RAM|memRAM~612_q\ : std_logic;
SIGNAL \RAM|memRAM~644_q\ : std_logic;
SIGNAL \RAM|memRAM~676_q\ : std_logic;
SIGNAL \RAM|memRAM~2697_combout\ : std_logic;
SIGNAL \RAM|memRAM~1092_q\ : std_logic;
SIGNAL \RAM|memRAM~1124_q\ : std_logic;
SIGNAL \RAM|memRAM~1156_q\ : std_logic;
SIGNAL \RAM|memRAM~1188_q\ : std_logic;
SIGNAL \RAM|memRAM~2698_combout\ : std_logic;
SIGNAL \RAM|memRAM~1604_q\ : std_logic;
SIGNAL \RAM|memRAM~1636_q\ : std_logic;
SIGNAL \RAM|memRAM~1668_q\ : std_logic;
SIGNAL \RAM|memRAM~1700_q\ : std_logic;
SIGNAL \RAM|memRAM~2699_combout\ : std_logic;
SIGNAL \RAM|memRAM~2700_combout\ : std_logic;
SIGNAL \RAM|memRAM~196_q\ : std_logic;
SIGNAL \RAM|memRAM~228_q\ : std_logic;
SIGNAL \RAM|memRAM~260_q\ : std_logic;
SIGNAL \RAM|memRAM~292_q\ : std_logic;
SIGNAL \RAM|memRAM~2701_combout\ : std_logic;
SIGNAL \RAM|memRAM~708_q\ : std_logic;
SIGNAL \RAM|memRAM~740_q\ : std_logic;
SIGNAL \RAM|memRAM~772_q\ : std_logic;
SIGNAL \RAM|memRAM~804_q\ : std_logic;
SIGNAL \RAM|memRAM~2702_combout\ : std_logic;
SIGNAL \RAM|memRAM~1220_q\ : std_logic;
SIGNAL \RAM|memRAM~1252_q\ : std_logic;
SIGNAL \RAM|memRAM~1284_q\ : std_logic;
SIGNAL \RAM|memRAM~1316_q\ : std_logic;
SIGNAL \RAM|memRAM~2703_combout\ : std_logic;
SIGNAL \RAM|memRAM~1732_q\ : std_logic;
SIGNAL \RAM|memRAM~1764_q\ : std_logic;
SIGNAL \RAM|memRAM~1796_q\ : std_logic;
SIGNAL \RAM|memRAM~1828_q\ : std_logic;
SIGNAL \RAM|memRAM~2704_combout\ : std_logic;
SIGNAL \RAM|memRAM~2705_combout\ : std_logic;
SIGNAL \RAM|memRAM~324_q\ : std_logic;
SIGNAL \RAM|memRAM~356_q\ : std_logic;
SIGNAL \RAM|memRAM~388_q\ : std_logic;
SIGNAL \RAM|memRAM~420_q\ : std_logic;
SIGNAL \RAM|memRAM~2706_combout\ : std_logic;
SIGNAL \RAM|memRAM~836_q\ : std_logic;
SIGNAL \RAM|memRAM~868_q\ : std_logic;
SIGNAL \RAM|memRAM~900_q\ : std_logic;
SIGNAL \RAM|memRAM~932_q\ : std_logic;
SIGNAL \RAM|memRAM~2707_combout\ : std_logic;
SIGNAL \RAM|memRAM~1348_q\ : std_logic;
SIGNAL \RAM|memRAM~1380_q\ : std_logic;
SIGNAL \RAM|memRAM~1412_q\ : std_logic;
SIGNAL \RAM|memRAM~1444_q\ : std_logic;
SIGNAL \RAM|memRAM~2708_combout\ : std_logic;
SIGNAL \RAM|memRAM~1860_q\ : std_logic;
SIGNAL \RAM|memRAM~1892_q\ : std_logic;
SIGNAL \RAM|memRAM~1924_q\ : std_logic;
SIGNAL \RAM|memRAM~1956_q\ : std_logic;
SIGNAL \RAM|memRAM~2709_combout\ : std_logic;
SIGNAL \RAM|memRAM~2710_combout\ : std_logic;
SIGNAL \RAM|memRAM~452_q\ : std_logic;
SIGNAL \RAM|memRAM~964_q\ : std_logic;
SIGNAL \RAM|memRAM~1476_q\ : std_logic;
SIGNAL \RAM|memRAM~1988_q\ : std_logic;
SIGNAL \RAM|memRAM~2711_combout\ : std_logic;
SIGNAL \RAM|memRAM~484_q\ : std_logic;
SIGNAL \RAM|memRAM~996_q\ : std_logic;
SIGNAL \RAM|memRAM~1508_q\ : std_logic;
SIGNAL \RAM|memRAM~2020_q\ : std_logic;
SIGNAL \RAM|memRAM~2712_combout\ : std_logic;
SIGNAL \RAM|memRAM~516_q\ : std_logic;
SIGNAL \RAM|memRAM~1028_q\ : std_logic;
SIGNAL \RAM|memRAM~1540_q\ : std_logic;
SIGNAL \RAM|memRAM~2052_q\ : std_logic;
SIGNAL \RAM|memRAM~2713_combout\ : std_logic;
SIGNAL \RAM|memRAM~548_q\ : std_logic;
SIGNAL \RAM|memRAM~1060_q\ : std_logic;
SIGNAL \RAM|memRAM~1572_q\ : std_logic;
SIGNAL \RAM|memRAM~2084_q\ : std_logic;
SIGNAL \RAM|memRAM~2714_combout\ : std_logic;
SIGNAL \RAM|memRAM~2715_combout\ : std_logic;
SIGNAL \RAM|memRAM~2716_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~68_q\ : std_logic;
SIGNAL \B_REG|saidaA[29]~42_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[30]~31_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~110\ : std_logic;
SIGNAL \INC_PC4|Add0~113_sumout\ : std_logic;
SIGNAL \B_REG|registrador~102_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[30]~30_combout\ : std_logic;
SIGNAL \RAM|memRAM~69_q\ : std_logic;
SIGNAL \RAM|memRAM~197_q\ : std_logic;
SIGNAL \RAM|memRAM~325_q\ : std_logic;
SIGNAL \RAM|memRAM~453_q\ : std_logic;
SIGNAL \RAM|memRAM~2717_combout\ : std_logic;
SIGNAL \RAM|memRAM~101_q\ : std_logic;
SIGNAL \RAM|memRAM~229_q\ : std_logic;
SIGNAL \RAM|memRAM~357_q\ : std_logic;
SIGNAL \RAM|memRAM~485_q\ : std_logic;
SIGNAL \RAM|memRAM~2718_combout\ : std_logic;
SIGNAL \RAM|memRAM~133_q\ : std_logic;
SIGNAL \RAM|memRAM~261_q\ : std_logic;
SIGNAL \RAM|memRAM~389_q\ : std_logic;
SIGNAL \RAM|memRAM~517_q\ : std_logic;
SIGNAL \RAM|memRAM~2719_combout\ : std_logic;
SIGNAL \RAM|memRAM~165_q\ : std_logic;
SIGNAL \RAM|memRAM~293_q\ : std_logic;
SIGNAL \RAM|memRAM~421_q\ : std_logic;
SIGNAL \RAM|memRAM~549_q\ : std_logic;
SIGNAL \RAM|memRAM~2720_combout\ : std_logic;
SIGNAL \RAM|memRAM~2721_combout\ : std_logic;
SIGNAL \RAM|memRAM~581_q\ : std_logic;
SIGNAL \RAM|memRAM~709_q\ : std_logic;
SIGNAL \RAM|memRAM~837_q\ : std_logic;
SIGNAL \RAM|memRAM~965_q\ : std_logic;
SIGNAL \RAM|memRAM~2722_combout\ : std_logic;
SIGNAL \RAM|memRAM~613_q\ : std_logic;
SIGNAL \RAM|memRAM~741_q\ : std_logic;
SIGNAL \RAM|memRAM~869_q\ : std_logic;
SIGNAL \RAM|memRAM~997_q\ : std_logic;
SIGNAL \RAM|memRAM~2723_combout\ : std_logic;
SIGNAL \RAM|memRAM~645_q\ : std_logic;
SIGNAL \RAM|memRAM~773_q\ : std_logic;
SIGNAL \RAM|memRAM~901_q\ : std_logic;
SIGNAL \RAM|memRAM~1029_q\ : std_logic;
SIGNAL \RAM|memRAM~2724_combout\ : std_logic;
SIGNAL \RAM|memRAM~677_q\ : std_logic;
SIGNAL \RAM|memRAM~805_q\ : std_logic;
SIGNAL \RAM|memRAM~933_q\ : std_logic;
SIGNAL \RAM|memRAM~1061_q\ : std_logic;
SIGNAL \RAM|memRAM~2725_combout\ : std_logic;
SIGNAL \RAM|memRAM~2726_combout\ : std_logic;
SIGNAL \RAM|memRAM~1093_q\ : std_logic;
SIGNAL \RAM|memRAM~1125_q\ : std_logic;
SIGNAL \RAM|memRAM~1157_q\ : std_logic;
SIGNAL \RAM|memRAM~1189_q\ : std_logic;
SIGNAL \RAM|memRAM~2727_combout\ : std_logic;
SIGNAL \RAM|memRAM~1221_q\ : std_logic;
SIGNAL \RAM|memRAM~1253_q\ : std_logic;
SIGNAL \RAM|memRAM~1285_q\ : std_logic;
SIGNAL \RAM|memRAM~1317_q\ : std_logic;
SIGNAL \RAM|memRAM~2728_combout\ : std_logic;
SIGNAL \RAM|memRAM~1349_q\ : std_logic;
SIGNAL \RAM|memRAM~1381_q\ : std_logic;
SIGNAL \RAM|memRAM~1413_q\ : std_logic;
SIGNAL \RAM|memRAM~1445_q\ : std_logic;
SIGNAL \RAM|memRAM~2729_combout\ : std_logic;
SIGNAL \RAM|memRAM~1477_q\ : std_logic;
SIGNAL \RAM|memRAM~1509_q\ : std_logic;
SIGNAL \RAM|memRAM~1541_q\ : std_logic;
SIGNAL \RAM|memRAM~1573_q\ : std_logic;
SIGNAL \RAM|memRAM~2730_combout\ : std_logic;
SIGNAL \RAM|memRAM~2731_combout\ : std_logic;
SIGNAL \RAM|memRAM~1605_q\ : std_logic;
SIGNAL \RAM|memRAM~1733_q\ : std_logic;
SIGNAL \RAM|memRAM~1861_q\ : std_logic;
SIGNAL \RAM|memRAM~1989_q\ : std_logic;
SIGNAL \RAM|memRAM~2732_combout\ : std_logic;
SIGNAL \RAM|memRAM~1637_q\ : std_logic;
SIGNAL \RAM|memRAM~1765_q\ : std_logic;
SIGNAL \RAM|memRAM~1893_q\ : std_logic;
SIGNAL \RAM|memRAM~2021_q\ : std_logic;
SIGNAL \RAM|memRAM~2733_combout\ : std_logic;
SIGNAL \RAM|memRAM~1669_q\ : std_logic;
SIGNAL \RAM|memRAM~1797_q\ : std_logic;
SIGNAL \RAM|memRAM~1925_q\ : std_logic;
SIGNAL \RAM|memRAM~2053_q\ : std_logic;
SIGNAL \RAM|memRAM~2734_combout\ : std_logic;
SIGNAL \RAM|memRAM~1701_q\ : std_logic;
SIGNAL \RAM|memRAM~1829_q\ : std_logic;
SIGNAL \RAM|memRAM~1957_q\ : std_logic;
SIGNAL \RAM|memRAM~2085_q\ : std_logic;
SIGNAL \RAM|memRAM~2735_combout\ : std_logic;
SIGNAL \RAM|memRAM~2736_combout\ : std_logic;
SIGNAL \RAM|memRAM~2737_combout\ : std_logic;
SIGNAL \ULA|bit29|cout~combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~69_q\ : std_logic;
SIGNAL \B_REG|saidaA[30]~38_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|cout~0_combout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[31]~32_combout\ : std_logic;
SIGNAL \INC_PC4|Add0~114\ : std_logic;
SIGNAL \INC_PC4|Add0~117_sumout\ : std_logic;
SIGNAL \B_REG|registrador~103_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[31]~31_combout\ : std_logic;
SIGNAL \RAM|memRAM~70_q\ : std_logic;
SIGNAL \RAM|memRAM~582_q\ : std_logic;
SIGNAL \RAM|memRAM~1094_q\ : std_logic;
SIGNAL \RAM|memRAM~1606_q\ : std_logic;
SIGNAL \RAM|memRAM~2738_combout\ : std_logic;
SIGNAL \RAM|memRAM~198_q\ : std_logic;
SIGNAL \RAM|memRAM~710_q\ : std_logic;
SIGNAL \RAM|memRAM~1222_q\ : std_logic;
SIGNAL \RAM|memRAM~1734_q\ : std_logic;
SIGNAL \RAM|memRAM~2739_combout\ : std_logic;
SIGNAL \RAM|memRAM~326_q\ : std_logic;
SIGNAL \RAM|memRAM~838_q\ : std_logic;
SIGNAL \RAM|memRAM~1350_q\ : std_logic;
SIGNAL \RAM|memRAM~1862_q\ : std_logic;
SIGNAL \RAM|memRAM~2740_combout\ : std_logic;
SIGNAL \RAM|memRAM~454_q\ : std_logic;
SIGNAL \RAM|memRAM~966_q\ : std_logic;
SIGNAL \RAM|memRAM~1478_q\ : std_logic;
SIGNAL \RAM|memRAM~1990_q\ : std_logic;
SIGNAL \RAM|memRAM~2741_combout\ : std_logic;
SIGNAL \RAM|memRAM~2742_combout\ : std_logic;
SIGNAL \RAM|memRAM~102_q\ : std_logic;
SIGNAL \RAM|memRAM~614_q\ : std_logic;
SIGNAL \RAM|memRAM~1126_q\ : std_logic;
SIGNAL \RAM|memRAM~1638_q\ : std_logic;
SIGNAL \RAM|memRAM~2743_combout\ : std_logic;
SIGNAL \RAM|memRAM~230_q\ : std_logic;
SIGNAL \RAM|memRAM~742_q\ : std_logic;
SIGNAL \RAM|memRAM~1254_q\ : std_logic;
SIGNAL \RAM|memRAM~1766_q\ : std_logic;
SIGNAL \RAM|memRAM~2744_combout\ : std_logic;
SIGNAL \RAM|memRAM~358_q\ : std_logic;
SIGNAL \RAM|memRAM~870_q\ : std_logic;
SIGNAL \RAM|memRAM~1382_q\ : std_logic;
SIGNAL \RAM|memRAM~1894_q\ : std_logic;
SIGNAL \RAM|memRAM~2745_combout\ : std_logic;
SIGNAL \RAM|memRAM~486_q\ : std_logic;
SIGNAL \RAM|memRAM~998_q\ : std_logic;
SIGNAL \RAM|memRAM~1510_q\ : std_logic;
SIGNAL \RAM|memRAM~2022_q\ : std_logic;
SIGNAL \RAM|memRAM~2746_combout\ : std_logic;
SIGNAL \RAM|memRAM~2747_combout\ : std_logic;
SIGNAL \RAM|memRAM~134_q\ : std_logic;
SIGNAL \RAM|memRAM~646_q\ : std_logic;
SIGNAL \RAM|memRAM~1158_q\ : std_logic;
SIGNAL \RAM|memRAM~1670_q\ : std_logic;
SIGNAL \RAM|memRAM~2748_combout\ : std_logic;
SIGNAL \RAM|memRAM~262_q\ : std_logic;
SIGNAL \RAM|memRAM~774_q\ : std_logic;
SIGNAL \RAM|memRAM~1286_q\ : std_logic;
SIGNAL \RAM|memRAM~1798_q\ : std_logic;
SIGNAL \RAM|memRAM~2749_combout\ : std_logic;
SIGNAL \RAM|memRAM~390_q\ : std_logic;
SIGNAL \RAM|memRAM~902_q\ : std_logic;
SIGNAL \RAM|memRAM~1414_q\ : std_logic;
SIGNAL \RAM|memRAM~1926_q\ : std_logic;
SIGNAL \RAM|memRAM~2750_combout\ : std_logic;
SIGNAL \RAM|memRAM~518_q\ : std_logic;
SIGNAL \RAM|memRAM~1030_q\ : std_logic;
SIGNAL \RAM|memRAM~1542_q\ : std_logic;
SIGNAL \RAM|memRAM~2054_q\ : std_logic;
SIGNAL \RAM|memRAM~2751_combout\ : std_logic;
SIGNAL \RAM|memRAM~2752_combout\ : std_logic;
SIGNAL \RAM|memRAM~166_q\ : std_logic;
SIGNAL \RAM|memRAM~294_q\ : std_logic;
SIGNAL \RAM|memRAM~422_q\ : std_logic;
SIGNAL \RAM|memRAM~550_q\ : std_logic;
SIGNAL \RAM|memRAM~2753_combout\ : std_logic;
SIGNAL \RAM|memRAM~678_q\ : std_logic;
SIGNAL \RAM|memRAM~806_q\ : std_logic;
SIGNAL \RAM|memRAM~934_q\ : std_logic;
SIGNAL \RAM|memRAM~1062_q\ : std_logic;
SIGNAL \RAM|memRAM~2754_combout\ : std_logic;
SIGNAL \RAM|memRAM~1190_q\ : std_logic;
SIGNAL \RAM|memRAM~1318_q\ : std_logic;
SIGNAL \RAM|memRAM~1446_q\ : std_logic;
SIGNAL \RAM|memRAM~1574_q\ : std_logic;
SIGNAL \RAM|memRAM~2755_combout\ : std_logic;
SIGNAL \RAM|memRAM~1702_q\ : std_logic;
SIGNAL \RAM|memRAM~1830_q\ : std_logic;
SIGNAL \RAM|memRAM~1958_q\ : std_logic;
SIGNAL \RAM|memRAM~2086_q\ : std_logic;
SIGNAL \RAM|memRAM~2756_combout\ : std_logic;
SIGNAL \RAM|memRAM~2757_combout\ : std_logic;
SIGNAL \RAM|memRAM~2758_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|cout~1_combout\ : std_logic;
SIGNAL \ULA|bit30|cout~2_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~70_q\ : std_logic;
SIGNAL \B_REG|saidaA[31]~34_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|Equal1~0_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~5_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|Equal0~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ULA|Equal0~6_combout\ : std_logic;
SIGNAL \ULA|Equal0~7_combout\ : std_logic;
SIGNAL \ULA|Equal0~8_combout\ : std_logic;
SIGNAL \M_BEQ|saida_MUX~0_combout\ : std_logic;
SIGNAL \R_EX_MEM|DOUT[170]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~40_q\ : std_logic;
SIGNAL \B_REG|saidaA[1]~4_combout\ : std_logic;
SIGNAL \B_REG|saidaA[1]~5_combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit02|cout~combout\ : std_logic;
SIGNAL \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \RAM|memRAM~2761_combout\ : std_logic;
SIGNAL \RAM|memRAM~2762_combout\ : std_logic;
SIGNAL \RAM|memRAM~71_q\ : std_logic;
SIGNAL \RAM|memRAM~103_q\ : std_logic;
SIGNAL \RAM|memRAM~135_q\ : std_logic;
SIGNAL \RAM|memRAM~2087_combout\ : std_logic;
SIGNAL \RAM|memRAM~167_q\ : std_logic;
SIGNAL \RAM|memRAM~199_q\ : std_logic;
SIGNAL \RAM|memRAM~231_q\ : std_logic;
SIGNAL \RAM|memRAM~263_q\ : std_logic;
SIGNAL \RAM|memRAM~2088_combout\ : std_logic;
SIGNAL \RAM|memRAM~295_q\ : std_logic;
SIGNAL \RAM|memRAM~327_q\ : std_logic;
SIGNAL \RAM|memRAM~359_q\ : std_logic;
SIGNAL \RAM|memRAM~391_q\ : std_logic;
SIGNAL \RAM|memRAM~2089_combout\ : std_logic;
SIGNAL \RAM|memRAM~423_q\ : std_logic;
SIGNAL \RAM|memRAM~455_q\ : std_logic;
SIGNAL \RAM|memRAM~487_q\ : std_logic;
SIGNAL \RAM|memRAM~519_q\ : std_logic;
SIGNAL \RAM|memRAM~2090_combout\ : std_logic;
SIGNAL \RAM|memRAM~2091_combout\ : std_logic;
SIGNAL \RAM|memRAM~551_q\ : std_logic;
SIGNAL \RAM|memRAM~583_q\ : std_logic;
SIGNAL \RAM|memRAM~615_q\ : std_logic;
SIGNAL \RAM|memRAM~647_q\ : std_logic;
SIGNAL \RAM|memRAM~2092_combout\ : std_logic;
SIGNAL \RAM|memRAM~679_q\ : std_logic;
SIGNAL \RAM|memRAM~711_q\ : std_logic;
SIGNAL \RAM|memRAM~743_q\ : std_logic;
SIGNAL \RAM|memRAM~775_q\ : std_logic;
SIGNAL \RAM|memRAM~2093_combout\ : std_logic;
SIGNAL \RAM|memRAM~807_q\ : std_logic;
SIGNAL \RAM|memRAM~839_q\ : std_logic;
SIGNAL \RAM|memRAM~871_q\ : std_logic;
SIGNAL \RAM|memRAM~903_q\ : std_logic;
SIGNAL \RAM|memRAM~2094_combout\ : std_logic;
SIGNAL \RAM|memRAM~935_q\ : std_logic;
SIGNAL \RAM|memRAM~967_q\ : std_logic;
SIGNAL \RAM|memRAM~999_q\ : std_logic;
SIGNAL \RAM|memRAM~1031_q\ : std_logic;
SIGNAL \RAM|memRAM~2095_combout\ : std_logic;
SIGNAL \RAM|memRAM~2096_combout\ : std_logic;
SIGNAL \RAM|memRAM~1063_q\ : std_logic;
SIGNAL \RAM|memRAM~1191_q\ : std_logic;
SIGNAL \RAM|memRAM~1319_q\ : std_logic;
SIGNAL \RAM|memRAM~1447_q\ : std_logic;
SIGNAL \RAM|memRAM~2097_combout\ : std_logic;
SIGNAL \RAM|memRAM~1095_q\ : std_logic;
SIGNAL \RAM|memRAM~1223_q\ : std_logic;
SIGNAL \RAM|memRAM~1351_q\ : std_logic;
SIGNAL \RAM|memRAM~1479_q\ : std_logic;
SIGNAL \RAM|memRAM~2098_combout\ : std_logic;
SIGNAL \RAM|memRAM~1127_q\ : std_logic;
SIGNAL \RAM|memRAM~1255_q\ : std_logic;
SIGNAL \RAM|memRAM~1383_q\ : std_logic;
SIGNAL \RAM|memRAM~1511_q\ : std_logic;
SIGNAL \RAM|memRAM~2099_combout\ : std_logic;
SIGNAL \RAM|memRAM~1159_q\ : std_logic;
SIGNAL \RAM|memRAM~1287_q\ : std_logic;
SIGNAL \RAM|memRAM~1415_q\ : std_logic;
SIGNAL \RAM|memRAM~1543_q\ : std_logic;
SIGNAL \RAM|memRAM~2100_combout\ : std_logic;
SIGNAL \RAM|memRAM~2101_combout\ : std_logic;
SIGNAL \RAM|memRAM~1575_q\ : std_logic;
SIGNAL \RAM|memRAM~1607_q\ : std_logic;
SIGNAL \RAM|memRAM~1639_q\ : std_logic;
SIGNAL \RAM|memRAM~1671_q\ : std_logic;
SIGNAL \RAM|memRAM~2102_combout\ : std_logic;
SIGNAL \RAM|memRAM~1703_q\ : std_logic;
SIGNAL \RAM|memRAM~1735_q\ : std_logic;
SIGNAL \RAM|memRAM~1767_q\ : std_logic;
SIGNAL \RAM|memRAM~1799_q\ : std_logic;
SIGNAL \RAM|memRAM~2103_combout\ : std_logic;
SIGNAL \RAM|memRAM~1831_q\ : std_logic;
SIGNAL \RAM|memRAM~1863_q\ : std_logic;
SIGNAL \RAM|memRAM~1895_q\ : std_logic;
SIGNAL \RAM|memRAM~1927_q\ : std_logic;
SIGNAL \RAM|memRAM~2104_combout\ : std_logic;
SIGNAL \RAM|memRAM~1959_q\ : std_logic;
SIGNAL \RAM|memRAM~1991_q\ : std_logic;
SIGNAL \RAM|memRAM~2023_q\ : std_logic;
SIGNAL \RAM|memRAM~2055_q\ : std_logic;
SIGNAL \RAM|memRAM~2105_combout\ : std_logic;
SIGNAL \RAM|memRAM~2106_combout\ : std_logic;
SIGNAL \RAM|memRAM~2107_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~39_q\ : std_logic;
SIGNAL \B_REG|saidaA[0]~2_combout\ : std_logic;
SIGNAL \B_REG|saidaA[0]~3_combout\ : std_logic;
SIGNAL \ULA|bit00|cout~0_combout\ : std_logic;
SIGNAL \ULA|bit01|cout~combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\ : std_logic;
SIGNAL \RAM|memRAM~2759_combout\ : std_logic;
SIGNAL \RAM|memRAM~2760_combout\ : std_logic;
SIGNAL \RAM|memRAM~46_q\ : std_logic;
SIGNAL \RAM|memRAM~558_q\ : std_logic;
SIGNAL \RAM|memRAM~1070_q\ : std_logic;
SIGNAL \RAM|memRAM~1582_q\ : std_logic;
SIGNAL \RAM|memRAM~2234_combout\ : std_logic;
SIGNAL \RAM|memRAM~174_q\ : std_logic;
SIGNAL \RAM|memRAM~686_q\ : std_logic;
SIGNAL \RAM|memRAM~1198_q\ : std_logic;
SIGNAL \RAM|memRAM~1710_q\ : std_logic;
SIGNAL \RAM|memRAM~2235_combout\ : std_logic;
SIGNAL \RAM|memRAM~302_q\ : std_logic;
SIGNAL \RAM|memRAM~814_q\ : std_logic;
SIGNAL \RAM|memRAM~1326_q\ : std_logic;
SIGNAL \RAM|memRAM~1838_q\ : std_logic;
SIGNAL \RAM|memRAM~2236_combout\ : std_logic;
SIGNAL \RAM|memRAM~430_q\ : std_logic;
SIGNAL \RAM|memRAM~942_q\ : std_logic;
SIGNAL \RAM|memRAM~1454_q\ : std_logic;
SIGNAL \RAM|memRAM~1966_q\ : std_logic;
SIGNAL \RAM|memRAM~2237_combout\ : std_logic;
SIGNAL \RAM|memRAM~2238_combout\ : std_logic;
SIGNAL \RAM|memRAM~78_q\ : std_logic;
SIGNAL \RAM|memRAM~590_q\ : std_logic;
SIGNAL \RAM|memRAM~1102_q\ : std_logic;
SIGNAL \RAM|memRAM~1614_q\ : std_logic;
SIGNAL \RAM|memRAM~2239_combout\ : std_logic;
SIGNAL \RAM|memRAM~206_q\ : std_logic;
SIGNAL \RAM|memRAM~718_q\ : std_logic;
SIGNAL \RAM|memRAM~1230_q\ : std_logic;
SIGNAL \RAM|memRAM~1742_q\ : std_logic;
SIGNAL \RAM|memRAM~2240_combout\ : std_logic;
SIGNAL \RAM|memRAM~334_q\ : std_logic;
SIGNAL \RAM|memRAM~846_q\ : std_logic;
SIGNAL \RAM|memRAM~1358_q\ : std_logic;
SIGNAL \RAM|memRAM~1870_q\ : std_logic;
SIGNAL \RAM|memRAM~2241_combout\ : std_logic;
SIGNAL \RAM|memRAM~462_q\ : std_logic;
SIGNAL \RAM|memRAM~974_q\ : std_logic;
SIGNAL \RAM|memRAM~1486_q\ : std_logic;
SIGNAL \RAM|memRAM~1998_q\ : std_logic;
SIGNAL \RAM|memRAM~2242_combout\ : std_logic;
SIGNAL \RAM|memRAM~2243_combout\ : std_logic;
SIGNAL \RAM|memRAM~110_q\ : std_logic;
SIGNAL \RAM|memRAM~622_q\ : std_logic;
SIGNAL \RAM|memRAM~1134_q\ : std_logic;
SIGNAL \RAM|memRAM~1646_q\ : std_logic;
SIGNAL \RAM|memRAM~2244_combout\ : std_logic;
SIGNAL \RAM|memRAM~238_q\ : std_logic;
SIGNAL \RAM|memRAM~750_q\ : std_logic;
SIGNAL \RAM|memRAM~1262_q\ : std_logic;
SIGNAL \RAM|memRAM~1774_q\ : std_logic;
SIGNAL \RAM|memRAM~2245_combout\ : std_logic;
SIGNAL \RAM|memRAM~366_q\ : std_logic;
SIGNAL \RAM|memRAM~878_q\ : std_logic;
SIGNAL \RAM|memRAM~1390_q\ : std_logic;
SIGNAL \RAM|memRAM~1902_q\ : std_logic;
SIGNAL \RAM|memRAM~2246_combout\ : std_logic;
SIGNAL \RAM|memRAM~494_q\ : std_logic;
SIGNAL \RAM|memRAM~1006_q\ : std_logic;
SIGNAL \RAM|memRAM~1518_q\ : std_logic;
SIGNAL \RAM|memRAM~2030_q\ : std_logic;
SIGNAL \RAM|memRAM~2247_combout\ : std_logic;
SIGNAL \RAM|memRAM~2248_combout\ : std_logic;
SIGNAL \RAM|memRAM~142_q\ : std_logic;
SIGNAL \RAM|memRAM~270_q\ : std_logic;
SIGNAL \RAM|memRAM~398_q\ : std_logic;
SIGNAL \RAM|memRAM~526_q\ : std_logic;
SIGNAL \RAM|memRAM~2249_combout\ : std_logic;
SIGNAL \RAM|memRAM~654_q\ : std_logic;
SIGNAL \RAM|memRAM~782_q\ : std_logic;
SIGNAL \RAM|memRAM~910_q\ : std_logic;
SIGNAL \RAM|memRAM~1038_q\ : std_logic;
SIGNAL \RAM|memRAM~2250_combout\ : std_logic;
SIGNAL \RAM|memRAM~1166_q\ : std_logic;
SIGNAL \RAM|memRAM~1294_q\ : std_logic;
SIGNAL \RAM|memRAM~1422_q\ : std_logic;
SIGNAL \RAM|memRAM~1550_q\ : std_logic;
SIGNAL \RAM|memRAM~2251_combout\ : std_logic;
SIGNAL \RAM|memRAM~1678_q\ : std_logic;
SIGNAL \RAM|memRAM~1806_q\ : std_logic;
SIGNAL \RAM|memRAM~1934_q\ : std_logic;
SIGNAL \RAM|memRAM~2062_q\ : std_logic;
SIGNAL \RAM|memRAM~2252_combout\ : std_logic;
SIGNAL \RAM|memRAM~2253_combout\ : std_logic;
SIGNAL \RAM|memRAM~2254_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~46_q\ : std_logic;
SIGNAL \B_REG|saidaA[7]~16_combout\ : std_logic;
SIGNAL \B_REG|saidaA[7]~17_combout\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \ROM|memROM~12_combout\ : std_logic;
SIGNAL \M_RtRd31|saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[6]~6_combout\ : std_logic;
SIGNAL \RAM|memRAM~45_q\ : std_logic;
SIGNAL \RAM|memRAM~173_q\ : std_logic;
SIGNAL \RAM|memRAM~301_q\ : std_logic;
SIGNAL \RAM|memRAM~429_q\ : std_logic;
SIGNAL \RAM|memRAM~2213_combout\ : std_logic;
SIGNAL \RAM|memRAM~77_q\ : std_logic;
SIGNAL \RAM|memRAM~205_q\ : std_logic;
SIGNAL \RAM|memRAM~333_q\ : std_logic;
SIGNAL \RAM|memRAM~461_q\ : std_logic;
SIGNAL \RAM|memRAM~2214_combout\ : std_logic;
SIGNAL \RAM|memRAM~109_q\ : std_logic;
SIGNAL \RAM|memRAM~237_q\ : std_logic;
SIGNAL \RAM|memRAM~365_q\ : std_logic;
SIGNAL \RAM|memRAM~493_q\ : std_logic;
SIGNAL \RAM|memRAM~2215_combout\ : std_logic;
SIGNAL \RAM|memRAM~141_q\ : std_logic;
SIGNAL \RAM|memRAM~269_q\ : std_logic;
SIGNAL \RAM|memRAM~397_q\ : std_logic;
SIGNAL \RAM|memRAM~525_q\ : std_logic;
SIGNAL \RAM|memRAM~2216_combout\ : std_logic;
SIGNAL \RAM|memRAM~2217_combout\ : std_logic;
SIGNAL \RAM|memRAM~557_q\ : std_logic;
SIGNAL \RAM|memRAM~685_q\ : std_logic;
SIGNAL \RAM|memRAM~813_q\ : std_logic;
SIGNAL \RAM|memRAM~941_q\ : std_logic;
SIGNAL \RAM|memRAM~2218_combout\ : std_logic;
SIGNAL \RAM|memRAM~589_q\ : std_logic;
SIGNAL \RAM|memRAM~717_q\ : std_logic;
SIGNAL \RAM|memRAM~845_q\ : std_logic;
SIGNAL \RAM|memRAM~973_q\ : std_logic;
SIGNAL \RAM|memRAM~2219_combout\ : std_logic;
SIGNAL \RAM|memRAM~621_q\ : std_logic;
SIGNAL \RAM|memRAM~749_q\ : std_logic;
SIGNAL \RAM|memRAM~877_q\ : std_logic;
SIGNAL \RAM|memRAM~1005_q\ : std_logic;
SIGNAL \RAM|memRAM~2220_combout\ : std_logic;
SIGNAL \RAM|memRAM~653_q\ : std_logic;
SIGNAL \RAM|memRAM~781_q\ : std_logic;
SIGNAL \RAM|memRAM~909_q\ : std_logic;
SIGNAL \RAM|memRAM~1037_q\ : std_logic;
SIGNAL \RAM|memRAM~2221_combout\ : std_logic;
SIGNAL \RAM|memRAM~2222_combout\ : std_logic;
SIGNAL \RAM|memRAM~1069_q\ : std_logic;
SIGNAL \RAM|memRAM~1101_q\ : std_logic;
SIGNAL \RAM|memRAM~1133_q\ : std_logic;
SIGNAL \RAM|memRAM~1165_q\ : std_logic;
SIGNAL \RAM|memRAM~2223_combout\ : std_logic;
SIGNAL \RAM|memRAM~1197_q\ : std_logic;
SIGNAL \RAM|memRAM~1229_q\ : std_logic;
SIGNAL \RAM|memRAM~1261_q\ : std_logic;
SIGNAL \RAM|memRAM~1293_q\ : std_logic;
SIGNAL \RAM|memRAM~2224_combout\ : std_logic;
SIGNAL \RAM|memRAM~1325_q\ : std_logic;
SIGNAL \RAM|memRAM~1357_q\ : std_logic;
SIGNAL \RAM|memRAM~1389_q\ : std_logic;
SIGNAL \RAM|memRAM~1421_q\ : std_logic;
SIGNAL \RAM|memRAM~2225_combout\ : std_logic;
SIGNAL \RAM|memRAM~1453_q\ : std_logic;
SIGNAL \RAM|memRAM~1485_q\ : std_logic;
SIGNAL \RAM|memRAM~1517_q\ : std_logic;
SIGNAL \RAM|memRAM~1549_q\ : std_logic;
SIGNAL \RAM|memRAM~2226_combout\ : std_logic;
SIGNAL \RAM|memRAM~2227_combout\ : std_logic;
SIGNAL \RAM|memRAM~1581_q\ : std_logic;
SIGNAL \RAM|memRAM~1709_q\ : std_logic;
SIGNAL \RAM|memRAM~1837_q\ : std_logic;
SIGNAL \RAM|memRAM~1965_q\ : std_logic;
SIGNAL \RAM|memRAM~2228_combout\ : std_logic;
SIGNAL \RAM|memRAM~1613_q\ : std_logic;
SIGNAL \RAM|memRAM~1741_q\ : std_logic;
SIGNAL \RAM|memRAM~1869_q\ : std_logic;
SIGNAL \RAM|memRAM~1997_q\ : std_logic;
SIGNAL \RAM|memRAM~2229_combout\ : std_logic;
SIGNAL \RAM|memRAM~1645_q\ : std_logic;
SIGNAL \RAM|memRAM~1773_q\ : std_logic;
SIGNAL \RAM|memRAM~1901_q\ : std_logic;
SIGNAL \RAM|memRAM~2029_q\ : std_logic;
SIGNAL \RAM|memRAM~2230_combout\ : std_logic;
SIGNAL \RAM|memRAM~1677_q\ : std_logic;
SIGNAL \RAM|memRAM~1805_q\ : std_logic;
SIGNAL \RAM|memRAM~1933_q\ : std_logic;
SIGNAL \RAM|memRAM~2061_q\ : std_logic;
SIGNAL \RAM|memRAM~2231_combout\ : std_logic;
SIGNAL \RAM|memRAM~2232_combout\ : std_logic;
SIGNAL \RAM|memRAM~2233_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~45_q\ : std_logic;
SIGNAL \B_REG|saidaA[6]~14_combout\ : std_logic;
SIGNAL \B_REG|saidaA[6]~15_combout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \ROM|memROM~3_combout\ : std_logic;
SIGNAL \UNI_CTRL|pControle[8]~2_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[4]~4_combout\ : std_logic;
SIGNAL \RAM|memRAM~43_q\ : std_logic;
SIGNAL \RAM|memRAM~555_q\ : std_logic;
SIGNAL \RAM|memRAM~1067_q\ : std_logic;
SIGNAL \RAM|memRAM~1579_q\ : std_logic;
SIGNAL \RAM|memRAM~2171_combout\ : std_logic;
SIGNAL \RAM|memRAM~171_q\ : std_logic;
SIGNAL \RAM|memRAM~683_q\ : std_logic;
SIGNAL \RAM|memRAM~1195_q\ : std_logic;
SIGNAL \RAM|memRAM~1707_q\ : std_logic;
SIGNAL \RAM|memRAM~2172_combout\ : std_logic;
SIGNAL \RAM|memRAM~299_q\ : std_logic;
SIGNAL \RAM|memRAM~811_q\ : std_logic;
SIGNAL \RAM|memRAM~1323_q\ : std_logic;
SIGNAL \RAM|memRAM~1835_q\ : std_logic;
SIGNAL \RAM|memRAM~2173_combout\ : std_logic;
SIGNAL \RAM|memRAM~427_q\ : std_logic;
SIGNAL \RAM|memRAM~939_q\ : std_logic;
SIGNAL \RAM|memRAM~1451_q\ : std_logic;
SIGNAL \RAM|memRAM~1963_q\ : std_logic;
SIGNAL \RAM|memRAM~2174_combout\ : std_logic;
SIGNAL \RAM|memRAM~2175_combout\ : std_logic;
SIGNAL \RAM|memRAM~75_q\ : std_logic;
SIGNAL \RAM|memRAM~587_q\ : std_logic;
SIGNAL \RAM|memRAM~1099_q\ : std_logic;
SIGNAL \RAM|memRAM~1611_q\ : std_logic;
SIGNAL \RAM|memRAM~2176_combout\ : std_logic;
SIGNAL \RAM|memRAM~203_q\ : std_logic;
SIGNAL \RAM|memRAM~715_q\ : std_logic;
SIGNAL \RAM|memRAM~1227_q\ : std_logic;
SIGNAL \RAM|memRAM~1739_q\ : std_logic;
SIGNAL \RAM|memRAM~2177_combout\ : std_logic;
SIGNAL \RAM|memRAM~331_q\ : std_logic;
SIGNAL \RAM|memRAM~843_q\ : std_logic;
SIGNAL \RAM|memRAM~1355_q\ : std_logic;
SIGNAL \RAM|memRAM~1867_q\ : std_logic;
SIGNAL \RAM|memRAM~2178_combout\ : std_logic;
SIGNAL \RAM|memRAM~459_q\ : std_logic;
SIGNAL \RAM|memRAM~971_q\ : std_logic;
SIGNAL \RAM|memRAM~1483_q\ : std_logic;
SIGNAL \RAM|memRAM~1995_q\ : std_logic;
SIGNAL \RAM|memRAM~2179_combout\ : std_logic;
SIGNAL \RAM|memRAM~2180_combout\ : std_logic;
SIGNAL \RAM|memRAM~107_q\ : std_logic;
SIGNAL \RAM|memRAM~619_q\ : std_logic;
SIGNAL \RAM|memRAM~1131_q\ : std_logic;
SIGNAL \RAM|memRAM~1643_q\ : std_logic;
SIGNAL \RAM|memRAM~2181_combout\ : std_logic;
SIGNAL \RAM|memRAM~235_q\ : std_logic;
SIGNAL \RAM|memRAM~747_q\ : std_logic;
SIGNAL \RAM|memRAM~1259_q\ : std_logic;
SIGNAL \RAM|memRAM~1771_q\ : std_logic;
SIGNAL \RAM|memRAM~2182_combout\ : std_logic;
SIGNAL \RAM|memRAM~363_q\ : std_logic;
SIGNAL \RAM|memRAM~875_q\ : std_logic;
SIGNAL \RAM|memRAM~1387_q\ : std_logic;
SIGNAL \RAM|memRAM~1899_q\ : std_logic;
SIGNAL \RAM|memRAM~2183_combout\ : std_logic;
SIGNAL \RAM|memRAM~491_q\ : std_logic;
SIGNAL \RAM|memRAM~1003_q\ : std_logic;
SIGNAL \RAM|memRAM~1515_q\ : std_logic;
SIGNAL \RAM|memRAM~2027_q\ : std_logic;
SIGNAL \RAM|memRAM~2184_combout\ : std_logic;
SIGNAL \RAM|memRAM~2185_combout\ : std_logic;
SIGNAL \RAM|memRAM~139_q\ : std_logic;
SIGNAL \RAM|memRAM~267_q\ : std_logic;
SIGNAL \RAM|memRAM~395_q\ : std_logic;
SIGNAL \RAM|memRAM~523_q\ : std_logic;
SIGNAL \RAM|memRAM~2186_combout\ : std_logic;
SIGNAL \RAM|memRAM~651_q\ : std_logic;
SIGNAL \RAM|memRAM~779_q\ : std_logic;
SIGNAL \RAM|memRAM~907_q\ : std_logic;
SIGNAL \RAM|memRAM~1035_q\ : std_logic;
SIGNAL \RAM|memRAM~2187_combout\ : std_logic;
SIGNAL \RAM|memRAM~1163_q\ : std_logic;
SIGNAL \RAM|memRAM~1291_q\ : std_logic;
SIGNAL \RAM|memRAM~1419_q\ : std_logic;
SIGNAL \RAM|memRAM~1547_q\ : std_logic;
SIGNAL \RAM|memRAM~2188_combout\ : std_logic;
SIGNAL \RAM|memRAM~1675_q\ : std_logic;
SIGNAL \RAM|memRAM~1803_q\ : std_logic;
SIGNAL \RAM|memRAM~1931_q\ : std_logic;
SIGNAL \RAM|memRAM~2059_q\ : std_logic;
SIGNAL \RAM|memRAM~2189_combout\ : std_logic;
SIGNAL \RAM|memRAM~2190_combout\ : std_logic;
SIGNAL \RAM|memRAM~2191_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~43_q\ : std_logic;
SIGNAL \B_REG|saidaA[4]~10_combout\ : std_logic;
SIGNAL \B_REG|saidaA[4]~11_combout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \ROM|memROM~2_combout\ : std_logic;
SIGNAL \UNI_CTRL|Equal1~0_combout\ : std_logic;
SIGNAL \M_RtRd31|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \B_REG|registrador~110_combout\ : std_logic;
SIGNAL \B_REG|registrador~77_q\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \B_REG|saidaB[5]~5_combout\ : std_logic;
SIGNAL \RAM|memRAM~44_q\ : std_logic;
SIGNAL \RAM|memRAM~76_q\ : std_logic;
SIGNAL \RAM|memRAM~108_q\ : std_logic;
SIGNAL \RAM|memRAM~140_q\ : std_logic;
SIGNAL \RAM|memRAM~2192_combout\ : std_logic;
SIGNAL \RAM|memRAM~556_q\ : std_logic;
SIGNAL \RAM|memRAM~588_q\ : std_logic;
SIGNAL \RAM|memRAM~620_q\ : std_logic;
SIGNAL \RAM|memRAM~652_q\ : std_logic;
SIGNAL \RAM|memRAM~2193_combout\ : std_logic;
SIGNAL \RAM|memRAM~1068_q\ : std_logic;
SIGNAL \RAM|memRAM~1100_q\ : std_logic;
SIGNAL \RAM|memRAM~1132_q\ : std_logic;
SIGNAL \RAM|memRAM~1164_q\ : std_logic;
SIGNAL \RAM|memRAM~2194_combout\ : std_logic;
SIGNAL \RAM|memRAM~1580_q\ : std_logic;
SIGNAL \RAM|memRAM~1612_q\ : std_logic;
SIGNAL \RAM|memRAM~1644_q\ : std_logic;
SIGNAL \RAM|memRAM~1676_q\ : std_logic;
SIGNAL \RAM|memRAM~2195_combout\ : std_logic;
SIGNAL \RAM|memRAM~2196_combout\ : std_logic;
SIGNAL \RAM|memRAM~172_q\ : std_logic;
SIGNAL \RAM|memRAM~204_q\ : std_logic;
SIGNAL \RAM|memRAM~236_q\ : std_logic;
SIGNAL \RAM|memRAM~268_q\ : std_logic;
SIGNAL \RAM|memRAM~2197_combout\ : std_logic;
SIGNAL \RAM|memRAM~684_q\ : std_logic;
SIGNAL \RAM|memRAM~716_q\ : std_logic;
SIGNAL \RAM|memRAM~748_q\ : std_logic;
SIGNAL \RAM|memRAM~780_q\ : std_logic;
SIGNAL \RAM|memRAM~2198_combout\ : std_logic;
SIGNAL \RAM|memRAM~1196_q\ : std_logic;
SIGNAL \RAM|memRAM~1228_q\ : std_logic;
SIGNAL \RAM|memRAM~1260_q\ : std_logic;
SIGNAL \RAM|memRAM~1292_q\ : std_logic;
SIGNAL \RAM|memRAM~2199_combout\ : std_logic;
SIGNAL \RAM|memRAM~1708_q\ : std_logic;
SIGNAL \RAM|memRAM~1740_q\ : std_logic;
SIGNAL \RAM|memRAM~1772_q\ : std_logic;
SIGNAL \RAM|memRAM~1804_q\ : std_logic;
SIGNAL \RAM|memRAM~2200_combout\ : std_logic;
SIGNAL \RAM|memRAM~2201_combout\ : std_logic;
SIGNAL \RAM|memRAM~300_q\ : std_logic;
SIGNAL \RAM|memRAM~332_q\ : std_logic;
SIGNAL \RAM|memRAM~364_q\ : std_logic;
SIGNAL \RAM|memRAM~396_q\ : std_logic;
SIGNAL \RAM|memRAM~2202_combout\ : std_logic;
SIGNAL \RAM|memRAM~812_q\ : std_logic;
SIGNAL \RAM|memRAM~844_q\ : std_logic;
SIGNAL \RAM|memRAM~876_q\ : std_logic;
SIGNAL \RAM|memRAM~908_q\ : std_logic;
SIGNAL \RAM|memRAM~2203_combout\ : std_logic;
SIGNAL \RAM|memRAM~1324_q\ : std_logic;
SIGNAL \RAM|memRAM~1356_q\ : std_logic;
SIGNAL \RAM|memRAM~1388_q\ : std_logic;
SIGNAL \RAM|memRAM~1420_q\ : std_logic;
SIGNAL \RAM|memRAM~2204_combout\ : std_logic;
SIGNAL \RAM|memRAM~1836_q\ : std_logic;
SIGNAL \RAM|memRAM~1868_q\ : std_logic;
SIGNAL \RAM|memRAM~1900_q\ : std_logic;
SIGNAL \RAM|memRAM~1932_q\ : std_logic;
SIGNAL \RAM|memRAM~2205_combout\ : std_logic;
SIGNAL \RAM|memRAM~2206_combout\ : std_logic;
SIGNAL \RAM|memRAM~428_q\ : std_logic;
SIGNAL \RAM|memRAM~940_q\ : std_logic;
SIGNAL \RAM|memRAM~1452_q\ : std_logic;
SIGNAL \RAM|memRAM~1964_q\ : std_logic;
SIGNAL \RAM|memRAM~2207_combout\ : std_logic;
SIGNAL \RAM|memRAM~460_q\ : std_logic;
SIGNAL \RAM|memRAM~972_q\ : std_logic;
SIGNAL \RAM|memRAM~1484_q\ : std_logic;
SIGNAL \RAM|memRAM~1996_q\ : std_logic;
SIGNAL \RAM|memRAM~2208_combout\ : std_logic;
SIGNAL \RAM|memRAM~492_q\ : std_logic;
SIGNAL \RAM|memRAM~1004_q\ : std_logic;
SIGNAL \RAM|memRAM~1516_q\ : std_logic;
SIGNAL \RAM|memRAM~2028_q\ : std_logic;
SIGNAL \RAM|memRAM~2209_combout\ : std_logic;
SIGNAL \RAM|memRAM~524_q\ : std_logic;
SIGNAL \RAM|memRAM~1036_q\ : std_logic;
SIGNAL \RAM|memRAM~1548_q\ : std_logic;
SIGNAL \RAM|memRAM~2060_q\ : std_logic;
SIGNAL \RAM|memRAM~2210_combout\ : std_logic;
SIGNAL \RAM|memRAM~2211_combout\ : std_logic;
SIGNAL \RAM|memRAM~2212_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~44_q\ : std_logic;
SIGNAL \B_REG|saidaA[5]~12_combout\ : std_logic;
SIGNAL \B_REG|saidaA[5]~13_combout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \ROM|memROM~24_combout\ : std_logic;
SIGNAL \UNI_CTRL|pControle[4]~1_combout\ : std_logic;
SIGNAL \RAM|memRAM~41_q\ : std_logic;
SIGNAL \RAM|memRAM~73_q\ : std_logic;
SIGNAL \RAM|memRAM~105_q\ : std_logic;
SIGNAL \RAM|memRAM~137_q\ : std_logic;
SIGNAL \RAM|memRAM~2129_combout\ : std_logic;
SIGNAL \RAM|memRAM~553_q\ : std_logic;
SIGNAL \RAM|memRAM~585_q\ : std_logic;
SIGNAL \RAM|memRAM~617_q\ : std_logic;
SIGNAL \RAM|memRAM~649_q\ : std_logic;
SIGNAL \RAM|memRAM~2130_combout\ : std_logic;
SIGNAL \RAM|memRAM~1065_q\ : std_logic;
SIGNAL \RAM|memRAM~1097_q\ : std_logic;
SIGNAL \RAM|memRAM~1129_q\ : std_logic;
SIGNAL \RAM|memRAM~1161_q\ : std_logic;
SIGNAL \RAM|memRAM~2131_combout\ : std_logic;
SIGNAL \RAM|memRAM~1577_q\ : std_logic;
SIGNAL \RAM|memRAM~1609_q\ : std_logic;
SIGNAL \RAM|memRAM~1641_q\ : std_logic;
SIGNAL \RAM|memRAM~1673_q\ : std_logic;
SIGNAL \RAM|memRAM~2132_combout\ : std_logic;
SIGNAL \RAM|memRAM~2133_combout\ : std_logic;
SIGNAL \RAM|memRAM~169_q\ : std_logic;
SIGNAL \RAM|memRAM~201_q\ : std_logic;
SIGNAL \RAM|memRAM~233_q\ : std_logic;
SIGNAL \RAM|memRAM~265_q\ : std_logic;
SIGNAL \RAM|memRAM~2134_combout\ : std_logic;
SIGNAL \RAM|memRAM~681_q\ : std_logic;
SIGNAL \RAM|memRAM~713_q\ : std_logic;
SIGNAL \RAM|memRAM~745_q\ : std_logic;
SIGNAL \RAM|memRAM~777_q\ : std_logic;
SIGNAL \RAM|memRAM~2135_combout\ : std_logic;
SIGNAL \RAM|memRAM~1193_q\ : std_logic;
SIGNAL \RAM|memRAM~1225_q\ : std_logic;
SIGNAL \RAM|memRAM~1257_q\ : std_logic;
SIGNAL \RAM|memRAM~1289_q\ : std_logic;
SIGNAL \RAM|memRAM~2136_combout\ : std_logic;
SIGNAL \RAM|memRAM~1705_q\ : std_logic;
SIGNAL \RAM|memRAM~1737_q\ : std_logic;
SIGNAL \RAM|memRAM~1769_q\ : std_logic;
SIGNAL \RAM|memRAM~1801_q\ : std_logic;
SIGNAL \RAM|memRAM~2137_combout\ : std_logic;
SIGNAL \RAM|memRAM~2138_combout\ : std_logic;
SIGNAL \RAM|memRAM~297_q\ : std_logic;
SIGNAL \RAM|memRAM~809_q\ : std_logic;
SIGNAL \RAM|memRAM~1321_q\ : std_logic;
SIGNAL \RAM|memRAM~1833_q\ : std_logic;
SIGNAL \RAM|memRAM~2139_combout\ : std_logic;
SIGNAL \RAM|memRAM~329_q\ : std_logic;
SIGNAL \RAM|memRAM~841_q\ : std_logic;
SIGNAL \RAM|memRAM~1353_q\ : std_logic;
SIGNAL \RAM|memRAM~1865_q\ : std_logic;
SIGNAL \RAM|memRAM~2140_combout\ : std_logic;
SIGNAL \RAM|memRAM~361_q\ : std_logic;
SIGNAL \RAM|memRAM~873_q\ : std_logic;
SIGNAL \RAM|memRAM~1385_q\ : std_logic;
SIGNAL \RAM|memRAM~1897_q\ : std_logic;
SIGNAL \RAM|memRAM~2141_combout\ : std_logic;
SIGNAL \RAM|memRAM~393_q\ : std_logic;
SIGNAL \RAM|memRAM~905_q\ : std_logic;
SIGNAL \RAM|memRAM~1417_q\ : std_logic;
SIGNAL \RAM|memRAM~1929_q\ : std_logic;
SIGNAL \RAM|memRAM~2142_combout\ : std_logic;
SIGNAL \RAM|memRAM~2143_combout\ : std_logic;
SIGNAL \RAM|memRAM~425_q\ : std_logic;
SIGNAL \RAM|memRAM~457_q\ : std_logic;
SIGNAL \RAM|memRAM~489_q\ : std_logic;
SIGNAL \RAM|memRAM~521_q\ : std_logic;
SIGNAL \RAM|memRAM~2144_combout\ : std_logic;
SIGNAL \RAM|memRAM~937_q\ : std_logic;
SIGNAL \RAM|memRAM~969_q\ : std_logic;
SIGNAL \RAM|memRAM~1001_q\ : std_logic;
SIGNAL \RAM|memRAM~1033_q\ : std_logic;
SIGNAL \RAM|memRAM~2145_combout\ : std_logic;
SIGNAL \RAM|memRAM~1449_q\ : std_logic;
SIGNAL \RAM|memRAM~1481_q\ : std_logic;
SIGNAL \RAM|memRAM~1513_q\ : std_logic;
SIGNAL \RAM|memRAM~1545_q\ : std_logic;
SIGNAL \RAM|memRAM~2146_combout\ : std_logic;
SIGNAL \RAM|memRAM~1961_q\ : std_logic;
SIGNAL \RAM|memRAM~1993_q\ : std_logic;
SIGNAL \RAM|memRAM~2025_q\ : std_logic;
SIGNAL \RAM|memRAM~2057_q\ : std_logic;
SIGNAL \RAM|memRAM~2147_combout\ : std_logic;
SIGNAL \RAM|memRAM~2148_combout\ : std_logic;
SIGNAL \RAM|memRAM~2149_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~41_q\ : std_logic;
SIGNAL \B_REG|saidaA[2]~6_combout\ : std_logic;
SIGNAL \B_REG|saidaA[2]~7_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \ROM|memROM~1_combout\ : std_logic;
SIGNAL \UNI_CTRL|smULAMem~0_combout\ : std_logic;
SIGNAL \RAM|memRAM~42_q\ : std_logic;
SIGNAL \RAM|memRAM~170_q\ : std_logic;
SIGNAL \RAM|memRAM~298_q\ : std_logic;
SIGNAL \RAM|memRAM~426_q\ : std_logic;
SIGNAL \RAM|memRAM~2150_combout\ : std_logic;
SIGNAL \RAM|memRAM~74_q\ : std_logic;
SIGNAL \RAM|memRAM~202_q\ : std_logic;
SIGNAL \RAM|memRAM~330_q\ : std_logic;
SIGNAL \RAM|memRAM~458_q\ : std_logic;
SIGNAL \RAM|memRAM~2151_combout\ : std_logic;
SIGNAL \RAM|memRAM~106_q\ : std_logic;
SIGNAL \RAM|memRAM~234_q\ : std_logic;
SIGNAL \RAM|memRAM~362_q\ : std_logic;
SIGNAL \RAM|memRAM~490_q\ : std_logic;
SIGNAL \RAM|memRAM~2152_combout\ : std_logic;
SIGNAL \RAM|memRAM~138_q\ : std_logic;
SIGNAL \RAM|memRAM~266_q\ : std_logic;
SIGNAL \RAM|memRAM~394_q\ : std_logic;
SIGNAL \RAM|memRAM~522_q\ : std_logic;
SIGNAL \RAM|memRAM~2153_combout\ : std_logic;
SIGNAL \RAM|memRAM~2154_combout\ : std_logic;
SIGNAL \RAM|memRAM~554_q\ : std_logic;
SIGNAL \RAM|memRAM~682_q\ : std_logic;
SIGNAL \RAM|memRAM~810_q\ : std_logic;
SIGNAL \RAM|memRAM~938_q\ : std_logic;
SIGNAL \RAM|memRAM~2155_combout\ : std_logic;
SIGNAL \RAM|memRAM~586_q\ : std_logic;
SIGNAL \RAM|memRAM~714_q\ : std_logic;
SIGNAL \RAM|memRAM~842_q\ : std_logic;
SIGNAL \RAM|memRAM~970_q\ : std_logic;
SIGNAL \RAM|memRAM~2156_combout\ : std_logic;
SIGNAL \RAM|memRAM~618_q\ : std_logic;
SIGNAL \RAM|memRAM~746_q\ : std_logic;
SIGNAL \RAM|memRAM~874_q\ : std_logic;
SIGNAL \RAM|memRAM~1002_q\ : std_logic;
SIGNAL \RAM|memRAM~2157_combout\ : std_logic;
SIGNAL \RAM|memRAM~650_q\ : std_logic;
SIGNAL \RAM|memRAM~778_q\ : std_logic;
SIGNAL \RAM|memRAM~906_q\ : std_logic;
SIGNAL \RAM|memRAM~1034_q\ : std_logic;
SIGNAL \RAM|memRAM~2158_combout\ : std_logic;
SIGNAL \RAM|memRAM~2159_combout\ : std_logic;
SIGNAL \RAM|memRAM~1066_q\ : std_logic;
SIGNAL \RAM|memRAM~1194_q\ : std_logic;
SIGNAL \RAM|memRAM~1322_q\ : std_logic;
SIGNAL \RAM|memRAM~1450_q\ : std_logic;
SIGNAL \RAM|memRAM~2160_combout\ : std_logic;
SIGNAL \RAM|memRAM~1098_q\ : std_logic;
SIGNAL \RAM|memRAM~1226_q\ : std_logic;
SIGNAL \RAM|memRAM~1354_q\ : std_logic;
SIGNAL \RAM|memRAM~1482_q\ : std_logic;
SIGNAL \RAM|memRAM~2161_combout\ : std_logic;
SIGNAL \RAM|memRAM~1130_q\ : std_logic;
SIGNAL \RAM|memRAM~1258_q\ : std_logic;
SIGNAL \RAM|memRAM~1386_q\ : std_logic;
SIGNAL \RAM|memRAM~1514_q\ : std_logic;
SIGNAL \RAM|memRAM~2162_combout\ : std_logic;
SIGNAL \RAM|memRAM~1162_q\ : std_logic;
SIGNAL \RAM|memRAM~1290_q\ : std_logic;
SIGNAL \RAM|memRAM~1418_q\ : std_logic;
SIGNAL \RAM|memRAM~1546_q\ : std_logic;
SIGNAL \RAM|memRAM~2163_combout\ : std_logic;
SIGNAL \RAM|memRAM~2164_combout\ : std_logic;
SIGNAL \RAM|memRAM~1578_q\ : std_logic;
SIGNAL \RAM|memRAM~1706_q\ : std_logic;
SIGNAL \RAM|memRAM~1834_q\ : std_logic;
SIGNAL \RAM|memRAM~1962_q\ : std_logic;
SIGNAL \RAM|memRAM~2165_combout\ : std_logic;
SIGNAL \RAM|memRAM~1610_q\ : std_logic;
SIGNAL \RAM|memRAM~1738_q\ : std_logic;
SIGNAL \RAM|memRAM~1866_q\ : std_logic;
SIGNAL \RAM|memRAM~1994_q\ : std_logic;
SIGNAL \RAM|memRAM~2166_combout\ : std_logic;
SIGNAL \RAM|memRAM~1642_q\ : std_logic;
SIGNAL \RAM|memRAM~1770_q\ : std_logic;
SIGNAL \RAM|memRAM~1898_q\ : std_logic;
SIGNAL \RAM|memRAM~2026_q\ : std_logic;
SIGNAL \RAM|memRAM~2167_combout\ : std_logic;
SIGNAL \RAM|memRAM~1674_q\ : std_logic;
SIGNAL \RAM|memRAM~1802_q\ : std_logic;
SIGNAL \RAM|memRAM~1930_q\ : std_logic;
SIGNAL \RAM|memRAM~2058_q\ : std_logic;
SIGNAL \RAM|memRAM~2168_combout\ : std_logic;
SIGNAL \RAM|memRAM~2169_combout\ : std_logic;
SIGNAL \RAM|memRAM~2170_combout\ : std_logic;
SIGNAL \M_DD_ESCR|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador~42_q\ : std_logic;
SIGNAL \B_REG|saidaA[3]~8_combout\ : std_logic;
SIGNAL \B_REG|saidaA[3]~9_combout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \ROM|memROM~0_combout\ : std_logic;
SIGNAL \M_PROX_PC|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \M_HEX|saida_MUX[24]~0_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[25]~1_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[26]~2_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[27]~3_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[28]~4_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[29]~5_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[30]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[31]~7_combout\ : std_logic;
SIGNAL \ULA|Equal0~9_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[1]~8_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[3]~9_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[0]~10_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[2]~11_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[1]~12_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[0]~13_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX0|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[4]~14_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[7]~15_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[5]~16_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[6]~17_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX1|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[8]~18_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[11]~19_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[9]~20_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[10]~21_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX2|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[12]~22_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[15]~23_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[13]~24_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[14]~25_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX3|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[16]~26_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[19]~27_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[17]~28_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[18]~29_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX4|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[20]~30_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[23]~31_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[21]~32_combout\ : std_logic;
SIGNAL \M_HEX|saida_MUX[22]~33_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \DEC_HEX5|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \R_MEM_WB|DOUT\ : std_logic_vector(135 DOWNTO 0);
SIGNAL \REG_ID_EX|DOUT\ : std_logic_vector(195 DOWNTO 0);
SIGNAL \REG_IF_ID|DOUT\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \R_EX_MEM|DOUT\ : std_logic_vector(172 DOWNTO 0);
SIGNAL \UNI_CTRL|pControle\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \B_REG|registrador_rtl_1_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_RESET_N~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~7_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~6_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~5_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \REG_ID_EX|ALT_INV_DOUT\ : std_logic_vector(195 DOWNTO 2);
SIGNAL \RAM|ALT_INV_memRAM~2885_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2883_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2881_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2879_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2877_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2875_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2873_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2871_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2869_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2867_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2865_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2863_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2861_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2859_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2857_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2855_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2853_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2851_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2849_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2847_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2845_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2843_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2841_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2839_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2837_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2835_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2833_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2831_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2829_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2827_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2825_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2823_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2821_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2819_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2817_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2815_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2813_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2811_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2809_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2807_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2805_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2803_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2801_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2799_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2797_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2795_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2793_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2791_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2789_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2787_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2785_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2783_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2781_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2779_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2777_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2775_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2773_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2771_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2769_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2767_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2765_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2763_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2761_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2759_combout\ : std_logic;
SIGNAL \R_EX_MEM|ALT_INV_DOUT\ : std_logic_vector(172 DOWNTO 64);
SIGNAL \gravar:EDGE_DETECT_CLK|ALT_INV_saidaQ~q\ : std_logic;
SIGNAL \R_MEM_WB|ALT_INV_DOUT\ : std_logic_vector(135 DOWNTO 0);
SIGNAL \RAM|ALT_INV_memRAM~2757_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2756_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2086_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1958_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1830_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1702_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2755_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1574_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1446_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1318_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1190_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2754_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1062_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~934_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~806_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~678_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2753_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~550_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~422_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~294_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~166_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2752_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2751_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2054_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1542_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1030_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~518_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2750_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1926_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1414_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~902_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~390_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2749_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1798_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1286_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~774_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~262_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2748_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1670_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1158_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~646_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~134_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2747_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2746_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2022_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1510_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~998_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~486_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2745_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1894_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1382_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~870_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~358_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2744_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1766_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1254_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~742_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~230_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2743_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1638_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1126_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~614_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~102_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2742_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2741_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1990_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1478_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~966_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~454_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2740_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1862_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1350_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~838_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~326_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2739_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1734_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1222_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~710_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~198_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2738_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1606_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1094_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~582_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~70_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2736_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2735_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2085_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1957_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1829_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1701_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2734_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2053_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1925_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1797_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1669_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2733_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2021_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1893_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1765_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1637_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2732_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1989_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1861_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1733_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1605_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2731_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2730_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1573_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1541_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1509_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1477_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2729_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1445_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1413_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1381_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1349_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2728_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1317_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1285_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1253_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1221_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2727_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1189_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1157_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1125_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1093_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2726_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2725_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1061_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~933_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~805_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~677_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2724_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1029_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~901_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~773_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~645_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2723_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~997_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~869_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~741_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~613_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2722_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~965_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~837_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~709_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~581_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2721_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2720_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~549_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~421_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~293_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~165_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2719_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~517_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~389_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~261_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~133_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2718_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~485_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~357_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~229_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~101_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2717_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~453_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~325_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~197_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~69_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2715_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2714_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2084_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1572_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1060_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~548_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2713_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2052_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1540_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1028_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~516_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2712_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2020_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1508_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~996_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~484_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2711_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1988_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1476_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~964_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~452_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2710_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2709_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1956_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1924_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1892_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1860_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2708_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1444_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1412_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1380_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1348_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2707_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~932_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~900_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~868_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~836_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2706_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~420_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~388_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~356_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~324_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2705_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2704_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1828_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1796_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1764_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1732_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2703_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1316_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1284_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1252_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1220_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2702_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~804_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~772_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~740_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~708_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2701_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~292_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~260_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~228_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~196_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2700_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2699_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1700_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1668_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1636_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1604_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2698_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1188_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1156_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1124_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1092_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2697_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~676_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~644_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~612_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~580_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2696_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~164_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~132_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~100_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~68_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2694_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2693_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2083_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1955_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1827_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1699_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2692_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1571_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1443_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1315_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1187_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2691_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1059_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~931_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~803_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~675_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2690_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~547_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~419_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~291_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~163_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2689_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2688_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2051_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1539_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1027_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~515_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2687_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1923_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1411_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~899_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~387_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2686_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1795_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1283_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~771_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~259_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2685_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1667_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1155_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~643_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~131_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2684_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2683_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2019_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1507_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~995_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~483_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2682_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1891_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1379_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~867_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~355_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2681_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1763_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1251_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~739_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~227_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2680_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1635_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1123_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~611_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~99_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2679_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2678_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1987_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1475_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~963_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~451_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2677_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1859_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1347_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~835_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~323_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2676_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1731_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1219_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~707_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~195_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2675_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1603_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1091_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~579_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~67_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2673_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2672_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2082_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1954_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1826_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1698_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2671_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2050_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1922_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1794_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1666_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2670_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2018_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1890_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1762_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1634_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2669_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1986_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1858_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1730_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1602_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2668_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2667_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1570_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1538_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1506_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1474_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2666_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1442_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1410_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1378_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1346_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2665_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1314_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1282_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1250_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1218_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2664_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1186_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1154_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1122_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1090_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2663_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2662_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1058_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~930_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~802_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~674_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2661_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1026_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~898_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~770_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~642_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2660_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~994_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~866_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~738_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~610_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2659_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~962_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~834_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~706_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~578_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2658_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2657_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~546_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~418_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~290_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~162_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2656_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~514_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~386_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~258_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~130_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2655_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~482_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~354_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~226_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~98_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2654_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~450_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~322_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~194_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~66_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2652_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2651_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2081_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1569_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1057_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~545_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2650_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2049_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1537_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1025_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~513_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2649_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2017_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1505_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~993_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~481_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2648_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1985_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1473_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~961_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~449_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2647_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2646_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1953_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1921_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1889_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1857_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2645_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1441_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1409_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1377_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1345_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2644_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~929_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~897_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~865_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~833_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2643_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~417_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~385_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~353_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~321_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2642_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2641_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1825_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1793_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1761_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1729_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2640_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1313_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1281_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1249_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1217_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2639_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~801_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~769_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~737_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~705_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2638_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~289_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~257_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~225_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~193_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2637_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2636_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1697_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1665_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1633_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1601_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2635_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1185_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1153_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1121_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1089_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2634_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~673_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~641_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~609_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~577_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2633_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~161_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~129_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~97_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~65_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2631_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2630_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2080_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1952_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1824_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1696_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2629_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1568_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1440_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1312_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1184_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2628_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1056_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~928_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~800_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~672_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2627_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~544_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~416_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~288_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~160_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2626_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2625_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2048_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1536_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1024_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~512_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2624_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1920_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1408_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~896_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~384_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2623_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1792_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1280_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~768_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~256_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2622_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1664_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1152_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~640_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~128_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2621_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2620_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2016_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1504_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~992_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~480_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2619_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1888_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1376_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~864_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~352_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2618_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1760_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1248_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~736_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~224_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2617_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1632_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1120_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~608_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~96_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2616_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2615_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1984_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1472_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~960_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~448_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2614_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1856_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1344_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~832_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~320_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2613_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1728_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1216_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~704_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~192_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2612_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1600_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1088_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~576_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~64_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2610_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2609_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2079_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1951_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1823_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1695_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2608_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2047_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1919_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1791_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1663_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2607_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2015_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1887_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1759_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1631_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2606_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1983_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1855_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1727_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1599_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2605_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2604_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1567_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1535_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1503_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1471_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2603_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1439_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1407_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1375_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1343_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2602_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1311_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1279_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1247_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1215_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2601_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1183_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1151_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1119_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1087_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2600_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2599_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1055_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~927_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~799_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~671_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2598_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1023_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~895_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~767_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~639_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2597_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~991_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~863_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~735_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~607_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2596_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~959_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~831_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~703_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~575_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2595_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2594_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~543_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~415_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~287_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~159_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2593_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~511_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~383_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~255_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~127_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2592_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~479_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~351_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~223_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~95_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2591_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~447_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~319_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~191_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~63_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2589_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2588_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2078_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1566_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1054_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~542_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2587_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2046_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1534_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1022_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~510_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2586_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2014_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1502_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~990_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~478_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2585_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1982_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1470_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~958_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~446_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2584_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2583_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1950_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1918_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1886_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1854_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2582_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1438_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1406_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1374_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1342_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2581_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~926_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~894_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~862_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~830_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2580_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~414_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~382_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~350_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~318_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2579_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2578_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1822_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1790_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1758_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1726_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2577_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1310_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1278_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1246_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1214_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2576_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~798_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~766_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~734_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~702_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2575_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~286_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~254_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~222_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~190_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2574_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2573_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1694_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1662_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1630_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1598_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2572_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1182_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1150_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1118_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1086_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2571_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~670_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~638_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~606_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~574_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2570_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~158_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~126_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~94_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~62_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2568_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2567_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2077_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1949_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1821_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1693_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2566_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1565_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1437_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1309_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1181_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2565_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1053_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~925_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~797_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~669_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2564_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~541_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~413_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~285_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~157_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2563_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2562_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2045_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1533_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1021_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~509_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2561_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1917_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1405_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~893_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~381_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2560_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1789_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1277_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~765_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~253_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2559_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1661_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1149_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~637_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~125_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2558_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2557_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2013_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1501_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~989_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~477_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2556_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1885_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1373_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~861_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~349_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2555_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1757_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1245_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~733_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~221_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2554_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1629_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1117_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~605_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~93_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2553_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2552_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1981_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1469_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~957_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~445_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2551_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1853_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1341_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~829_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~317_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2550_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1725_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1213_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~701_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~189_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2549_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1597_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1085_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~573_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~61_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2547_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2546_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2076_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1948_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1820_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1692_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2545_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2044_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1916_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1788_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1660_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2544_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2012_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1884_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1756_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1628_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2543_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1980_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1852_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1724_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1596_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2542_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2541_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1564_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1532_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1500_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1468_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2540_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1436_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1404_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1372_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1340_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2539_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1308_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1276_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1244_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1212_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2538_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1180_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1148_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1116_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1084_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2537_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2536_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1052_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~924_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~796_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~668_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2535_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1020_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~892_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~764_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~636_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2534_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~988_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~860_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~732_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~604_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2533_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~956_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~828_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~700_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~572_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2532_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2531_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~540_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~412_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~284_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~156_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2530_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~508_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~380_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~252_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~124_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2529_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~476_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~348_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~220_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~92_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2528_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~444_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~316_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~188_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~60_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2526_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2525_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2075_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1563_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1051_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~539_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2524_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2043_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1531_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1019_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~507_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2523_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2011_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1499_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~987_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~475_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2522_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1979_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1467_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~955_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~443_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2521_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2520_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1947_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1915_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1883_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1851_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2519_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1435_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1403_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1371_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1339_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2518_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~923_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~891_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~859_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~827_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2517_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~411_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~379_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~347_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~315_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2516_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2515_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1819_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1787_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1755_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1723_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2514_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1307_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1275_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1243_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1211_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2513_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~795_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~763_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~731_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~699_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2512_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~283_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~251_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~219_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~187_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2511_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2510_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1691_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1659_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1627_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1595_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2509_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1179_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1147_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1115_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1083_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2508_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~667_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~635_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~603_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~571_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2507_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~155_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~123_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~91_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~59_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2505_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2504_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2074_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1946_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1818_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1690_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2503_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1562_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1434_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1306_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1178_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2502_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1050_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~922_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~794_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~666_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2501_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~538_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~410_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~282_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~154_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2500_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2499_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2042_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1530_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1018_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~506_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2498_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1914_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1402_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~890_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~378_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2497_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1786_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1274_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~762_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~250_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2496_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1658_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1146_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~634_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~122_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2495_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2494_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2010_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1498_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~986_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~474_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2493_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1882_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1370_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~858_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~346_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2492_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1754_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1242_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~730_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~218_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2491_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1626_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1114_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~602_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~90_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2490_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2489_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1978_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1466_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~954_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~442_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2488_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1850_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1338_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~826_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~314_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2487_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1722_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1210_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~698_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~186_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2486_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1594_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1082_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~570_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~58_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2484_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2483_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2073_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1945_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1817_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1689_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2482_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2041_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1913_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1785_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1657_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2481_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2009_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1881_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1753_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1625_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2480_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1977_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1849_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1721_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1593_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2479_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2478_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1561_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1529_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1497_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1465_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2477_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1433_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1401_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1369_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1337_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2476_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1305_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1273_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1241_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1209_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2475_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1177_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1145_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1113_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1081_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2474_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2473_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1049_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~921_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~793_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~665_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2472_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1017_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~889_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~761_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~633_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2471_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~985_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~857_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~729_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~601_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2470_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~953_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~825_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~697_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~569_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2469_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2468_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~537_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~409_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~281_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~153_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2467_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~505_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~377_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~249_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~121_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2466_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~473_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~345_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~217_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~89_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2465_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~441_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~313_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~185_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~57_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2463_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2462_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2072_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1560_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1048_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~536_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2461_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2040_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1528_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1016_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~504_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2460_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2008_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1496_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~984_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~472_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2459_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1976_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1464_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~952_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~440_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2458_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2457_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1944_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1912_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1880_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1848_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2456_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1432_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1400_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1368_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1336_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2455_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~920_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~888_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~856_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~824_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2454_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~408_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~376_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~344_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~312_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2453_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2452_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1816_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1784_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1752_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1720_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2451_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1304_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1272_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1240_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1208_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2450_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~792_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~760_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~728_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~696_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2449_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~280_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~248_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~216_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~184_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2448_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2447_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1688_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1656_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1624_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1592_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2446_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1176_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1144_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1112_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1080_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2445_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~664_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~632_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~600_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~568_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2444_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~152_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~120_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~88_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~56_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2442_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2441_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2071_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1943_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1815_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1687_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2440_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1559_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1431_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1303_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1175_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2439_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1047_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~919_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~791_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~663_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2438_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~535_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~407_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~279_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~151_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2437_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2436_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2039_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1527_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1015_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~503_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2435_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1911_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1399_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~887_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~375_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2434_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1783_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1271_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~759_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~247_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2433_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1655_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1143_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~631_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~119_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2432_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2431_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2007_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1495_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~983_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~471_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2430_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1879_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1367_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~855_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~343_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2429_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1751_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1239_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~727_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~215_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2428_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1623_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1111_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~599_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~87_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2427_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2426_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1975_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1463_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~951_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~439_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2425_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1847_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1335_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~823_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~311_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2424_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1719_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1207_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~695_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~183_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2423_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1591_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1079_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~567_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~55_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2421_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2420_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2070_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1942_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1814_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1686_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2419_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2038_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1910_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1782_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1654_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2418_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2006_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1878_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1750_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1622_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2417_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1974_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1846_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1718_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1590_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2416_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2415_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1558_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1526_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1494_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1462_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2414_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1430_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1398_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1366_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1334_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2413_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1302_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1270_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1238_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1206_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2412_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1174_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1142_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1110_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1078_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2411_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2410_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1046_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~918_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~790_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~662_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2409_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1014_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~886_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~758_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~630_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2408_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~982_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~854_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~726_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~598_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2407_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~950_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~822_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~694_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~566_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2406_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2405_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~534_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~406_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~278_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~150_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2404_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~502_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~374_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~246_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~118_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2403_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~470_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~342_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~214_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~86_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2402_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~438_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~310_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~182_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~54_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2400_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2399_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2069_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1557_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1045_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~533_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2398_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2037_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1525_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1013_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~501_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2397_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2005_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1493_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~981_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~469_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2396_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1973_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1461_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~949_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~437_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2395_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2394_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1941_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1909_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1877_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1845_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2393_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1429_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1397_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1365_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1333_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2392_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~917_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~885_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~853_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~821_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2391_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~405_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~373_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~341_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~309_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2390_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2389_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1813_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1781_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1749_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1717_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2388_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1301_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1269_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1237_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1205_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2387_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~789_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~757_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~725_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~693_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2386_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~277_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~245_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~213_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~181_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2385_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2384_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1685_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1653_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1621_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1589_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2383_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1173_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1141_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1109_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1077_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2382_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~661_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~629_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~597_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~565_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2381_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~149_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~117_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~85_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~53_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2379_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2378_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2068_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1940_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1812_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1684_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2377_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1556_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1428_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1300_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1172_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2376_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1044_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~916_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~788_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~660_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2375_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~532_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~404_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~276_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~148_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2374_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2373_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2036_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1524_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1012_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~500_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2372_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1908_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1396_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~884_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~372_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2371_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1780_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1268_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~756_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~244_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2370_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1652_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1140_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~628_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~116_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2369_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2368_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2004_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1492_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~980_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~468_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2367_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1876_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1364_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~852_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~340_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2366_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1748_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1236_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~724_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~212_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2365_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1620_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1108_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~596_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~84_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2364_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2363_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1972_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1460_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~948_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~436_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2362_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1844_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1332_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~820_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~308_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2361_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1716_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1204_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~692_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~180_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2360_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1588_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1076_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~564_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~52_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2358_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2357_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2067_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1939_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1811_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1683_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2356_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2035_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1907_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1779_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1651_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2355_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2003_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1875_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1747_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1619_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2354_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1971_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1843_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1715_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1587_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2353_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2352_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1555_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1523_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1491_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1459_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2351_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1427_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1395_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1363_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1331_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2350_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1299_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1267_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1235_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1203_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2349_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1171_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1139_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1107_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1075_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2348_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2347_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1043_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~915_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~787_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~659_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2346_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1011_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~883_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~755_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~627_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2345_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~979_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~851_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~723_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~595_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2344_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~947_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~819_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~691_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~563_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2343_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2342_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~531_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~403_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~275_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~147_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2341_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~499_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~371_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~243_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~115_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2340_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~467_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~339_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~211_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~83_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2339_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~435_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~307_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~179_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~51_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2337_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2336_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2066_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1554_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1042_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~530_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2335_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2034_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1522_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1010_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~498_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2334_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2002_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1490_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~978_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~466_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2333_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1970_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1458_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~946_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~434_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2332_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2331_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1938_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1906_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1874_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1842_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2330_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1426_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1394_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1362_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1330_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2329_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~914_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~882_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~850_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~818_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2328_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~402_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~370_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~338_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~306_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2327_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2326_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1810_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1778_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1746_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1714_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2325_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1298_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1266_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1234_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1202_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2324_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~786_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~754_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~722_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~690_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2323_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~274_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~242_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~210_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~178_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2322_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2321_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1682_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1650_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1618_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1586_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2320_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1170_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1138_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1106_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1074_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2319_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~658_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~626_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~594_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~562_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2318_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~146_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~114_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~82_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~50_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2316_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2315_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2065_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1937_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1809_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1681_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2314_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1553_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1425_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1297_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1169_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2313_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1041_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~913_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~785_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~657_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2312_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~529_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~401_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~273_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~145_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2311_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2310_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2033_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1521_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1009_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~497_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2309_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1905_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1393_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~881_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~369_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2308_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1777_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1265_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~753_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~241_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2307_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1649_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1137_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~625_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~113_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2306_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2305_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2001_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1489_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~977_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~465_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2304_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1873_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1361_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~849_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~337_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2303_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1745_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1233_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~721_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~209_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2302_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1617_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1105_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~593_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~81_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2301_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2300_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1969_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1457_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~945_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~433_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2299_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1841_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1329_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~817_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~305_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2298_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1713_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1201_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~689_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~177_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2297_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1585_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1073_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~561_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~49_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2295_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2294_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2064_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1936_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1808_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1680_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2293_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2032_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1904_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1776_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1648_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2292_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2000_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1872_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1744_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1616_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2291_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1968_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1840_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1712_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1584_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2290_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2289_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1552_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1520_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1488_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1456_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2288_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1424_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1392_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1360_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1328_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2287_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1296_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1264_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1232_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1200_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2286_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1168_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1136_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1104_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1072_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2285_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2284_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1040_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~912_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~784_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~656_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2283_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1008_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~880_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~752_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~624_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2282_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~976_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~848_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~720_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~592_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2281_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~944_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~816_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~688_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~560_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2280_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2279_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~528_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~400_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~272_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~144_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2278_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~496_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~368_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~240_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~112_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2277_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~464_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~336_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~208_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~80_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2276_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~432_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~304_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~176_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~48_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2274_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2273_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2063_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1551_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1039_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~527_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2272_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2031_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1519_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1007_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~495_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2271_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1999_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1487_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~975_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~463_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2270_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1967_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1455_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~943_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~431_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2269_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2268_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1935_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1903_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1871_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1839_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2267_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1423_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1391_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1359_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1327_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2266_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~911_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~879_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~847_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~815_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2265_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~399_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~367_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~335_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~303_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2264_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2263_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1807_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1775_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1743_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1711_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2262_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1295_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1263_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1231_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1199_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2261_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~783_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~751_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~719_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~687_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2260_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~271_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~239_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~207_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~175_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2259_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2258_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1679_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1647_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1615_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1583_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2257_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1167_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1135_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1103_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1071_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2256_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~655_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~623_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~591_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~559_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2255_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~143_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~111_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~79_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~47_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2253_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2252_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2062_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1934_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1806_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1678_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2251_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1550_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1422_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1294_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1166_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2250_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1038_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~910_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~782_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~654_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2249_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~526_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~398_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~270_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~142_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2248_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2247_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2030_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1518_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1006_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~494_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2246_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1902_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1390_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~878_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~366_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2245_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1774_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1262_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~750_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~238_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2244_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1646_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1134_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~622_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~110_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2243_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2242_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1998_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1486_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~974_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~462_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2241_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1870_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1358_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~846_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~334_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2240_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1742_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1230_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~718_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~206_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2239_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1614_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1102_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~590_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~78_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2238_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2237_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1966_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1454_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~942_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~430_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2236_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1838_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1326_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~814_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~302_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2235_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1710_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1198_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~686_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~174_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2234_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1582_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1070_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~558_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~46_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2232_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2231_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2061_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1933_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1805_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1677_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2230_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2029_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1901_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1773_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1645_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2229_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1997_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1869_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1741_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1613_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2228_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1965_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1837_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1709_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1581_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2227_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2226_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1549_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1517_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1485_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1453_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2225_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1421_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1389_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1357_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1325_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2224_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1293_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1261_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1229_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1197_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2223_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1165_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1133_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1101_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1069_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2222_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2221_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1037_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~909_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~781_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~653_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2220_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1005_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~877_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~749_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~621_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2219_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~973_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~845_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~717_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~589_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2218_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~941_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~813_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~685_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~557_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2217_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2216_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~525_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~397_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~269_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~141_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2215_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~493_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~365_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~237_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~109_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2214_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~461_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~333_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~205_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~77_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2213_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~429_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~301_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~173_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~45_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2211_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2210_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2060_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1548_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1036_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~524_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2209_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2028_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1516_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1004_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~492_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2208_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1996_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1484_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~972_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~460_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2207_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1964_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1452_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~940_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~428_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2206_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2205_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1932_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1900_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1868_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1836_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2204_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1420_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1388_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1356_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1324_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2203_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~908_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~876_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~844_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~812_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2202_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~396_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~364_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~332_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~300_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2201_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2200_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1804_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1772_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1740_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1708_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2199_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1292_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1260_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1228_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1196_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2198_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~780_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~748_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~716_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~684_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2197_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~268_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~236_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~204_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~172_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2196_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2195_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1676_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1644_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1612_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1580_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2194_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1164_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1132_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1100_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1068_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2193_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~652_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~620_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~588_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~556_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2192_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~140_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~108_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~76_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~44_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2190_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2189_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2059_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1931_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1803_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1675_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2188_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1547_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1419_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1291_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1163_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2187_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1035_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~907_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~779_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~651_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2186_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~523_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~395_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~267_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~139_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2185_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2184_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2027_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1515_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1003_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~491_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2183_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1899_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1387_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~875_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~363_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2182_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1771_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1259_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~747_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~235_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2181_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1643_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1131_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~619_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~107_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2180_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2179_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1995_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1483_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~971_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~459_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2178_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1867_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1355_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~843_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~331_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2177_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1739_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1227_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~715_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~203_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2176_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1611_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1099_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~587_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~75_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2175_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2174_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1963_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1451_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~939_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~427_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2173_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1835_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1323_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~811_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~299_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2172_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1707_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1195_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~683_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~171_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2171_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1579_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1067_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~555_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~43_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2169_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2168_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2058_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1930_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1802_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1674_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2167_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2026_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1898_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1770_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1642_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2166_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1994_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1866_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1738_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1610_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2165_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1962_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1834_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1706_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1578_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2164_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2163_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1546_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1418_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1290_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1162_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2162_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1514_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1386_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1258_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1130_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2161_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1482_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1354_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1226_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1098_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2160_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1450_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1322_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1194_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1066_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2159_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2158_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1034_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~906_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~778_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~650_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2157_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1002_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~874_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~746_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~618_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2156_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~970_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~842_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~714_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~586_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2155_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~938_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~810_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~682_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~554_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2154_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2153_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~522_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~394_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~266_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~138_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2152_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~490_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~362_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~234_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~106_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2151_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~458_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~330_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~202_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~74_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2150_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~426_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~298_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~170_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~42_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2148_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2147_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2057_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2025_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1993_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1961_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2146_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1545_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1513_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1481_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1449_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2145_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1033_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1001_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~969_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~937_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2144_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~521_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~489_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~457_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~425_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2143_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2142_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1929_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1417_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~905_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~393_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2141_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1897_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1385_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~873_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~361_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2140_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1865_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1353_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~841_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~329_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2139_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1833_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1321_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~809_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~297_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2138_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2137_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1801_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1769_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1737_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1705_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2136_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1289_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1257_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1225_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1193_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2135_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~777_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~745_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~713_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~681_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2134_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~265_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~233_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~201_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~169_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2133_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2132_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1673_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1641_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1609_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1577_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2131_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1161_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1129_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1097_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1065_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2130_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~649_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~617_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~585_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~553_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2129_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~137_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~105_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~73_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~41_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2127_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2126_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2056_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1544_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1032_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~520_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2125_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1928_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1416_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~904_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~392_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2124_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1800_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1288_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~776_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~264_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2123_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1672_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1160_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~648_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~136_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2122_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2121_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2024_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1512_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1000_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~488_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2120_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1896_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1384_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~872_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~360_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2119_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1768_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1256_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~744_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~232_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2118_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1640_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1128_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~616_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~104_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2117_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2116_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1992_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1480_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~968_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~456_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2115_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1864_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1352_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~840_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~328_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2114_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1736_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1224_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~712_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~200_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2113_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1608_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1096_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~584_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~72_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2112_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2111_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1960_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1448_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~936_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~424_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2110_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1832_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1320_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~808_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~296_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2109_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1704_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1192_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~680_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~168_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2108_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1576_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1064_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~552_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~40_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2106_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2105_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2055_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2023_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1991_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1959_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2104_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1927_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1895_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1863_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1831_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2103_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1799_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1767_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1735_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1703_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2102_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1671_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1639_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1607_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1575_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2101_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2100_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1543_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1415_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1287_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1159_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2099_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1511_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1383_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1255_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1127_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2098_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1479_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1351_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1223_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1095_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2097_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1447_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1319_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1191_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1063_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2096_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2095_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~1031_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~999_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~967_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~935_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2094_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~903_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~871_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~839_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~807_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2093_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~775_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~743_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~711_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~679_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2092_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~647_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~615_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~583_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~551_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2091_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2090_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~519_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~487_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~455_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~423_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2089_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~391_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~359_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~327_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~295_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2088_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~263_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~231_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~199_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~167_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~2087_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~135_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~103_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~71_q\ : std_logic;
SIGNAL \RAM|ALT_INV_memRAM~39_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~103_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador_rtl_1_bypass\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \B_REG|ALT_INV_registrador~102_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~101_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~100_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~99_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~98_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~97_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~96_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~95_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~94_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~93_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~92_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~91_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~90_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~89_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~88_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~87_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~86_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~85_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~84_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~83_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~82_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~81_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~80_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~79_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~78_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~77_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~76_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~75_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~74_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~73_q\ : std_logic;
SIGNAL \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\ : std_logic;
SIGNAL \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~109_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~108_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~71_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~107_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~72_q\ : std_logic;
SIGNAL \UNI_CTRL|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador_rtl_0_bypass\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \B_REG|ALT_INV_registrador~70_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \M_JMP|ALT_INV_saida_MUX[31]~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \M_PROX_PC|ALT_INV_saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \REG_IF_ID|ALT_INV_DOUT\ : std_logic_vector(63 DOWNTO 32);
SIGNAL \B_REG|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[15]~33_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[15]~32_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[14]~31_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[14]~30_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[13]~29_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[13]~28_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[12]~27_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[12]~26_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[11]~25_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[11]~24_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[10]~23_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[10]~22_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[9]~21_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[9]~20_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[8]~19_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[8]~18_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[7]~17_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[7]~16_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[6]~15_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[6]~14_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[5]~13_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[5]~12_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[4]~11_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[4]~10_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[3]~9_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[3]~8_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[5]~2_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[2]~7_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[2]~6_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[1]~5_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[1]~4_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \UNI_CTRL|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\ : std_logic;
SIGNAL \gravar:EDGE_DETECT_RESET|ALT_INV_saidaQ~q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[0]~3_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[0]~2_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[18]~1_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[18]~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~106_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~105_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~104_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \B_REG|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[5]~0_combout\ : std_logic;
SIGNAL \UNI_CTRL|ALT_INV_pControle\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \UNI_CTRL|ALT_INV_pControle[13]~0_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[22]~33_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[21]~32_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[23]~31_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[20]~30_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[18]~29_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[17]~28_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[19]~27_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[16]~26_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[14]~25_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[13]~24_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[15]~23_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[12]~22_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[10]~21_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[9]~20_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[11]~19_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[8]~18_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[6]~17_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[5]~16_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[7]~15_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[4]~14_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[0]~13_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[1]~12_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[2]~11_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[0]~10_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[3]~9_combout\ : std_logic;
SIGNAL \M_HEX|ALT_INV_saida_MUX[1]~8_combout\ : std_logic;
SIGNAL \M_BEQ|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit27|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit22|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit17|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit12|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit08|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit08|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit03|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit03|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit02|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit01|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULAcntrl|ALT_INV_saida[0]~2_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_RESULT|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ULA|bit30|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit30|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit30|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit30|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit27|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit27|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit26|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit25|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit25|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit23|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit23|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit23|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit20|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit20|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit18|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit18|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit18|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit15|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit15|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit13|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit13|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit13|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit10|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit10|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit08|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit08|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit08|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit07|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|ALT_INV_cout~combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit05|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit04|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit03|ALT_INV_cout~2_combout\ : std_logic;
SIGNAL \ULA|bit03|ALT_INV_cout~1_combout\ : std_logic;
SIGNAL \ULA|bit03|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit02|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULA|bit00|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ULAcntrl|ALT_INV_saida[2]~1_combout\ : std_logic;
SIGNAL \ULAcntrl|ALT_INV_saida[3]~0_combout\ : std_logic;
SIGNAL \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \B_REG|ALT_INV_saidaA[16]~94_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[17]~90_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[18]~86_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[19]~82_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[20]~78_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[21]~74_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[22]~70_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[23]~66_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[24]~62_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[25]~58_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[26]~54_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[27]~50_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[28]~46_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[29]~42_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[30]~38_combout\ : std_logic;
SIGNAL \B_REG|ALT_INV_saidaA[31]~34_combout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \INC_PC4|ALT_INV_Add0~1_sumout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_FPGA_RESET_N <= FPGA_RESET_N;
ww_KEY <= KEY;
ww_SW <= SW;
PC_OUT <= ww_PC_OUT;
PC4_OUT <= ww_PC4_OUT;
ULA_OUT <= ww_ULA_OUT;
DadoEsc_OUT <= ww_DadoEsc_OUT;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[0]~0_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[1]~1_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[2]~2_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[3]~3_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[4]~4_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[5]~5_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[6]~6_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[7]~7_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[8]~8_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[9]~9_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[10]~10_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[11]~11_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[12]~12_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[13]~13_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[14]~14_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[15]~15_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[16]~16_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[17]~17_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[18]~18_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[19]~19_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[20]~20_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[21]~21_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[22]~22_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[23]~23_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[24]~24_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[25]~25_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[26]~26_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[27]~27_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[28]~28_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[29]~29_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[30]~30_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[31]~31_combout\;

\B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\ROM|memROM~5_combout\ & \ROM|memROM~19_combout\ & \ROM|memROM~8_combout\ & \ROM|memROM~9_combout\ & \ROM|memROM~20_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[0]~0_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[1]~1_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[2]~2_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[3]~3_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[4]~4_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[5]~5_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[6]~6_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[7]~7_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[8]~8_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[9]~9_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[10]~10_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[11]~11_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[12]~12_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[13]~13_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[14]~14_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[15]~15_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[16]~16_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[17]~17_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[18]~18_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[19]~19_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[20]~20_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[21]~21_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[22]~22_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[23]~23_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[24]~24_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[25]~25_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[26]~26_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[27]~27_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[28]~28_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[29]~29_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[30]~30_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \M_DD_ESCR|saida_MUX[31]~31_combout\;

\B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\R_MEM_WB|DOUT\(132) & \R_MEM_WB|DOUT\(131) & \R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(129) & \R_MEM_WB|DOUT\(128));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\~GND~combout\ & \ROM|memROM~18_combout\ & \ROM|memROM~17_combout\ & \ROM|memROM~16_combout\ & \ROM|memROM~15_combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ <= \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_FPGA_RESET_N~input_o\ <= NOT \FPGA_RESET_N~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ <= NOT \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\;
\ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ <= NOT \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\;
\ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\;
\ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit23|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ <= NOT \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\;
\ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ <= NOT \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\;
\ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\;
\ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit18|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ <= NOT \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\;
\ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ <= NOT \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\;
\ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA|bit13|MUX_RESULT|saida_MUX~2_combout\;
\ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit13|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~7_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~6_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~5_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~5_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~4_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~3_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~3_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\;
\ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\ <= NOT \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\;
\ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\;
\REG_ID_EX|ALT_INV_DOUT\(189) <= NOT \REG_ID_EX|DOUT\(189);
\REG_ID_EX|ALT_INV_DOUT\(188) <= NOT \REG_ID_EX|DOUT\(188);
\REG_ID_EX|ALT_INV_DOUT\(187) <= NOT \REG_ID_EX|DOUT\(187);
\REG_ID_EX|ALT_INV_DOUT\(186) <= NOT \REG_ID_EX|DOUT\(186);
\REG_ID_EX|ALT_INV_DOUT\(171) <= NOT \REG_ID_EX|DOUT\(171);
\REG_ID_EX|ALT_INV_DOUT\(31) <= NOT \REG_ID_EX|DOUT\(31);
\REG_ID_EX|ALT_INV_DOUT\(30) <= NOT \REG_ID_EX|DOUT\(30);
\REG_ID_EX|ALT_INV_DOUT\(29) <= NOT \REG_ID_EX|DOUT\(29);
\REG_ID_EX|ALT_INV_DOUT\(28) <= NOT \REG_ID_EX|DOUT\(28);
\REG_ID_EX|ALT_INV_DOUT\(27) <= NOT \REG_ID_EX|DOUT\(27);
\REG_ID_EX|ALT_INV_DOUT\(26) <= NOT \REG_ID_EX|DOUT\(26);
\REG_ID_EX|ALT_INV_DOUT\(25) <= NOT \REG_ID_EX|DOUT\(25);
\REG_ID_EX|ALT_INV_DOUT\(24) <= NOT \REG_ID_EX|DOUT\(24);
\REG_ID_EX|ALT_INV_DOUT\(23) <= NOT \REG_ID_EX|DOUT\(23);
\REG_ID_EX|ALT_INV_DOUT\(22) <= NOT \REG_ID_EX|DOUT\(22);
\REG_ID_EX|ALT_INV_DOUT\(21) <= NOT \REG_ID_EX|DOUT\(21);
\REG_ID_EX|ALT_INV_DOUT\(20) <= NOT \REG_ID_EX|DOUT\(20);
\REG_ID_EX|ALT_INV_DOUT\(19) <= NOT \REG_ID_EX|DOUT\(19);
\REG_ID_EX|ALT_INV_DOUT\(18) <= NOT \REG_ID_EX|DOUT\(18);
\REG_ID_EX|ALT_INV_DOUT\(17) <= NOT \REG_ID_EX|DOUT\(17);
\REG_ID_EX|ALT_INV_DOUT\(16) <= NOT \REG_ID_EX|DOUT\(16);
\REG_ID_EX|ALT_INV_DOUT\(15) <= NOT \REG_ID_EX|DOUT\(15);
\REG_ID_EX|ALT_INV_DOUT\(14) <= NOT \REG_ID_EX|DOUT\(14);
\REG_ID_EX|ALT_INV_DOUT\(13) <= NOT \REG_ID_EX|DOUT\(13);
\REG_ID_EX|ALT_INV_DOUT\(12) <= NOT \REG_ID_EX|DOUT\(12);
\REG_ID_EX|ALT_INV_DOUT\(11) <= NOT \REG_ID_EX|DOUT\(11);
\REG_ID_EX|ALT_INV_DOUT\(10) <= NOT \REG_ID_EX|DOUT\(10);
\REG_ID_EX|ALT_INV_DOUT\(9) <= NOT \REG_ID_EX|DOUT\(9);
\REG_ID_EX|ALT_INV_DOUT\(8) <= NOT \REG_ID_EX|DOUT\(8);
\REG_ID_EX|ALT_INV_DOUT\(7) <= NOT \REG_ID_EX|DOUT\(7);
\REG_ID_EX|ALT_INV_DOUT\(6) <= NOT \REG_ID_EX|DOUT\(6);
\REG_ID_EX|ALT_INV_DOUT\(5) <= NOT \REG_ID_EX|DOUT\(5);
\REG_ID_EX|ALT_INV_DOUT\(4) <= NOT \REG_ID_EX|DOUT\(4);
\REG_ID_EX|ALT_INV_DOUT\(3) <= NOT \REG_ID_EX|DOUT\(3);
\REG_ID_EX|ALT_INV_DOUT\(2) <= NOT \REG_ID_EX|DOUT\(2);
\RAM|ALT_INV_memRAM~2885_combout\ <= NOT \RAM|memRAM~2885_combout\;
\RAM|ALT_INV_memRAM~2883_combout\ <= NOT \RAM|memRAM~2883_combout\;
\RAM|ALT_INV_memRAM~2881_combout\ <= NOT \RAM|memRAM~2881_combout\;
\RAM|ALT_INV_memRAM~2879_combout\ <= NOT \RAM|memRAM~2879_combout\;
\RAM|ALT_INV_memRAM~2877_combout\ <= NOT \RAM|memRAM~2877_combout\;
\RAM|ALT_INV_memRAM~2875_combout\ <= NOT \RAM|memRAM~2875_combout\;
\RAM|ALT_INV_memRAM~2873_combout\ <= NOT \RAM|memRAM~2873_combout\;
\RAM|ALT_INV_memRAM~2871_combout\ <= NOT \RAM|memRAM~2871_combout\;
\RAM|ALT_INV_memRAM~2869_combout\ <= NOT \RAM|memRAM~2869_combout\;
\RAM|ALT_INV_memRAM~2867_combout\ <= NOT \RAM|memRAM~2867_combout\;
\RAM|ALT_INV_memRAM~2865_combout\ <= NOT \RAM|memRAM~2865_combout\;
\RAM|ALT_INV_memRAM~2863_combout\ <= NOT \RAM|memRAM~2863_combout\;
\RAM|ALT_INV_memRAM~2861_combout\ <= NOT \RAM|memRAM~2861_combout\;
\RAM|ALT_INV_memRAM~2859_combout\ <= NOT \RAM|memRAM~2859_combout\;
\RAM|ALT_INV_memRAM~2857_combout\ <= NOT \RAM|memRAM~2857_combout\;
\RAM|ALT_INV_memRAM~2855_combout\ <= NOT \RAM|memRAM~2855_combout\;
\RAM|ALT_INV_memRAM~2853_combout\ <= NOT \RAM|memRAM~2853_combout\;
\RAM|ALT_INV_memRAM~2851_combout\ <= NOT \RAM|memRAM~2851_combout\;
\RAM|ALT_INV_memRAM~2849_combout\ <= NOT \RAM|memRAM~2849_combout\;
\RAM|ALT_INV_memRAM~2847_combout\ <= NOT \RAM|memRAM~2847_combout\;
\RAM|ALT_INV_memRAM~2845_combout\ <= NOT \RAM|memRAM~2845_combout\;
\RAM|ALT_INV_memRAM~2843_combout\ <= NOT \RAM|memRAM~2843_combout\;
\RAM|ALT_INV_memRAM~2841_combout\ <= NOT \RAM|memRAM~2841_combout\;
\RAM|ALT_INV_memRAM~2839_combout\ <= NOT \RAM|memRAM~2839_combout\;
\RAM|ALT_INV_memRAM~2837_combout\ <= NOT \RAM|memRAM~2837_combout\;
\RAM|ALT_INV_memRAM~2835_combout\ <= NOT \RAM|memRAM~2835_combout\;
\RAM|ALT_INV_memRAM~2833_combout\ <= NOT \RAM|memRAM~2833_combout\;
\RAM|ALT_INV_memRAM~2831_combout\ <= NOT \RAM|memRAM~2831_combout\;
\RAM|ALT_INV_memRAM~2829_combout\ <= NOT \RAM|memRAM~2829_combout\;
\RAM|ALT_INV_memRAM~2827_combout\ <= NOT \RAM|memRAM~2827_combout\;
\RAM|ALT_INV_memRAM~2825_combout\ <= NOT \RAM|memRAM~2825_combout\;
\RAM|ALT_INV_memRAM~2823_combout\ <= NOT \RAM|memRAM~2823_combout\;
\RAM|ALT_INV_memRAM~2821_combout\ <= NOT \RAM|memRAM~2821_combout\;
\RAM|ALT_INV_memRAM~2819_combout\ <= NOT \RAM|memRAM~2819_combout\;
\RAM|ALT_INV_memRAM~2817_combout\ <= NOT \RAM|memRAM~2817_combout\;
\RAM|ALT_INV_memRAM~2815_combout\ <= NOT \RAM|memRAM~2815_combout\;
\RAM|ALT_INV_memRAM~2813_combout\ <= NOT \RAM|memRAM~2813_combout\;
\RAM|ALT_INV_memRAM~2811_combout\ <= NOT \RAM|memRAM~2811_combout\;
\RAM|ALT_INV_memRAM~2809_combout\ <= NOT \RAM|memRAM~2809_combout\;
\RAM|ALT_INV_memRAM~2807_combout\ <= NOT \RAM|memRAM~2807_combout\;
\RAM|ALT_INV_memRAM~2805_combout\ <= NOT \RAM|memRAM~2805_combout\;
\RAM|ALT_INV_memRAM~2803_combout\ <= NOT \RAM|memRAM~2803_combout\;
\RAM|ALT_INV_memRAM~2801_combout\ <= NOT \RAM|memRAM~2801_combout\;
\RAM|ALT_INV_memRAM~2799_combout\ <= NOT \RAM|memRAM~2799_combout\;
\RAM|ALT_INV_memRAM~2797_combout\ <= NOT \RAM|memRAM~2797_combout\;
\RAM|ALT_INV_memRAM~2795_combout\ <= NOT \RAM|memRAM~2795_combout\;
\RAM|ALT_INV_memRAM~2793_combout\ <= NOT \RAM|memRAM~2793_combout\;
\RAM|ALT_INV_memRAM~2791_combout\ <= NOT \RAM|memRAM~2791_combout\;
\RAM|ALT_INV_memRAM~2789_combout\ <= NOT \RAM|memRAM~2789_combout\;
\RAM|ALT_INV_memRAM~2787_combout\ <= NOT \RAM|memRAM~2787_combout\;
\RAM|ALT_INV_memRAM~2785_combout\ <= NOT \RAM|memRAM~2785_combout\;
\RAM|ALT_INV_memRAM~2783_combout\ <= NOT \RAM|memRAM~2783_combout\;
\RAM|ALT_INV_memRAM~2781_combout\ <= NOT \RAM|memRAM~2781_combout\;
\RAM|ALT_INV_memRAM~2779_combout\ <= NOT \RAM|memRAM~2779_combout\;
\RAM|ALT_INV_memRAM~2777_combout\ <= NOT \RAM|memRAM~2777_combout\;
\RAM|ALT_INV_memRAM~2775_combout\ <= NOT \RAM|memRAM~2775_combout\;
\RAM|ALT_INV_memRAM~2773_combout\ <= NOT \RAM|memRAM~2773_combout\;
\RAM|ALT_INV_memRAM~2771_combout\ <= NOT \RAM|memRAM~2771_combout\;
\RAM|ALT_INV_memRAM~2769_combout\ <= NOT \RAM|memRAM~2769_combout\;
\RAM|ALT_INV_memRAM~2767_combout\ <= NOT \RAM|memRAM~2767_combout\;
\RAM|ALT_INV_memRAM~2765_combout\ <= NOT \RAM|memRAM~2765_combout\;
\RAM|ALT_INV_memRAM~2763_combout\ <= NOT \RAM|memRAM~2763_combout\;
\RAM|ALT_INV_memRAM~2761_combout\ <= NOT \RAM|memRAM~2761_combout\;
\RAM|ALT_INV_memRAM~2759_combout\ <= NOT \RAM|memRAM~2759_combout\;
\R_EX_MEM|ALT_INV_DOUT\(169) <= NOT \R_EX_MEM|DOUT\(169);
\gravar:EDGE_DETECT_CLK|ALT_INV_saidaQ~q\ <= NOT \gravar:EDGE_DETECT_CLK|saidaQ~q\;
\R_MEM_WB|ALT_INV_DOUT\(135) <= NOT \R_MEM_WB|DOUT\(135);
\RAM|ALT_INV_memRAM~2757_combout\ <= NOT \RAM|memRAM~2757_combout\;
\RAM|ALT_INV_memRAM~2756_combout\ <= NOT \RAM|memRAM~2756_combout\;
\RAM|ALT_INV_memRAM~2086_q\ <= NOT \RAM|memRAM~2086_q\;
\RAM|ALT_INV_memRAM~1958_q\ <= NOT \RAM|memRAM~1958_q\;
\RAM|ALT_INV_memRAM~1830_q\ <= NOT \RAM|memRAM~1830_q\;
\RAM|ALT_INV_memRAM~1702_q\ <= NOT \RAM|memRAM~1702_q\;
\RAM|ALT_INV_memRAM~2755_combout\ <= NOT \RAM|memRAM~2755_combout\;
\RAM|ALT_INV_memRAM~1574_q\ <= NOT \RAM|memRAM~1574_q\;
\RAM|ALT_INV_memRAM~1446_q\ <= NOT \RAM|memRAM~1446_q\;
\RAM|ALT_INV_memRAM~1318_q\ <= NOT \RAM|memRAM~1318_q\;
\RAM|ALT_INV_memRAM~1190_q\ <= NOT \RAM|memRAM~1190_q\;
\RAM|ALT_INV_memRAM~2754_combout\ <= NOT \RAM|memRAM~2754_combout\;
\RAM|ALT_INV_memRAM~1062_q\ <= NOT \RAM|memRAM~1062_q\;
\RAM|ALT_INV_memRAM~934_q\ <= NOT \RAM|memRAM~934_q\;
\RAM|ALT_INV_memRAM~806_q\ <= NOT \RAM|memRAM~806_q\;
\RAM|ALT_INV_memRAM~678_q\ <= NOT \RAM|memRAM~678_q\;
\RAM|ALT_INV_memRAM~2753_combout\ <= NOT \RAM|memRAM~2753_combout\;
\RAM|ALT_INV_memRAM~550_q\ <= NOT \RAM|memRAM~550_q\;
\RAM|ALT_INV_memRAM~422_q\ <= NOT \RAM|memRAM~422_q\;
\RAM|ALT_INV_memRAM~294_q\ <= NOT \RAM|memRAM~294_q\;
\RAM|ALT_INV_memRAM~166_q\ <= NOT \RAM|memRAM~166_q\;
\RAM|ALT_INV_memRAM~2752_combout\ <= NOT \RAM|memRAM~2752_combout\;
\RAM|ALT_INV_memRAM~2751_combout\ <= NOT \RAM|memRAM~2751_combout\;
\RAM|ALT_INV_memRAM~2054_q\ <= NOT \RAM|memRAM~2054_q\;
\RAM|ALT_INV_memRAM~1542_q\ <= NOT \RAM|memRAM~1542_q\;
\RAM|ALT_INV_memRAM~1030_q\ <= NOT \RAM|memRAM~1030_q\;
\RAM|ALT_INV_memRAM~518_q\ <= NOT \RAM|memRAM~518_q\;
\RAM|ALT_INV_memRAM~2750_combout\ <= NOT \RAM|memRAM~2750_combout\;
\RAM|ALT_INV_memRAM~1926_q\ <= NOT \RAM|memRAM~1926_q\;
\RAM|ALT_INV_memRAM~1414_q\ <= NOT \RAM|memRAM~1414_q\;
\RAM|ALT_INV_memRAM~902_q\ <= NOT \RAM|memRAM~902_q\;
\RAM|ALT_INV_memRAM~390_q\ <= NOT \RAM|memRAM~390_q\;
\RAM|ALT_INV_memRAM~2749_combout\ <= NOT \RAM|memRAM~2749_combout\;
\RAM|ALT_INV_memRAM~1798_q\ <= NOT \RAM|memRAM~1798_q\;
\RAM|ALT_INV_memRAM~1286_q\ <= NOT \RAM|memRAM~1286_q\;
\RAM|ALT_INV_memRAM~774_q\ <= NOT \RAM|memRAM~774_q\;
\RAM|ALT_INV_memRAM~262_q\ <= NOT \RAM|memRAM~262_q\;
\RAM|ALT_INV_memRAM~2748_combout\ <= NOT \RAM|memRAM~2748_combout\;
\RAM|ALT_INV_memRAM~1670_q\ <= NOT \RAM|memRAM~1670_q\;
\RAM|ALT_INV_memRAM~1158_q\ <= NOT \RAM|memRAM~1158_q\;
\RAM|ALT_INV_memRAM~646_q\ <= NOT \RAM|memRAM~646_q\;
\RAM|ALT_INV_memRAM~134_q\ <= NOT \RAM|memRAM~134_q\;
\RAM|ALT_INV_memRAM~2747_combout\ <= NOT \RAM|memRAM~2747_combout\;
\RAM|ALT_INV_memRAM~2746_combout\ <= NOT \RAM|memRAM~2746_combout\;
\RAM|ALT_INV_memRAM~2022_q\ <= NOT \RAM|memRAM~2022_q\;
\RAM|ALT_INV_memRAM~1510_q\ <= NOT \RAM|memRAM~1510_q\;
\RAM|ALT_INV_memRAM~998_q\ <= NOT \RAM|memRAM~998_q\;
\RAM|ALT_INV_memRAM~486_q\ <= NOT \RAM|memRAM~486_q\;
\RAM|ALT_INV_memRAM~2745_combout\ <= NOT \RAM|memRAM~2745_combout\;
\RAM|ALT_INV_memRAM~1894_q\ <= NOT \RAM|memRAM~1894_q\;
\RAM|ALT_INV_memRAM~1382_q\ <= NOT \RAM|memRAM~1382_q\;
\RAM|ALT_INV_memRAM~870_q\ <= NOT \RAM|memRAM~870_q\;
\RAM|ALT_INV_memRAM~358_q\ <= NOT \RAM|memRAM~358_q\;
\RAM|ALT_INV_memRAM~2744_combout\ <= NOT \RAM|memRAM~2744_combout\;
\RAM|ALT_INV_memRAM~1766_q\ <= NOT \RAM|memRAM~1766_q\;
\RAM|ALT_INV_memRAM~1254_q\ <= NOT \RAM|memRAM~1254_q\;
\RAM|ALT_INV_memRAM~742_q\ <= NOT \RAM|memRAM~742_q\;
\RAM|ALT_INV_memRAM~230_q\ <= NOT \RAM|memRAM~230_q\;
\RAM|ALT_INV_memRAM~2743_combout\ <= NOT \RAM|memRAM~2743_combout\;
\RAM|ALT_INV_memRAM~1638_q\ <= NOT \RAM|memRAM~1638_q\;
\RAM|ALT_INV_memRAM~1126_q\ <= NOT \RAM|memRAM~1126_q\;
\RAM|ALT_INV_memRAM~614_q\ <= NOT \RAM|memRAM~614_q\;
\RAM|ALT_INV_memRAM~102_q\ <= NOT \RAM|memRAM~102_q\;
\RAM|ALT_INV_memRAM~2742_combout\ <= NOT \RAM|memRAM~2742_combout\;
\RAM|ALT_INV_memRAM~2741_combout\ <= NOT \RAM|memRAM~2741_combout\;
\RAM|ALT_INV_memRAM~1990_q\ <= NOT \RAM|memRAM~1990_q\;
\RAM|ALT_INV_memRAM~1478_q\ <= NOT \RAM|memRAM~1478_q\;
\RAM|ALT_INV_memRAM~966_q\ <= NOT \RAM|memRAM~966_q\;
\RAM|ALT_INV_memRAM~454_q\ <= NOT \RAM|memRAM~454_q\;
\RAM|ALT_INV_memRAM~2740_combout\ <= NOT \RAM|memRAM~2740_combout\;
\RAM|ALT_INV_memRAM~1862_q\ <= NOT \RAM|memRAM~1862_q\;
\RAM|ALT_INV_memRAM~1350_q\ <= NOT \RAM|memRAM~1350_q\;
\RAM|ALT_INV_memRAM~838_q\ <= NOT \RAM|memRAM~838_q\;
\RAM|ALT_INV_memRAM~326_q\ <= NOT \RAM|memRAM~326_q\;
\RAM|ALT_INV_memRAM~2739_combout\ <= NOT \RAM|memRAM~2739_combout\;
\RAM|ALT_INV_memRAM~1734_q\ <= NOT \RAM|memRAM~1734_q\;
\RAM|ALT_INV_memRAM~1222_q\ <= NOT \RAM|memRAM~1222_q\;
\RAM|ALT_INV_memRAM~710_q\ <= NOT \RAM|memRAM~710_q\;
\RAM|ALT_INV_memRAM~198_q\ <= NOT \RAM|memRAM~198_q\;
\RAM|ALT_INV_memRAM~2738_combout\ <= NOT \RAM|memRAM~2738_combout\;
\RAM|ALT_INV_memRAM~1606_q\ <= NOT \RAM|memRAM~1606_q\;
\RAM|ALT_INV_memRAM~1094_q\ <= NOT \RAM|memRAM~1094_q\;
\RAM|ALT_INV_memRAM~582_q\ <= NOT \RAM|memRAM~582_q\;
\RAM|ALT_INV_memRAM~70_q\ <= NOT \RAM|memRAM~70_q\;
\RAM|ALT_INV_memRAM~2736_combout\ <= NOT \RAM|memRAM~2736_combout\;
\RAM|ALT_INV_memRAM~2735_combout\ <= NOT \RAM|memRAM~2735_combout\;
\RAM|ALT_INV_memRAM~2085_q\ <= NOT \RAM|memRAM~2085_q\;
\RAM|ALT_INV_memRAM~1957_q\ <= NOT \RAM|memRAM~1957_q\;
\RAM|ALT_INV_memRAM~1829_q\ <= NOT \RAM|memRAM~1829_q\;
\RAM|ALT_INV_memRAM~1701_q\ <= NOT \RAM|memRAM~1701_q\;
\RAM|ALT_INV_memRAM~2734_combout\ <= NOT \RAM|memRAM~2734_combout\;
\RAM|ALT_INV_memRAM~2053_q\ <= NOT \RAM|memRAM~2053_q\;
\RAM|ALT_INV_memRAM~1925_q\ <= NOT \RAM|memRAM~1925_q\;
\RAM|ALT_INV_memRAM~1797_q\ <= NOT \RAM|memRAM~1797_q\;
\RAM|ALT_INV_memRAM~1669_q\ <= NOT \RAM|memRAM~1669_q\;
\RAM|ALT_INV_memRAM~2733_combout\ <= NOT \RAM|memRAM~2733_combout\;
\RAM|ALT_INV_memRAM~2021_q\ <= NOT \RAM|memRAM~2021_q\;
\RAM|ALT_INV_memRAM~1893_q\ <= NOT \RAM|memRAM~1893_q\;
\RAM|ALT_INV_memRAM~1765_q\ <= NOT \RAM|memRAM~1765_q\;
\RAM|ALT_INV_memRAM~1637_q\ <= NOT \RAM|memRAM~1637_q\;
\RAM|ALT_INV_memRAM~2732_combout\ <= NOT \RAM|memRAM~2732_combout\;
\RAM|ALT_INV_memRAM~1989_q\ <= NOT \RAM|memRAM~1989_q\;
\RAM|ALT_INV_memRAM~1861_q\ <= NOT \RAM|memRAM~1861_q\;
\RAM|ALT_INV_memRAM~1733_q\ <= NOT \RAM|memRAM~1733_q\;
\RAM|ALT_INV_memRAM~1605_q\ <= NOT \RAM|memRAM~1605_q\;
\RAM|ALT_INV_memRAM~2731_combout\ <= NOT \RAM|memRAM~2731_combout\;
\RAM|ALT_INV_memRAM~2730_combout\ <= NOT \RAM|memRAM~2730_combout\;
\RAM|ALT_INV_memRAM~1573_q\ <= NOT \RAM|memRAM~1573_q\;
\RAM|ALT_INV_memRAM~1541_q\ <= NOT \RAM|memRAM~1541_q\;
\RAM|ALT_INV_memRAM~1509_q\ <= NOT \RAM|memRAM~1509_q\;
\RAM|ALT_INV_memRAM~1477_q\ <= NOT \RAM|memRAM~1477_q\;
\RAM|ALT_INV_memRAM~2729_combout\ <= NOT \RAM|memRAM~2729_combout\;
\RAM|ALT_INV_memRAM~1445_q\ <= NOT \RAM|memRAM~1445_q\;
\RAM|ALT_INV_memRAM~1413_q\ <= NOT \RAM|memRAM~1413_q\;
\RAM|ALT_INV_memRAM~1381_q\ <= NOT \RAM|memRAM~1381_q\;
\RAM|ALT_INV_memRAM~1349_q\ <= NOT \RAM|memRAM~1349_q\;
\RAM|ALT_INV_memRAM~2728_combout\ <= NOT \RAM|memRAM~2728_combout\;
\RAM|ALT_INV_memRAM~1317_q\ <= NOT \RAM|memRAM~1317_q\;
\RAM|ALT_INV_memRAM~1285_q\ <= NOT \RAM|memRAM~1285_q\;
\RAM|ALT_INV_memRAM~1253_q\ <= NOT \RAM|memRAM~1253_q\;
\RAM|ALT_INV_memRAM~1221_q\ <= NOT \RAM|memRAM~1221_q\;
\RAM|ALT_INV_memRAM~2727_combout\ <= NOT \RAM|memRAM~2727_combout\;
\RAM|ALT_INV_memRAM~1189_q\ <= NOT \RAM|memRAM~1189_q\;
\RAM|ALT_INV_memRAM~1157_q\ <= NOT \RAM|memRAM~1157_q\;
\RAM|ALT_INV_memRAM~1125_q\ <= NOT \RAM|memRAM~1125_q\;
\RAM|ALT_INV_memRAM~1093_q\ <= NOT \RAM|memRAM~1093_q\;
\RAM|ALT_INV_memRAM~2726_combout\ <= NOT \RAM|memRAM~2726_combout\;
\RAM|ALT_INV_memRAM~2725_combout\ <= NOT \RAM|memRAM~2725_combout\;
\RAM|ALT_INV_memRAM~1061_q\ <= NOT \RAM|memRAM~1061_q\;
\RAM|ALT_INV_memRAM~933_q\ <= NOT \RAM|memRAM~933_q\;
\RAM|ALT_INV_memRAM~805_q\ <= NOT \RAM|memRAM~805_q\;
\RAM|ALT_INV_memRAM~677_q\ <= NOT \RAM|memRAM~677_q\;
\RAM|ALT_INV_memRAM~2724_combout\ <= NOT \RAM|memRAM~2724_combout\;
\RAM|ALT_INV_memRAM~1029_q\ <= NOT \RAM|memRAM~1029_q\;
\RAM|ALT_INV_memRAM~901_q\ <= NOT \RAM|memRAM~901_q\;
\RAM|ALT_INV_memRAM~773_q\ <= NOT \RAM|memRAM~773_q\;
\RAM|ALT_INV_memRAM~645_q\ <= NOT \RAM|memRAM~645_q\;
\RAM|ALT_INV_memRAM~2723_combout\ <= NOT \RAM|memRAM~2723_combout\;
\RAM|ALT_INV_memRAM~997_q\ <= NOT \RAM|memRAM~997_q\;
\RAM|ALT_INV_memRAM~869_q\ <= NOT \RAM|memRAM~869_q\;
\RAM|ALT_INV_memRAM~741_q\ <= NOT \RAM|memRAM~741_q\;
\RAM|ALT_INV_memRAM~613_q\ <= NOT \RAM|memRAM~613_q\;
\RAM|ALT_INV_memRAM~2722_combout\ <= NOT \RAM|memRAM~2722_combout\;
\RAM|ALT_INV_memRAM~965_q\ <= NOT \RAM|memRAM~965_q\;
\RAM|ALT_INV_memRAM~837_q\ <= NOT \RAM|memRAM~837_q\;
\RAM|ALT_INV_memRAM~709_q\ <= NOT \RAM|memRAM~709_q\;
\RAM|ALT_INV_memRAM~581_q\ <= NOT \RAM|memRAM~581_q\;
\RAM|ALT_INV_memRAM~2721_combout\ <= NOT \RAM|memRAM~2721_combout\;
\RAM|ALT_INV_memRAM~2720_combout\ <= NOT \RAM|memRAM~2720_combout\;
\RAM|ALT_INV_memRAM~549_q\ <= NOT \RAM|memRAM~549_q\;
\RAM|ALT_INV_memRAM~421_q\ <= NOT \RAM|memRAM~421_q\;
\RAM|ALT_INV_memRAM~293_q\ <= NOT \RAM|memRAM~293_q\;
\RAM|ALT_INV_memRAM~165_q\ <= NOT \RAM|memRAM~165_q\;
\RAM|ALT_INV_memRAM~2719_combout\ <= NOT \RAM|memRAM~2719_combout\;
\RAM|ALT_INV_memRAM~517_q\ <= NOT \RAM|memRAM~517_q\;
\RAM|ALT_INV_memRAM~389_q\ <= NOT \RAM|memRAM~389_q\;
\RAM|ALT_INV_memRAM~261_q\ <= NOT \RAM|memRAM~261_q\;
\RAM|ALT_INV_memRAM~133_q\ <= NOT \RAM|memRAM~133_q\;
\RAM|ALT_INV_memRAM~2718_combout\ <= NOT \RAM|memRAM~2718_combout\;
\RAM|ALT_INV_memRAM~485_q\ <= NOT \RAM|memRAM~485_q\;
\RAM|ALT_INV_memRAM~357_q\ <= NOT \RAM|memRAM~357_q\;
\RAM|ALT_INV_memRAM~229_q\ <= NOT \RAM|memRAM~229_q\;
\RAM|ALT_INV_memRAM~101_q\ <= NOT \RAM|memRAM~101_q\;
\RAM|ALT_INV_memRAM~2717_combout\ <= NOT \RAM|memRAM~2717_combout\;
\RAM|ALT_INV_memRAM~453_q\ <= NOT \RAM|memRAM~453_q\;
\RAM|ALT_INV_memRAM~325_q\ <= NOT \RAM|memRAM~325_q\;
\RAM|ALT_INV_memRAM~197_q\ <= NOT \RAM|memRAM~197_q\;
\RAM|ALT_INV_memRAM~69_q\ <= NOT \RAM|memRAM~69_q\;
\RAM|ALT_INV_memRAM~2715_combout\ <= NOT \RAM|memRAM~2715_combout\;
\RAM|ALT_INV_memRAM~2714_combout\ <= NOT \RAM|memRAM~2714_combout\;
\RAM|ALT_INV_memRAM~2084_q\ <= NOT \RAM|memRAM~2084_q\;
\RAM|ALT_INV_memRAM~1572_q\ <= NOT \RAM|memRAM~1572_q\;
\RAM|ALT_INV_memRAM~1060_q\ <= NOT \RAM|memRAM~1060_q\;
\RAM|ALT_INV_memRAM~548_q\ <= NOT \RAM|memRAM~548_q\;
\RAM|ALT_INV_memRAM~2713_combout\ <= NOT \RAM|memRAM~2713_combout\;
\RAM|ALT_INV_memRAM~2052_q\ <= NOT \RAM|memRAM~2052_q\;
\RAM|ALT_INV_memRAM~1540_q\ <= NOT \RAM|memRAM~1540_q\;
\RAM|ALT_INV_memRAM~1028_q\ <= NOT \RAM|memRAM~1028_q\;
\RAM|ALT_INV_memRAM~516_q\ <= NOT \RAM|memRAM~516_q\;
\RAM|ALT_INV_memRAM~2712_combout\ <= NOT \RAM|memRAM~2712_combout\;
\RAM|ALT_INV_memRAM~2020_q\ <= NOT \RAM|memRAM~2020_q\;
\RAM|ALT_INV_memRAM~1508_q\ <= NOT \RAM|memRAM~1508_q\;
\RAM|ALT_INV_memRAM~996_q\ <= NOT \RAM|memRAM~996_q\;
\RAM|ALT_INV_memRAM~484_q\ <= NOT \RAM|memRAM~484_q\;
\RAM|ALT_INV_memRAM~2711_combout\ <= NOT \RAM|memRAM~2711_combout\;
\RAM|ALT_INV_memRAM~1988_q\ <= NOT \RAM|memRAM~1988_q\;
\RAM|ALT_INV_memRAM~1476_q\ <= NOT \RAM|memRAM~1476_q\;
\RAM|ALT_INV_memRAM~964_q\ <= NOT \RAM|memRAM~964_q\;
\RAM|ALT_INV_memRAM~452_q\ <= NOT \RAM|memRAM~452_q\;
\RAM|ALT_INV_memRAM~2710_combout\ <= NOT \RAM|memRAM~2710_combout\;
\RAM|ALT_INV_memRAM~2709_combout\ <= NOT \RAM|memRAM~2709_combout\;
\RAM|ALT_INV_memRAM~1956_q\ <= NOT \RAM|memRAM~1956_q\;
\RAM|ALT_INV_memRAM~1924_q\ <= NOT \RAM|memRAM~1924_q\;
\RAM|ALT_INV_memRAM~1892_q\ <= NOT \RAM|memRAM~1892_q\;
\RAM|ALT_INV_memRAM~1860_q\ <= NOT \RAM|memRAM~1860_q\;
\RAM|ALT_INV_memRAM~2708_combout\ <= NOT \RAM|memRAM~2708_combout\;
\RAM|ALT_INV_memRAM~1444_q\ <= NOT \RAM|memRAM~1444_q\;
\RAM|ALT_INV_memRAM~1412_q\ <= NOT \RAM|memRAM~1412_q\;
\RAM|ALT_INV_memRAM~1380_q\ <= NOT \RAM|memRAM~1380_q\;
\RAM|ALT_INV_memRAM~1348_q\ <= NOT \RAM|memRAM~1348_q\;
\RAM|ALT_INV_memRAM~2707_combout\ <= NOT \RAM|memRAM~2707_combout\;
\RAM|ALT_INV_memRAM~932_q\ <= NOT \RAM|memRAM~932_q\;
\RAM|ALT_INV_memRAM~900_q\ <= NOT \RAM|memRAM~900_q\;
\RAM|ALT_INV_memRAM~868_q\ <= NOT \RAM|memRAM~868_q\;
\RAM|ALT_INV_memRAM~836_q\ <= NOT \RAM|memRAM~836_q\;
\RAM|ALT_INV_memRAM~2706_combout\ <= NOT \RAM|memRAM~2706_combout\;
\RAM|ALT_INV_memRAM~420_q\ <= NOT \RAM|memRAM~420_q\;
\RAM|ALT_INV_memRAM~388_q\ <= NOT \RAM|memRAM~388_q\;
\RAM|ALT_INV_memRAM~356_q\ <= NOT \RAM|memRAM~356_q\;
\RAM|ALT_INV_memRAM~324_q\ <= NOT \RAM|memRAM~324_q\;
\RAM|ALT_INV_memRAM~2705_combout\ <= NOT \RAM|memRAM~2705_combout\;
\RAM|ALT_INV_memRAM~2704_combout\ <= NOT \RAM|memRAM~2704_combout\;
\RAM|ALT_INV_memRAM~1828_q\ <= NOT \RAM|memRAM~1828_q\;
\RAM|ALT_INV_memRAM~1796_q\ <= NOT \RAM|memRAM~1796_q\;
\RAM|ALT_INV_memRAM~1764_q\ <= NOT \RAM|memRAM~1764_q\;
\RAM|ALT_INV_memRAM~1732_q\ <= NOT \RAM|memRAM~1732_q\;
\RAM|ALT_INV_memRAM~2703_combout\ <= NOT \RAM|memRAM~2703_combout\;
\RAM|ALT_INV_memRAM~1316_q\ <= NOT \RAM|memRAM~1316_q\;
\RAM|ALT_INV_memRAM~1284_q\ <= NOT \RAM|memRAM~1284_q\;
\RAM|ALT_INV_memRAM~1252_q\ <= NOT \RAM|memRAM~1252_q\;
\RAM|ALT_INV_memRAM~1220_q\ <= NOT \RAM|memRAM~1220_q\;
\RAM|ALT_INV_memRAM~2702_combout\ <= NOT \RAM|memRAM~2702_combout\;
\RAM|ALT_INV_memRAM~804_q\ <= NOT \RAM|memRAM~804_q\;
\RAM|ALT_INV_memRAM~772_q\ <= NOT \RAM|memRAM~772_q\;
\RAM|ALT_INV_memRAM~740_q\ <= NOT \RAM|memRAM~740_q\;
\RAM|ALT_INV_memRAM~708_q\ <= NOT \RAM|memRAM~708_q\;
\RAM|ALT_INV_memRAM~2701_combout\ <= NOT \RAM|memRAM~2701_combout\;
\RAM|ALT_INV_memRAM~292_q\ <= NOT \RAM|memRAM~292_q\;
\RAM|ALT_INV_memRAM~260_q\ <= NOT \RAM|memRAM~260_q\;
\RAM|ALT_INV_memRAM~228_q\ <= NOT \RAM|memRAM~228_q\;
\RAM|ALT_INV_memRAM~196_q\ <= NOT \RAM|memRAM~196_q\;
\RAM|ALT_INV_memRAM~2700_combout\ <= NOT \RAM|memRAM~2700_combout\;
\RAM|ALT_INV_memRAM~2699_combout\ <= NOT \RAM|memRAM~2699_combout\;
\RAM|ALT_INV_memRAM~1700_q\ <= NOT \RAM|memRAM~1700_q\;
\RAM|ALT_INV_memRAM~1668_q\ <= NOT \RAM|memRAM~1668_q\;
\RAM|ALT_INV_memRAM~1636_q\ <= NOT \RAM|memRAM~1636_q\;
\RAM|ALT_INV_memRAM~1604_q\ <= NOT \RAM|memRAM~1604_q\;
\RAM|ALT_INV_memRAM~2698_combout\ <= NOT \RAM|memRAM~2698_combout\;
\RAM|ALT_INV_memRAM~1188_q\ <= NOT \RAM|memRAM~1188_q\;
\RAM|ALT_INV_memRAM~1156_q\ <= NOT \RAM|memRAM~1156_q\;
\RAM|ALT_INV_memRAM~1124_q\ <= NOT \RAM|memRAM~1124_q\;
\RAM|ALT_INV_memRAM~1092_q\ <= NOT \RAM|memRAM~1092_q\;
\RAM|ALT_INV_memRAM~2697_combout\ <= NOT \RAM|memRAM~2697_combout\;
\RAM|ALT_INV_memRAM~676_q\ <= NOT \RAM|memRAM~676_q\;
\RAM|ALT_INV_memRAM~644_q\ <= NOT \RAM|memRAM~644_q\;
\RAM|ALT_INV_memRAM~612_q\ <= NOT \RAM|memRAM~612_q\;
\RAM|ALT_INV_memRAM~580_q\ <= NOT \RAM|memRAM~580_q\;
\RAM|ALT_INV_memRAM~2696_combout\ <= NOT \RAM|memRAM~2696_combout\;
\RAM|ALT_INV_memRAM~164_q\ <= NOT \RAM|memRAM~164_q\;
\RAM|ALT_INV_memRAM~132_q\ <= NOT \RAM|memRAM~132_q\;
\RAM|ALT_INV_memRAM~100_q\ <= NOT \RAM|memRAM~100_q\;
\RAM|ALT_INV_memRAM~68_q\ <= NOT \RAM|memRAM~68_q\;
\RAM|ALT_INV_memRAM~2694_combout\ <= NOT \RAM|memRAM~2694_combout\;
\RAM|ALT_INV_memRAM~2693_combout\ <= NOT \RAM|memRAM~2693_combout\;
\RAM|ALT_INV_memRAM~2083_q\ <= NOT \RAM|memRAM~2083_q\;
\RAM|ALT_INV_memRAM~1955_q\ <= NOT \RAM|memRAM~1955_q\;
\RAM|ALT_INV_memRAM~1827_q\ <= NOT \RAM|memRAM~1827_q\;
\RAM|ALT_INV_memRAM~1699_q\ <= NOT \RAM|memRAM~1699_q\;
\RAM|ALT_INV_memRAM~2692_combout\ <= NOT \RAM|memRAM~2692_combout\;
\RAM|ALT_INV_memRAM~1571_q\ <= NOT \RAM|memRAM~1571_q\;
\RAM|ALT_INV_memRAM~1443_q\ <= NOT \RAM|memRAM~1443_q\;
\RAM|ALT_INV_memRAM~1315_q\ <= NOT \RAM|memRAM~1315_q\;
\RAM|ALT_INV_memRAM~1187_q\ <= NOT \RAM|memRAM~1187_q\;
\RAM|ALT_INV_memRAM~2691_combout\ <= NOT \RAM|memRAM~2691_combout\;
\RAM|ALT_INV_memRAM~1059_q\ <= NOT \RAM|memRAM~1059_q\;
\RAM|ALT_INV_memRAM~931_q\ <= NOT \RAM|memRAM~931_q\;
\RAM|ALT_INV_memRAM~803_q\ <= NOT \RAM|memRAM~803_q\;
\RAM|ALT_INV_memRAM~675_q\ <= NOT \RAM|memRAM~675_q\;
\RAM|ALT_INV_memRAM~2690_combout\ <= NOT \RAM|memRAM~2690_combout\;
\RAM|ALT_INV_memRAM~547_q\ <= NOT \RAM|memRAM~547_q\;
\RAM|ALT_INV_memRAM~419_q\ <= NOT \RAM|memRAM~419_q\;
\RAM|ALT_INV_memRAM~291_q\ <= NOT \RAM|memRAM~291_q\;
\RAM|ALT_INV_memRAM~163_q\ <= NOT \RAM|memRAM~163_q\;
\RAM|ALT_INV_memRAM~2689_combout\ <= NOT \RAM|memRAM~2689_combout\;
\RAM|ALT_INV_memRAM~2688_combout\ <= NOT \RAM|memRAM~2688_combout\;
\RAM|ALT_INV_memRAM~2051_q\ <= NOT \RAM|memRAM~2051_q\;
\RAM|ALT_INV_memRAM~1539_q\ <= NOT \RAM|memRAM~1539_q\;
\RAM|ALT_INV_memRAM~1027_q\ <= NOT \RAM|memRAM~1027_q\;
\RAM|ALT_INV_memRAM~515_q\ <= NOT \RAM|memRAM~515_q\;
\RAM|ALT_INV_memRAM~2687_combout\ <= NOT \RAM|memRAM~2687_combout\;
\RAM|ALT_INV_memRAM~1923_q\ <= NOT \RAM|memRAM~1923_q\;
\RAM|ALT_INV_memRAM~1411_q\ <= NOT \RAM|memRAM~1411_q\;
\RAM|ALT_INV_memRAM~899_q\ <= NOT \RAM|memRAM~899_q\;
\RAM|ALT_INV_memRAM~387_q\ <= NOT \RAM|memRAM~387_q\;
\RAM|ALT_INV_memRAM~2686_combout\ <= NOT \RAM|memRAM~2686_combout\;
\RAM|ALT_INV_memRAM~1795_q\ <= NOT \RAM|memRAM~1795_q\;
\RAM|ALT_INV_memRAM~1283_q\ <= NOT \RAM|memRAM~1283_q\;
\RAM|ALT_INV_memRAM~771_q\ <= NOT \RAM|memRAM~771_q\;
\RAM|ALT_INV_memRAM~259_q\ <= NOT \RAM|memRAM~259_q\;
\RAM|ALT_INV_memRAM~2685_combout\ <= NOT \RAM|memRAM~2685_combout\;
\RAM|ALT_INV_memRAM~1667_q\ <= NOT \RAM|memRAM~1667_q\;
\RAM|ALT_INV_memRAM~1155_q\ <= NOT \RAM|memRAM~1155_q\;
\RAM|ALT_INV_memRAM~643_q\ <= NOT \RAM|memRAM~643_q\;
\RAM|ALT_INV_memRAM~131_q\ <= NOT \RAM|memRAM~131_q\;
\RAM|ALT_INV_memRAM~2684_combout\ <= NOT \RAM|memRAM~2684_combout\;
\RAM|ALT_INV_memRAM~2683_combout\ <= NOT \RAM|memRAM~2683_combout\;
\RAM|ALT_INV_memRAM~2019_q\ <= NOT \RAM|memRAM~2019_q\;
\RAM|ALT_INV_memRAM~1507_q\ <= NOT \RAM|memRAM~1507_q\;
\RAM|ALT_INV_memRAM~995_q\ <= NOT \RAM|memRAM~995_q\;
\RAM|ALT_INV_memRAM~483_q\ <= NOT \RAM|memRAM~483_q\;
\RAM|ALT_INV_memRAM~2682_combout\ <= NOT \RAM|memRAM~2682_combout\;
\RAM|ALT_INV_memRAM~1891_q\ <= NOT \RAM|memRAM~1891_q\;
\RAM|ALT_INV_memRAM~1379_q\ <= NOT \RAM|memRAM~1379_q\;
\RAM|ALT_INV_memRAM~867_q\ <= NOT \RAM|memRAM~867_q\;
\RAM|ALT_INV_memRAM~355_q\ <= NOT \RAM|memRAM~355_q\;
\RAM|ALT_INV_memRAM~2681_combout\ <= NOT \RAM|memRAM~2681_combout\;
\RAM|ALT_INV_memRAM~1763_q\ <= NOT \RAM|memRAM~1763_q\;
\RAM|ALT_INV_memRAM~1251_q\ <= NOT \RAM|memRAM~1251_q\;
\RAM|ALT_INV_memRAM~739_q\ <= NOT \RAM|memRAM~739_q\;
\RAM|ALT_INV_memRAM~227_q\ <= NOT \RAM|memRAM~227_q\;
\RAM|ALT_INV_memRAM~2680_combout\ <= NOT \RAM|memRAM~2680_combout\;
\RAM|ALT_INV_memRAM~1635_q\ <= NOT \RAM|memRAM~1635_q\;
\RAM|ALT_INV_memRAM~1123_q\ <= NOT \RAM|memRAM~1123_q\;
\RAM|ALT_INV_memRAM~611_q\ <= NOT \RAM|memRAM~611_q\;
\RAM|ALT_INV_memRAM~99_q\ <= NOT \RAM|memRAM~99_q\;
\RAM|ALT_INV_memRAM~2679_combout\ <= NOT \RAM|memRAM~2679_combout\;
\RAM|ALT_INV_memRAM~2678_combout\ <= NOT \RAM|memRAM~2678_combout\;
\RAM|ALT_INV_memRAM~1987_q\ <= NOT \RAM|memRAM~1987_q\;
\RAM|ALT_INV_memRAM~1475_q\ <= NOT \RAM|memRAM~1475_q\;
\RAM|ALT_INV_memRAM~963_q\ <= NOT \RAM|memRAM~963_q\;
\RAM|ALT_INV_memRAM~451_q\ <= NOT \RAM|memRAM~451_q\;
\RAM|ALT_INV_memRAM~2677_combout\ <= NOT \RAM|memRAM~2677_combout\;
\RAM|ALT_INV_memRAM~1859_q\ <= NOT \RAM|memRAM~1859_q\;
\RAM|ALT_INV_memRAM~1347_q\ <= NOT \RAM|memRAM~1347_q\;
\RAM|ALT_INV_memRAM~835_q\ <= NOT \RAM|memRAM~835_q\;
\RAM|ALT_INV_memRAM~323_q\ <= NOT \RAM|memRAM~323_q\;
\RAM|ALT_INV_memRAM~2676_combout\ <= NOT \RAM|memRAM~2676_combout\;
\RAM|ALT_INV_memRAM~1731_q\ <= NOT \RAM|memRAM~1731_q\;
\RAM|ALT_INV_memRAM~1219_q\ <= NOT \RAM|memRAM~1219_q\;
\RAM|ALT_INV_memRAM~707_q\ <= NOT \RAM|memRAM~707_q\;
\RAM|ALT_INV_memRAM~195_q\ <= NOT \RAM|memRAM~195_q\;
\RAM|ALT_INV_memRAM~2675_combout\ <= NOT \RAM|memRAM~2675_combout\;
\RAM|ALT_INV_memRAM~1603_q\ <= NOT \RAM|memRAM~1603_q\;
\RAM|ALT_INV_memRAM~1091_q\ <= NOT \RAM|memRAM~1091_q\;
\RAM|ALT_INV_memRAM~579_q\ <= NOT \RAM|memRAM~579_q\;
\RAM|ALT_INV_memRAM~67_q\ <= NOT \RAM|memRAM~67_q\;
\RAM|ALT_INV_memRAM~2673_combout\ <= NOT \RAM|memRAM~2673_combout\;
\RAM|ALT_INV_memRAM~2672_combout\ <= NOT \RAM|memRAM~2672_combout\;
\RAM|ALT_INV_memRAM~2082_q\ <= NOT \RAM|memRAM~2082_q\;
\RAM|ALT_INV_memRAM~1954_q\ <= NOT \RAM|memRAM~1954_q\;
\RAM|ALT_INV_memRAM~1826_q\ <= NOT \RAM|memRAM~1826_q\;
\RAM|ALT_INV_memRAM~1698_q\ <= NOT \RAM|memRAM~1698_q\;
\RAM|ALT_INV_memRAM~2671_combout\ <= NOT \RAM|memRAM~2671_combout\;
\RAM|ALT_INV_memRAM~2050_q\ <= NOT \RAM|memRAM~2050_q\;
\RAM|ALT_INV_memRAM~1922_q\ <= NOT \RAM|memRAM~1922_q\;
\RAM|ALT_INV_memRAM~1794_q\ <= NOT \RAM|memRAM~1794_q\;
\RAM|ALT_INV_memRAM~1666_q\ <= NOT \RAM|memRAM~1666_q\;
\RAM|ALT_INV_memRAM~2670_combout\ <= NOT \RAM|memRAM~2670_combout\;
\RAM|ALT_INV_memRAM~2018_q\ <= NOT \RAM|memRAM~2018_q\;
\RAM|ALT_INV_memRAM~1890_q\ <= NOT \RAM|memRAM~1890_q\;
\RAM|ALT_INV_memRAM~1762_q\ <= NOT \RAM|memRAM~1762_q\;
\RAM|ALT_INV_memRAM~1634_q\ <= NOT \RAM|memRAM~1634_q\;
\RAM|ALT_INV_memRAM~2669_combout\ <= NOT \RAM|memRAM~2669_combout\;
\RAM|ALT_INV_memRAM~1986_q\ <= NOT \RAM|memRAM~1986_q\;
\RAM|ALT_INV_memRAM~1858_q\ <= NOT \RAM|memRAM~1858_q\;
\RAM|ALT_INV_memRAM~1730_q\ <= NOT \RAM|memRAM~1730_q\;
\RAM|ALT_INV_memRAM~1602_q\ <= NOT \RAM|memRAM~1602_q\;
\RAM|ALT_INV_memRAM~2668_combout\ <= NOT \RAM|memRAM~2668_combout\;
\RAM|ALT_INV_memRAM~2667_combout\ <= NOT \RAM|memRAM~2667_combout\;
\RAM|ALT_INV_memRAM~1570_q\ <= NOT \RAM|memRAM~1570_q\;
\RAM|ALT_INV_memRAM~1538_q\ <= NOT \RAM|memRAM~1538_q\;
\RAM|ALT_INV_memRAM~1506_q\ <= NOT \RAM|memRAM~1506_q\;
\RAM|ALT_INV_memRAM~1474_q\ <= NOT \RAM|memRAM~1474_q\;
\RAM|ALT_INV_memRAM~2666_combout\ <= NOT \RAM|memRAM~2666_combout\;
\RAM|ALT_INV_memRAM~1442_q\ <= NOT \RAM|memRAM~1442_q\;
\RAM|ALT_INV_memRAM~1410_q\ <= NOT \RAM|memRAM~1410_q\;
\RAM|ALT_INV_memRAM~1378_q\ <= NOT \RAM|memRAM~1378_q\;
\RAM|ALT_INV_memRAM~1346_q\ <= NOT \RAM|memRAM~1346_q\;
\RAM|ALT_INV_memRAM~2665_combout\ <= NOT \RAM|memRAM~2665_combout\;
\RAM|ALT_INV_memRAM~1314_q\ <= NOT \RAM|memRAM~1314_q\;
\RAM|ALT_INV_memRAM~1282_q\ <= NOT \RAM|memRAM~1282_q\;
\RAM|ALT_INV_memRAM~1250_q\ <= NOT \RAM|memRAM~1250_q\;
\RAM|ALT_INV_memRAM~1218_q\ <= NOT \RAM|memRAM~1218_q\;
\RAM|ALT_INV_memRAM~2664_combout\ <= NOT \RAM|memRAM~2664_combout\;
\RAM|ALT_INV_memRAM~1186_q\ <= NOT \RAM|memRAM~1186_q\;
\RAM|ALT_INV_memRAM~1154_q\ <= NOT \RAM|memRAM~1154_q\;
\RAM|ALT_INV_memRAM~1122_q\ <= NOT \RAM|memRAM~1122_q\;
\RAM|ALT_INV_memRAM~1090_q\ <= NOT \RAM|memRAM~1090_q\;
\RAM|ALT_INV_memRAM~2663_combout\ <= NOT \RAM|memRAM~2663_combout\;
\RAM|ALT_INV_memRAM~2662_combout\ <= NOT \RAM|memRAM~2662_combout\;
\RAM|ALT_INV_memRAM~1058_q\ <= NOT \RAM|memRAM~1058_q\;
\RAM|ALT_INV_memRAM~930_q\ <= NOT \RAM|memRAM~930_q\;
\RAM|ALT_INV_memRAM~802_q\ <= NOT \RAM|memRAM~802_q\;
\RAM|ALT_INV_memRAM~674_q\ <= NOT \RAM|memRAM~674_q\;
\RAM|ALT_INV_memRAM~2661_combout\ <= NOT \RAM|memRAM~2661_combout\;
\RAM|ALT_INV_memRAM~1026_q\ <= NOT \RAM|memRAM~1026_q\;
\RAM|ALT_INV_memRAM~898_q\ <= NOT \RAM|memRAM~898_q\;
\RAM|ALT_INV_memRAM~770_q\ <= NOT \RAM|memRAM~770_q\;
\RAM|ALT_INV_memRAM~642_q\ <= NOT \RAM|memRAM~642_q\;
\RAM|ALT_INV_memRAM~2660_combout\ <= NOT \RAM|memRAM~2660_combout\;
\RAM|ALT_INV_memRAM~994_q\ <= NOT \RAM|memRAM~994_q\;
\RAM|ALT_INV_memRAM~866_q\ <= NOT \RAM|memRAM~866_q\;
\RAM|ALT_INV_memRAM~738_q\ <= NOT \RAM|memRAM~738_q\;
\RAM|ALT_INV_memRAM~610_q\ <= NOT \RAM|memRAM~610_q\;
\RAM|ALT_INV_memRAM~2659_combout\ <= NOT \RAM|memRAM~2659_combout\;
\RAM|ALT_INV_memRAM~962_q\ <= NOT \RAM|memRAM~962_q\;
\RAM|ALT_INV_memRAM~834_q\ <= NOT \RAM|memRAM~834_q\;
\RAM|ALT_INV_memRAM~706_q\ <= NOT \RAM|memRAM~706_q\;
\RAM|ALT_INV_memRAM~578_q\ <= NOT \RAM|memRAM~578_q\;
\RAM|ALT_INV_memRAM~2658_combout\ <= NOT \RAM|memRAM~2658_combout\;
\RAM|ALT_INV_memRAM~2657_combout\ <= NOT \RAM|memRAM~2657_combout\;
\RAM|ALT_INV_memRAM~546_q\ <= NOT \RAM|memRAM~546_q\;
\RAM|ALT_INV_memRAM~418_q\ <= NOT \RAM|memRAM~418_q\;
\RAM|ALT_INV_memRAM~290_q\ <= NOT \RAM|memRAM~290_q\;
\RAM|ALT_INV_memRAM~162_q\ <= NOT \RAM|memRAM~162_q\;
\RAM|ALT_INV_memRAM~2656_combout\ <= NOT \RAM|memRAM~2656_combout\;
\RAM|ALT_INV_memRAM~514_q\ <= NOT \RAM|memRAM~514_q\;
\RAM|ALT_INV_memRAM~386_q\ <= NOT \RAM|memRAM~386_q\;
\RAM|ALT_INV_memRAM~258_q\ <= NOT \RAM|memRAM~258_q\;
\RAM|ALT_INV_memRAM~130_q\ <= NOT \RAM|memRAM~130_q\;
\RAM|ALT_INV_memRAM~2655_combout\ <= NOT \RAM|memRAM~2655_combout\;
\RAM|ALT_INV_memRAM~482_q\ <= NOT \RAM|memRAM~482_q\;
\RAM|ALT_INV_memRAM~354_q\ <= NOT \RAM|memRAM~354_q\;
\RAM|ALT_INV_memRAM~226_q\ <= NOT \RAM|memRAM~226_q\;
\RAM|ALT_INV_memRAM~98_q\ <= NOT \RAM|memRAM~98_q\;
\RAM|ALT_INV_memRAM~2654_combout\ <= NOT \RAM|memRAM~2654_combout\;
\RAM|ALT_INV_memRAM~450_q\ <= NOT \RAM|memRAM~450_q\;
\RAM|ALT_INV_memRAM~322_q\ <= NOT \RAM|memRAM~322_q\;
\RAM|ALT_INV_memRAM~194_q\ <= NOT \RAM|memRAM~194_q\;
\RAM|ALT_INV_memRAM~66_q\ <= NOT \RAM|memRAM~66_q\;
\RAM|ALT_INV_memRAM~2652_combout\ <= NOT \RAM|memRAM~2652_combout\;
\RAM|ALT_INV_memRAM~2651_combout\ <= NOT \RAM|memRAM~2651_combout\;
\RAM|ALT_INV_memRAM~2081_q\ <= NOT \RAM|memRAM~2081_q\;
\RAM|ALT_INV_memRAM~1569_q\ <= NOT \RAM|memRAM~1569_q\;
\RAM|ALT_INV_memRAM~1057_q\ <= NOT \RAM|memRAM~1057_q\;
\RAM|ALT_INV_memRAM~545_q\ <= NOT \RAM|memRAM~545_q\;
\RAM|ALT_INV_memRAM~2650_combout\ <= NOT \RAM|memRAM~2650_combout\;
\RAM|ALT_INV_memRAM~2049_q\ <= NOT \RAM|memRAM~2049_q\;
\RAM|ALT_INV_memRAM~1537_q\ <= NOT \RAM|memRAM~1537_q\;
\RAM|ALT_INV_memRAM~1025_q\ <= NOT \RAM|memRAM~1025_q\;
\RAM|ALT_INV_memRAM~513_q\ <= NOT \RAM|memRAM~513_q\;
\RAM|ALT_INV_memRAM~2649_combout\ <= NOT \RAM|memRAM~2649_combout\;
\RAM|ALT_INV_memRAM~2017_q\ <= NOT \RAM|memRAM~2017_q\;
\RAM|ALT_INV_memRAM~1505_q\ <= NOT \RAM|memRAM~1505_q\;
\RAM|ALT_INV_memRAM~993_q\ <= NOT \RAM|memRAM~993_q\;
\RAM|ALT_INV_memRAM~481_q\ <= NOT \RAM|memRAM~481_q\;
\RAM|ALT_INV_memRAM~2648_combout\ <= NOT \RAM|memRAM~2648_combout\;
\RAM|ALT_INV_memRAM~1985_q\ <= NOT \RAM|memRAM~1985_q\;
\RAM|ALT_INV_memRAM~1473_q\ <= NOT \RAM|memRAM~1473_q\;
\RAM|ALT_INV_memRAM~961_q\ <= NOT \RAM|memRAM~961_q\;
\RAM|ALT_INV_memRAM~449_q\ <= NOT \RAM|memRAM~449_q\;
\RAM|ALT_INV_memRAM~2647_combout\ <= NOT \RAM|memRAM~2647_combout\;
\RAM|ALT_INV_memRAM~2646_combout\ <= NOT \RAM|memRAM~2646_combout\;
\RAM|ALT_INV_memRAM~1953_q\ <= NOT \RAM|memRAM~1953_q\;
\RAM|ALT_INV_memRAM~1921_q\ <= NOT \RAM|memRAM~1921_q\;
\RAM|ALT_INV_memRAM~1889_q\ <= NOT \RAM|memRAM~1889_q\;
\RAM|ALT_INV_memRAM~1857_q\ <= NOT \RAM|memRAM~1857_q\;
\RAM|ALT_INV_memRAM~2645_combout\ <= NOT \RAM|memRAM~2645_combout\;
\RAM|ALT_INV_memRAM~1441_q\ <= NOT \RAM|memRAM~1441_q\;
\RAM|ALT_INV_memRAM~1409_q\ <= NOT \RAM|memRAM~1409_q\;
\RAM|ALT_INV_memRAM~1377_q\ <= NOT \RAM|memRAM~1377_q\;
\RAM|ALT_INV_memRAM~1345_q\ <= NOT \RAM|memRAM~1345_q\;
\RAM|ALT_INV_memRAM~2644_combout\ <= NOT \RAM|memRAM~2644_combout\;
\RAM|ALT_INV_memRAM~929_q\ <= NOT \RAM|memRAM~929_q\;
\RAM|ALT_INV_memRAM~897_q\ <= NOT \RAM|memRAM~897_q\;
\RAM|ALT_INV_memRAM~865_q\ <= NOT \RAM|memRAM~865_q\;
\RAM|ALT_INV_memRAM~833_q\ <= NOT \RAM|memRAM~833_q\;
\RAM|ALT_INV_memRAM~2643_combout\ <= NOT \RAM|memRAM~2643_combout\;
\RAM|ALT_INV_memRAM~417_q\ <= NOT \RAM|memRAM~417_q\;
\RAM|ALT_INV_memRAM~385_q\ <= NOT \RAM|memRAM~385_q\;
\RAM|ALT_INV_memRAM~353_q\ <= NOT \RAM|memRAM~353_q\;
\RAM|ALT_INV_memRAM~321_q\ <= NOT \RAM|memRAM~321_q\;
\RAM|ALT_INV_memRAM~2642_combout\ <= NOT \RAM|memRAM~2642_combout\;
\RAM|ALT_INV_memRAM~2641_combout\ <= NOT \RAM|memRAM~2641_combout\;
\RAM|ALT_INV_memRAM~1825_q\ <= NOT \RAM|memRAM~1825_q\;
\RAM|ALT_INV_memRAM~1793_q\ <= NOT \RAM|memRAM~1793_q\;
\RAM|ALT_INV_memRAM~1761_q\ <= NOT \RAM|memRAM~1761_q\;
\RAM|ALT_INV_memRAM~1729_q\ <= NOT \RAM|memRAM~1729_q\;
\RAM|ALT_INV_memRAM~2640_combout\ <= NOT \RAM|memRAM~2640_combout\;
\RAM|ALT_INV_memRAM~1313_q\ <= NOT \RAM|memRAM~1313_q\;
\RAM|ALT_INV_memRAM~1281_q\ <= NOT \RAM|memRAM~1281_q\;
\RAM|ALT_INV_memRAM~1249_q\ <= NOT \RAM|memRAM~1249_q\;
\RAM|ALT_INV_memRAM~1217_q\ <= NOT \RAM|memRAM~1217_q\;
\RAM|ALT_INV_memRAM~2639_combout\ <= NOT \RAM|memRAM~2639_combout\;
\RAM|ALT_INV_memRAM~801_q\ <= NOT \RAM|memRAM~801_q\;
\RAM|ALT_INV_memRAM~769_q\ <= NOT \RAM|memRAM~769_q\;
\RAM|ALT_INV_memRAM~737_q\ <= NOT \RAM|memRAM~737_q\;
\RAM|ALT_INV_memRAM~705_q\ <= NOT \RAM|memRAM~705_q\;
\RAM|ALT_INV_memRAM~2638_combout\ <= NOT \RAM|memRAM~2638_combout\;
\RAM|ALT_INV_memRAM~289_q\ <= NOT \RAM|memRAM~289_q\;
\RAM|ALT_INV_memRAM~257_q\ <= NOT \RAM|memRAM~257_q\;
\RAM|ALT_INV_memRAM~225_q\ <= NOT \RAM|memRAM~225_q\;
\RAM|ALT_INV_memRAM~193_q\ <= NOT \RAM|memRAM~193_q\;
\RAM|ALT_INV_memRAM~2637_combout\ <= NOT \RAM|memRAM~2637_combout\;
\RAM|ALT_INV_memRAM~2636_combout\ <= NOT \RAM|memRAM~2636_combout\;
\RAM|ALT_INV_memRAM~1697_q\ <= NOT \RAM|memRAM~1697_q\;
\RAM|ALT_INV_memRAM~1665_q\ <= NOT \RAM|memRAM~1665_q\;
\RAM|ALT_INV_memRAM~1633_q\ <= NOT \RAM|memRAM~1633_q\;
\RAM|ALT_INV_memRAM~1601_q\ <= NOT \RAM|memRAM~1601_q\;
\RAM|ALT_INV_memRAM~2635_combout\ <= NOT \RAM|memRAM~2635_combout\;
\RAM|ALT_INV_memRAM~1185_q\ <= NOT \RAM|memRAM~1185_q\;
\RAM|ALT_INV_memRAM~1153_q\ <= NOT \RAM|memRAM~1153_q\;
\RAM|ALT_INV_memRAM~1121_q\ <= NOT \RAM|memRAM~1121_q\;
\RAM|ALT_INV_memRAM~1089_q\ <= NOT \RAM|memRAM~1089_q\;
\RAM|ALT_INV_memRAM~2634_combout\ <= NOT \RAM|memRAM~2634_combout\;
\RAM|ALT_INV_memRAM~673_q\ <= NOT \RAM|memRAM~673_q\;
\RAM|ALT_INV_memRAM~641_q\ <= NOT \RAM|memRAM~641_q\;
\RAM|ALT_INV_memRAM~609_q\ <= NOT \RAM|memRAM~609_q\;
\RAM|ALT_INV_memRAM~577_q\ <= NOT \RAM|memRAM~577_q\;
\RAM|ALT_INV_memRAM~2633_combout\ <= NOT \RAM|memRAM~2633_combout\;
\RAM|ALT_INV_memRAM~161_q\ <= NOT \RAM|memRAM~161_q\;
\RAM|ALT_INV_memRAM~129_q\ <= NOT \RAM|memRAM~129_q\;
\RAM|ALT_INV_memRAM~97_q\ <= NOT \RAM|memRAM~97_q\;
\RAM|ALT_INV_memRAM~65_q\ <= NOT \RAM|memRAM~65_q\;
\RAM|ALT_INV_memRAM~2631_combout\ <= NOT \RAM|memRAM~2631_combout\;
\RAM|ALT_INV_memRAM~2630_combout\ <= NOT \RAM|memRAM~2630_combout\;
\RAM|ALT_INV_memRAM~2080_q\ <= NOT \RAM|memRAM~2080_q\;
\RAM|ALT_INV_memRAM~1952_q\ <= NOT \RAM|memRAM~1952_q\;
\RAM|ALT_INV_memRAM~1824_q\ <= NOT \RAM|memRAM~1824_q\;
\RAM|ALT_INV_memRAM~1696_q\ <= NOT \RAM|memRAM~1696_q\;
\RAM|ALT_INV_memRAM~2629_combout\ <= NOT \RAM|memRAM~2629_combout\;
\RAM|ALT_INV_memRAM~1568_q\ <= NOT \RAM|memRAM~1568_q\;
\RAM|ALT_INV_memRAM~1440_q\ <= NOT \RAM|memRAM~1440_q\;
\RAM|ALT_INV_memRAM~1312_q\ <= NOT \RAM|memRAM~1312_q\;
\RAM|ALT_INV_memRAM~1184_q\ <= NOT \RAM|memRAM~1184_q\;
\RAM|ALT_INV_memRAM~2628_combout\ <= NOT \RAM|memRAM~2628_combout\;
\RAM|ALT_INV_memRAM~1056_q\ <= NOT \RAM|memRAM~1056_q\;
\RAM|ALT_INV_memRAM~928_q\ <= NOT \RAM|memRAM~928_q\;
\RAM|ALT_INV_memRAM~800_q\ <= NOT \RAM|memRAM~800_q\;
\RAM|ALT_INV_memRAM~672_q\ <= NOT \RAM|memRAM~672_q\;
\RAM|ALT_INV_memRAM~2627_combout\ <= NOT \RAM|memRAM~2627_combout\;
\RAM|ALT_INV_memRAM~544_q\ <= NOT \RAM|memRAM~544_q\;
\RAM|ALT_INV_memRAM~416_q\ <= NOT \RAM|memRAM~416_q\;
\RAM|ALT_INV_memRAM~288_q\ <= NOT \RAM|memRAM~288_q\;
\RAM|ALT_INV_memRAM~160_q\ <= NOT \RAM|memRAM~160_q\;
\RAM|ALT_INV_memRAM~2626_combout\ <= NOT \RAM|memRAM~2626_combout\;
\RAM|ALT_INV_memRAM~2625_combout\ <= NOT \RAM|memRAM~2625_combout\;
\RAM|ALT_INV_memRAM~2048_q\ <= NOT \RAM|memRAM~2048_q\;
\RAM|ALT_INV_memRAM~1536_q\ <= NOT \RAM|memRAM~1536_q\;
\RAM|ALT_INV_memRAM~1024_q\ <= NOT \RAM|memRAM~1024_q\;
\RAM|ALT_INV_memRAM~512_q\ <= NOT \RAM|memRAM~512_q\;
\RAM|ALT_INV_memRAM~2624_combout\ <= NOT \RAM|memRAM~2624_combout\;
\RAM|ALT_INV_memRAM~1920_q\ <= NOT \RAM|memRAM~1920_q\;
\RAM|ALT_INV_memRAM~1408_q\ <= NOT \RAM|memRAM~1408_q\;
\RAM|ALT_INV_memRAM~896_q\ <= NOT \RAM|memRAM~896_q\;
\RAM|ALT_INV_memRAM~384_q\ <= NOT \RAM|memRAM~384_q\;
\RAM|ALT_INV_memRAM~2623_combout\ <= NOT \RAM|memRAM~2623_combout\;
\RAM|ALT_INV_memRAM~1792_q\ <= NOT \RAM|memRAM~1792_q\;
\RAM|ALT_INV_memRAM~1280_q\ <= NOT \RAM|memRAM~1280_q\;
\RAM|ALT_INV_memRAM~768_q\ <= NOT \RAM|memRAM~768_q\;
\RAM|ALT_INV_memRAM~256_q\ <= NOT \RAM|memRAM~256_q\;
\RAM|ALT_INV_memRAM~2622_combout\ <= NOT \RAM|memRAM~2622_combout\;
\RAM|ALT_INV_memRAM~1664_q\ <= NOT \RAM|memRAM~1664_q\;
\RAM|ALT_INV_memRAM~1152_q\ <= NOT \RAM|memRAM~1152_q\;
\RAM|ALT_INV_memRAM~640_q\ <= NOT \RAM|memRAM~640_q\;
\RAM|ALT_INV_memRAM~128_q\ <= NOT \RAM|memRAM~128_q\;
\RAM|ALT_INV_memRAM~2621_combout\ <= NOT \RAM|memRAM~2621_combout\;
\RAM|ALT_INV_memRAM~2620_combout\ <= NOT \RAM|memRAM~2620_combout\;
\RAM|ALT_INV_memRAM~2016_q\ <= NOT \RAM|memRAM~2016_q\;
\RAM|ALT_INV_memRAM~1504_q\ <= NOT \RAM|memRAM~1504_q\;
\RAM|ALT_INV_memRAM~992_q\ <= NOT \RAM|memRAM~992_q\;
\RAM|ALT_INV_memRAM~480_q\ <= NOT \RAM|memRAM~480_q\;
\RAM|ALT_INV_memRAM~2619_combout\ <= NOT \RAM|memRAM~2619_combout\;
\RAM|ALT_INV_memRAM~1888_q\ <= NOT \RAM|memRAM~1888_q\;
\RAM|ALT_INV_memRAM~1376_q\ <= NOT \RAM|memRAM~1376_q\;
\RAM|ALT_INV_memRAM~864_q\ <= NOT \RAM|memRAM~864_q\;
\RAM|ALT_INV_memRAM~352_q\ <= NOT \RAM|memRAM~352_q\;
\RAM|ALT_INV_memRAM~2618_combout\ <= NOT \RAM|memRAM~2618_combout\;
\RAM|ALT_INV_memRAM~1760_q\ <= NOT \RAM|memRAM~1760_q\;
\RAM|ALT_INV_memRAM~1248_q\ <= NOT \RAM|memRAM~1248_q\;
\RAM|ALT_INV_memRAM~736_q\ <= NOT \RAM|memRAM~736_q\;
\RAM|ALT_INV_memRAM~224_q\ <= NOT \RAM|memRAM~224_q\;
\RAM|ALT_INV_memRAM~2617_combout\ <= NOT \RAM|memRAM~2617_combout\;
\RAM|ALT_INV_memRAM~1632_q\ <= NOT \RAM|memRAM~1632_q\;
\RAM|ALT_INV_memRAM~1120_q\ <= NOT \RAM|memRAM~1120_q\;
\RAM|ALT_INV_memRAM~608_q\ <= NOT \RAM|memRAM~608_q\;
\RAM|ALT_INV_memRAM~96_q\ <= NOT \RAM|memRAM~96_q\;
\RAM|ALT_INV_memRAM~2616_combout\ <= NOT \RAM|memRAM~2616_combout\;
\RAM|ALT_INV_memRAM~2615_combout\ <= NOT \RAM|memRAM~2615_combout\;
\RAM|ALT_INV_memRAM~1984_q\ <= NOT \RAM|memRAM~1984_q\;
\RAM|ALT_INV_memRAM~1472_q\ <= NOT \RAM|memRAM~1472_q\;
\RAM|ALT_INV_memRAM~960_q\ <= NOT \RAM|memRAM~960_q\;
\RAM|ALT_INV_memRAM~448_q\ <= NOT \RAM|memRAM~448_q\;
\RAM|ALT_INV_memRAM~2614_combout\ <= NOT \RAM|memRAM~2614_combout\;
\RAM|ALT_INV_memRAM~1856_q\ <= NOT \RAM|memRAM~1856_q\;
\RAM|ALT_INV_memRAM~1344_q\ <= NOT \RAM|memRAM~1344_q\;
\RAM|ALT_INV_memRAM~832_q\ <= NOT \RAM|memRAM~832_q\;
\RAM|ALT_INV_memRAM~320_q\ <= NOT \RAM|memRAM~320_q\;
\RAM|ALT_INV_memRAM~2613_combout\ <= NOT \RAM|memRAM~2613_combout\;
\RAM|ALT_INV_memRAM~1728_q\ <= NOT \RAM|memRAM~1728_q\;
\RAM|ALT_INV_memRAM~1216_q\ <= NOT \RAM|memRAM~1216_q\;
\RAM|ALT_INV_memRAM~704_q\ <= NOT \RAM|memRAM~704_q\;
\RAM|ALT_INV_memRAM~192_q\ <= NOT \RAM|memRAM~192_q\;
\RAM|ALT_INV_memRAM~2612_combout\ <= NOT \RAM|memRAM~2612_combout\;
\RAM|ALT_INV_memRAM~1600_q\ <= NOT \RAM|memRAM~1600_q\;
\RAM|ALT_INV_memRAM~1088_q\ <= NOT \RAM|memRAM~1088_q\;
\RAM|ALT_INV_memRAM~576_q\ <= NOT \RAM|memRAM~576_q\;
\RAM|ALT_INV_memRAM~64_q\ <= NOT \RAM|memRAM~64_q\;
\RAM|ALT_INV_memRAM~2610_combout\ <= NOT \RAM|memRAM~2610_combout\;
\RAM|ALT_INV_memRAM~2609_combout\ <= NOT \RAM|memRAM~2609_combout\;
\RAM|ALT_INV_memRAM~2079_q\ <= NOT \RAM|memRAM~2079_q\;
\RAM|ALT_INV_memRAM~1951_q\ <= NOT \RAM|memRAM~1951_q\;
\RAM|ALT_INV_memRAM~1823_q\ <= NOT \RAM|memRAM~1823_q\;
\RAM|ALT_INV_memRAM~1695_q\ <= NOT \RAM|memRAM~1695_q\;
\RAM|ALT_INV_memRAM~2608_combout\ <= NOT \RAM|memRAM~2608_combout\;
\RAM|ALT_INV_memRAM~2047_q\ <= NOT \RAM|memRAM~2047_q\;
\RAM|ALT_INV_memRAM~1919_q\ <= NOT \RAM|memRAM~1919_q\;
\RAM|ALT_INV_memRAM~1791_q\ <= NOT \RAM|memRAM~1791_q\;
\RAM|ALT_INV_memRAM~1663_q\ <= NOT \RAM|memRAM~1663_q\;
\RAM|ALT_INV_memRAM~2607_combout\ <= NOT \RAM|memRAM~2607_combout\;
\RAM|ALT_INV_memRAM~2015_q\ <= NOT \RAM|memRAM~2015_q\;
\RAM|ALT_INV_memRAM~1887_q\ <= NOT \RAM|memRAM~1887_q\;
\RAM|ALT_INV_memRAM~1759_q\ <= NOT \RAM|memRAM~1759_q\;
\RAM|ALT_INV_memRAM~1631_q\ <= NOT \RAM|memRAM~1631_q\;
\RAM|ALT_INV_memRAM~2606_combout\ <= NOT \RAM|memRAM~2606_combout\;
\RAM|ALT_INV_memRAM~1983_q\ <= NOT \RAM|memRAM~1983_q\;
\RAM|ALT_INV_memRAM~1855_q\ <= NOT \RAM|memRAM~1855_q\;
\RAM|ALT_INV_memRAM~1727_q\ <= NOT \RAM|memRAM~1727_q\;
\RAM|ALT_INV_memRAM~1599_q\ <= NOT \RAM|memRAM~1599_q\;
\RAM|ALT_INV_memRAM~2605_combout\ <= NOT \RAM|memRAM~2605_combout\;
\RAM|ALT_INV_memRAM~2604_combout\ <= NOT \RAM|memRAM~2604_combout\;
\RAM|ALT_INV_memRAM~1567_q\ <= NOT \RAM|memRAM~1567_q\;
\RAM|ALT_INV_memRAM~1535_q\ <= NOT \RAM|memRAM~1535_q\;
\RAM|ALT_INV_memRAM~1503_q\ <= NOT \RAM|memRAM~1503_q\;
\RAM|ALT_INV_memRAM~1471_q\ <= NOT \RAM|memRAM~1471_q\;
\RAM|ALT_INV_memRAM~2603_combout\ <= NOT \RAM|memRAM~2603_combout\;
\RAM|ALT_INV_memRAM~1439_q\ <= NOT \RAM|memRAM~1439_q\;
\RAM|ALT_INV_memRAM~1407_q\ <= NOT \RAM|memRAM~1407_q\;
\RAM|ALT_INV_memRAM~1375_q\ <= NOT \RAM|memRAM~1375_q\;
\RAM|ALT_INV_memRAM~1343_q\ <= NOT \RAM|memRAM~1343_q\;
\RAM|ALT_INV_memRAM~2602_combout\ <= NOT \RAM|memRAM~2602_combout\;
\RAM|ALT_INV_memRAM~1311_q\ <= NOT \RAM|memRAM~1311_q\;
\RAM|ALT_INV_memRAM~1279_q\ <= NOT \RAM|memRAM~1279_q\;
\RAM|ALT_INV_memRAM~1247_q\ <= NOT \RAM|memRAM~1247_q\;
\RAM|ALT_INV_memRAM~1215_q\ <= NOT \RAM|memRAM~1215_q\;
\RAM|ALT_INV_memRAM~2601_combout\ <= NOT \RAM|memRAM~2601_combout\;
\RAM|ALT_INV_memRAM~1183_q\ <= NOT \RAM|memRAM~1183_q\;
\RAM|ALT_INV_memRAM~1151_q\ <= NOT \RAM|memRAM~1151_q\;
\RAM|ALT_INV_memRAM~1119_q\ <= NOT \RAM|memRAM~1119_q\;
\RAM|ALT_INV_memRAM~1087_q\ <= NOT \RAM|memRAM~1087_q\;
\RAM|ALT_INV_memRAM~2600_combout\ <= NOT \RAM|memRAM~2600_combout\;
\RAM|ALT_INV_memRAM~2599_combout\ <= NOT \RAM|memRAM~2599_combout\;
\RAM|ALT_INV_memRAM~1055_q\ <= NOT \RAM|memRAM~1055_q\;
\RAM|ALT_INV_memRAM~927_q\ <= NOT \RAM|memRAM~927_q\;
\RAM|ALT_INV_memRAM~799_q\ <= NOT \RAM|memRAM~799_q\;
\RAM|ALT_INV_memRAM~671_q\ <= NOT \RAM|memRAM~671_q\;
\RAM|ALT_INV_memRAM~2598_combout\ <= NOT \RAM|memRAM~2598_combout\;
\RAM|ALT_INV_memRAM~1023_q\ <= NOT \RAM|memRAM~1023_q\;
\RAM|ALT_INV_memRAM~895_q\ <= NOT \RAM|memRAM~895_q\;
\RAM|ALT_INV_memRAM~767_q\ <= NOT \RAM|memRAM~767_q\;
\RAM|ALT_INV_memRAM~639_q\ <= NOT \RAM|memRAM~639_q\;
\RAM|ALT_INV_memRAM~2597_combout\ <= NOT \RAM|memRAM~2597_combout\;
\RAM|ALT_INV_memRAM~991_q\ <= NOT \RAM|memRAM~991_q\;
\RAM|ALT_INV_memRAM~863_q\ <= NOT \RAM|memRAM~863_q\;
\RAM|ALT_INV_memRAM~735_q\ <= NOT \RAM|memRAM~735_q\;
\RAM|ALT_INV_memRAM~607_q\ <= NOT \RAM|memRAM~607_q\;
\RAM|ALT_INV_memRAM~2596_combout\ <= NOT \RAM|memRAM~2596_combout\;
\RAM|ALT_INV_memRAM~959_q\ <= NOT \RAM|memRAM~959_q\;
\RAM|ALT_INV_memRAM~831_q\ <= NOT \RAM|memRAM~831_q\;
\RAM|ALT_INV_memRAM~703_q\ <= NOT \RAM|memRAM~703_q\;
\RAM|ALT_INV_memRAM~575_q\ <= NOT \RAM|memRAM~575_q\;
\RAM|ALT_INV_memRAM~2595_combout\ <= NOT \RAM|memRAM~2595_combout\;
\RAM|ALT_INV_memRAM~2594_combout\ <= NOT \RAM|memRAM~2594_combout\;
\RAM|ALT_INV_memRAM~543_q\ <= NOT \RAM|memRAM~543_q\;
\RAM|ALT_INV_memRAM~415_q\ <= NOT \RAM|memRAM~415_q\;
\RAM|ALT_INV_memRAM~287_q\ <= NOT \RAM|memRAM~287_q\;
\RAM|ALT_INV_memRAM~159_q\ <= NOT \RAM|memRAM~159_q\;
\RAM|ALT_INV_memRAM~2593_combout\ <= NOT \RAM|memRAM~2593_combout\;
\RAM|ALT_INV_memRAM~511_q\ <= NOT \RAM|memRAM~511_q\;
\RAM|ALT_INV_memRAM~383_q\ <= NOT \RAM|memRAM~383_q\;
\RAM|ALT_INV_memRAM~255_q\ <= NOT \RAM|memRAM~255_q\;
\RAM|ALT_INV_memRAM~127_q\ <= NOT \RAM|memRAM~127_q\;
\RAM|ALT_INV_memRAM~2592_combout\ <= NOT \RAM|memRAM~2592_combout\;
\RAM|ALT_INV_memRAM~479_q\ <= NOT \RAM|memRAM~479_q\;
\RAM|ALT_INV_memRAM~351_q\ <= NOT \RAM|memRAM~351_q\;
\RAM|ALT_INV_memRAM~223_q\ <= NOT \RAM|memRAM~223_q\;
\RAM|ALT_INV_memRAM~95_q\ <= NOT \RAM|memRAM~95_q\;
\RAM|ALT_INV_memRAM~2591_combout\ <= NOT \RAM|memRAM~2591_combout\;
\RAM|ALT_INV_memRAM~447_q\ <= NOT \RAM|memRAM~447_q\;
\RAM|ALT_INV_memRAM~319_q\ <= NOT \RAM|memRAM~319_q\;
\RAM|ALT_INV_memRAM~191_q\ <= NOT \RAM|memRAM~191_q\;
\RAM|ALT_INV_memRAM~63_q\ <= NOT \RAM|memRAM~63_q\;
\RAM|ALT_INV_memRAM~2589_combout\ <= NOT \RAM|memRAM~2589_combout\;
\RAM|ALT_INV_memRAM~2588_combout\ <= NOT \RAM|memRAM~2588_combout\;
\RAM|ALT_INV_memRAM~2078_q\ <= NOT \RAM|memRAM~2078_q\;
\RAM|ALT_INV_memRAM~1566_q\ <= NOT \RAM|memRAM~1566_q\;
\RAM|ALT_INV_memRAM~1054_q\ <= NOT \RAM|memRAM~1054_q\;
\RAM|ALT_INV_memRAM~542_q\ <= NOT \RAM|memRAM~542_q\;
\RAM|ALT_INV_memRAM~2587_combout\ <= NOT \RAM|memRAM~2587_combout\;
\RAM|ALT_INV_memRAM~2046_q\ <= NOT \RAM|memRAM~2046_q\;
\RAM|ALT_INV_memRAM~1534_q\ <= NOT \RAM|memRAM~1534_q\;
\RAM|ALT_INV_memRAM~1022_q\ <= NOT \RAM|memRAM~1022_q\;
\RAM|ALT_INV_memRAM~510_q\ <= NOT \RAM|memRAM~510_q\;
\RAM|ALT_INV_memRAM~2586_combout\ <= NOT \RAM|memRAM~2586_combout\;
\RAM|ALT_INV_memRAM~2014_q\ <= NOT \RAM|memRAM~2014_q\;
\RAM|ALT_INV_memRAM~1502_q\ <= NOT \RAM|memRAM~1502_q\;
\RAM|ALT_INV_memRAM~990_q\ <= NOT \RAM|memRAM~990_q\;
\RAM|ALT_INV_memRAM~478_q\ <= NOT \RAM|memRAM~478_q\;
\RAM|ALT_INV_memRAM~2585_combout\ <= NOT \RAM|memRAM~2585_combout\;
\RAM|ALT_INV_memRAM~1982_q\ <= NOT \RAM|memRAM~1982_q\;
\RAM|ALT_INV_memRAM~1470_q\ <= NOT \RAM|memRAM~1470_q\;
\RAM|ALT_INV_memRAM~958_q\ <= NOT \RAM|memRAM~958_q\;
\RAM|ALT_INV_memRAM~446_q\ <= NOT \RAM|memRAM~446_q\;
\RAM|ALT_INV_memRAM~2584_combout\ <= NOT \RAM|memRAM~2584_combout\;
\RAM|ALT_INV_memRAM~2583_combout\ <= NOT \RAM|memRAM~2583_combout\;
\RAM|ALT_INV_memRAM~1950_q\ <= NOT \RAM|memRAM~1950_q\;
\RAM|ALT_INV_memRAM~1918_q\ <= NOT \RAM|memRAM~1918_q\;
\RAM|ALT_INV_memRAM~1886_q\ <= NOT \RAM|memRAM~1886_q\;
\RAM|ALT_INV_memRAM~1854_q\ <= NOT \RAM|memRAM~1854_q\;
\RAM|ALT_INV_memRAM~2582_combout\ <= NOT \RAM|memRAM~2582_combout\;
\RAM|ALT_INV_memRAM~1438_q\ <= NOT \RAM|memRAM~1438_q\;
\RAM|ALT_INV_memRAM~1406_q\ <= NOT \RAM|memRAM~1406_q\;
\RAM|ALT_INV_memRAM~1374_q\ <= NOT \RAM|memRAM~1374_q\;
\RAM|ALT_INV_memRAM~1342_q\ <= NOT \RAM|memRAM~1342_q\;
\RAM|ALT_INV_memRAM~2581_combout\ <= NOT \RAM|memRAM~2581_combout\;
\RAM|ALT_INV_memRAM~926_q\ <= NOT \RAM|memRAM~926_q\;
\RAM|ALT_INV_memRAM~894_q\ <= NOT \RAM|memRAM~894_q\;
\RAM|ALT_INV_memRAM~862_q\ <= NOT \RAM|memRAM~862_q\;
\RAM|ALT_INV_memRAM~830_q\ <= NOT \RAM|memRAM~830_q\;
\RAM|ALT_INV_memRAM~2580_combout\ <= NOT \RAM|memRAM~2580_combout\;
\RAM|ALT_INV_memRAM~414_q\ <= NOT \RAM|memRAM~414_q\;
\RAM|ALT_INV_memRAM~382_q\ <= NOT \RAM|memRAM~382_q\;
\RAM|ALT_INV_memRAM~350_q\ <= NOT \RAM|memRAM~350_q\;
\RAM|ALT_INV_memRAM~318_q\ <= NOT \RAM|memRAM~318_q\;
\RAM|ALT_INV_memRAM~2579_combout\ <= NOT \RAM|memRAM~2579_combout\;
\RAM|ALT_INV_memRAM~2578_combout\ <= NOT \RAM|memRAM~2578_combout\;
\RAM|ALT_INV_memRAM~1822_q\ <= NOT \RAM|memRAM~1822_q\;
\RAM|ALT_INV_memRAM~1790_q\ <= NOT \RAM|memRAM~1790_q\;
\RAM|ALT_INV_memRAM~1758_q\ <= NOT \RAM|memRAM~1758_q\;
\RAM|ALT_INV_memRAM~1726_q\ <= NOT \RAM|memRAM~1726_q\;
\RAM|ALT_INV_memRAM~2577_combout\ <= NOT \RAM|memRAM~2577_combout\;
\RAM|ALT_INV_memRAM~1310_q\ <= NOT \RAM|memRAM~1310_q\;
\RAM|ALT_INV_memRAM~1278_q\ <= NOT \RAM|memRAM~1278_q\;
\RAM|ALT_INV_memRAM~1246_q\ <= NOT \RAM|memRAM~1246_q\;
\RAM|ALT_INV_memRAM~1214_q\ <= NOT \RAM|memRAM~1214_q\;
\RAM|ALT_INV_memRAM~2576_combout\ <= NOT \RAM|memRAM~2576_combout\;
\RAM|ALT_INV_memRAM~798_q\ <= NOT \RAM|memRAM~798_q\;
\RAM|ALT_INV_memRAM~766_q\ <= NOT \RAM|memRAM~766_q\;
\RAM|ALT_INV_memRAM~734_q\ <= NOT \RAM|memRAM~734_q\;
\RAM|ALT_INV_memRAM~702_q\ <= NOT \RAM|memRAM~702_q\;
\RAM|ALT_INV_memRAM~2575_combout\ <= NOT \RAM|memRAM~2575_combout\;
\RAM|ALT_INV_memRAM~286_q\ <= NOT \RAM|memRAM~286_q\;
\RAM|ALT_INV_memRAM~254_q\ <= NOT \RAM|memRAM~254_q\;
\RAM|ALT_INV_memRAM~222_q\ <= NOT \RAM|memRAM~222_q\;
\RAM|ALT_INV_memRAM~190_q\ <= NOT \RAM|memRAM~190_q\;
\RAM|ALT_INV_memRAM~2574_combout\ <= NOT \RAM|memRAM~2574_combout\;
\RAM|ALT_INV_memRAM~2573_combout\ <= NOT \RAM|memRAM~2573_combout\;
\RAM|ALT_INV_memRAM~1694_q\ <= NOT \RAM|memRAM~1694_q\;
\RAM|ALT_INV_memRAM~1662_q\ <= NOT \RAM|memRAM~1662_q\;
\RAM|ALT_INV_memRAM~1630_q\ <= NOT \RAM|memRAM~1630_q\;
\RAM|ALT_INV_memRAM~1598_q\ <= NOT \RAM|memRAM~1598_q\;
\RAM|ALT_INV_memRAM~2572_combout\ <= NOT \RAM|memRAM~2572_combout\;
\RAM|ALT_INV_memRAM~1182_q\ <= NOT \RAM|memRAM~1182_q\;
\RAM|ALT_INV_memRAM~1150_q\ <= NOT \RAM|memRAM~1150_q\;
\RAM|ALT_INV_memRAM~1118_q\ <= NOT \RAM|memRAM~1118_q\;
\RAM|ALT_INV_memRAM~1086_q\ <= NOT \RAM|memRAM~1086_q\;
\RAM|ALT_INV_memRAM~2571_combout\ <= NOT \RAM|memRAM~2571_combout\;
\RAM|ALT_INV_memRAM~670_q\ <= NOT \RAM|memRAM~670_q\;
\RAM|ALT_INV_memRAM~638_q\ <= NOT \RAM|memRAM~638_q\;
\RAM|ALT_INV_memRAM~606_q\ <= NOT \RAM|memRAM~606_q\;
\RAM|ALT_INV_memRAM~574_q\ <= NOT \RAM|memRAM~574_q\;
\RAM|ALT_INV_memRAM~2570_combout\ <= NOT \RAM|memRAM~2570_combout\;
\RAM|ALT_INV_memRAM~158_q\ <= NOT \RAM|memRAM~158_q\;
\RAM|ALT_INV_memRAM~126_q\ <= NOT \RAM|memRAM~126_q\;
\RAM|ALT_INV_memRAM~94_q\ <= NOT \RAM|memRAM~94_q\;
\RAM|ALT_INV_memRAM~62_q\ <= NOT \RAM|memRAM~62_q\;
\RAM|ALT_INV_memRAM~2568_combout\ <= NOT \RAM|memRAM~2568_combout\;
\RAM|ALT_INV_memRAM~2567_combout\ <= NOT \RAM|memRAM~2567_combout\;
\RAM|ALT_INV_memRAM~2077_q\ <= NOT \RAM|memRAM~2077_q\;
\RAM|ALT_INV_memRAM~1949_q\ <= NOT \RAM|memRAM~1949_q\;
\RAM|ALT_INV_memRAM~1821_q\ <= NOT \RAM|memRAM~1821_q\;
\RAM|ALT_INV_memRAM~1693_q\ <= NOT \RAM|memRAM~1693_q\;
\RAM|ALT_INV_memRAM~2566_combout\ <= NOT \RAM|memRAM~2566_combout\;
\RAM|ALT_INV_memRAM~1565_q\ <= NOT \RAM|memRAM~1565_q\;
\RAM|ALT_INV_memRAM~1437_q\ <= NOT \RAM|memRAM~1437_q\;
\RAM|ALT_INV_memRAM~1309_q\ <= NOT \RAM|memRAM~1309_q\;
\RAM|ALT_INV_memRAM~1181_q\ <= NOT \RAM|memRAM~1181_q\;
\RAM|ALT_INV_memRAM~2565_combout\ <= NOT \RAM|memRAM~2565_combout\;
\RAM|ALT_INV_memRAM~1053_q\ <= NOT \RAM|memRAM~1053_q\;
\RAM|ALT_INV_memRAM~925_q\ <= NOT \RAM|memRAM~925_q\;
\RAM|ALT_INV_memRAM~797_q\ <= NOT \RAM|memRAM~797_q\;
\RAM|ALT_INV_memRAM~669_q\ <= NOT \RAM|memRAM~669_q\;
\RAM|ALT_INV_memRAM~2564_combout\ <= NOT \RAM|memRAM~2564_combout\;
\RAM|ALT_INV_memRAM~541_q\ <= NOT \RAM|memRAM~541_q\;
\RAM|ALT_INV_memRAM~413_q\ <= NOT \RAM|memRAM~413_q\;
\RAM|ALT_INV_memRAM~285_q\ <= NOT \RAM|memRAM~285_q\;
\RAM|ALT_INV_memRAM~157_q\ <= NOT \RAM|memRAM~157_q\;
\RAM|ALT_INV_memRAM~2563_combout\ <= NOT \RAM|memRAM~2563_combout\;
\RAM|ALT_INV_memRAM~2562_combout\ <= NOT \RAM|memRAM~2562_combout\;
\RAM|ALT_INV_memRAM~2045_q\ <= NOT \RAM|memRAM~2045_q\;
\RAM|ALT_INV_memRAM~1533_q\ <= NOT \RAM|memRAM~1533_q\;
\RAM|ALT_INV_memRAM~1021_q\ <= NOT \RAM|memRAM~1021_q\;
\RAM|ALT_INV_memRAM~509_q\ <= NOT \RAM|memRAM~509_q\;
\RAM|ALT_INV_memRAM~2561_combout\ <= NOT \RAM|memRAM~2561_combout\;
\RAM|ALT_INV_memRAM~1917_q\ <= NOT \RAM|memRAM~1917_q\;
\RAM|ALT_INV_memRAM~1405_q\ <= NOT \RAM|memRAM~1405_q\;
\RAM|ALT_INV_memRAM~893_q\ <= NOT \RAM|memRAM~893_q\;
\RAM|ALT_INV_memRAM~381_q\ <= NOT \RAM|memRAM~381_q\;
\RAM|ALT_INV_memRAM~2560_combout\ <= NOT \RAM|memRAM~2560_combout\;
\RAM|ALT_INV_memRAM~1789_q\ <= NOT \RAM|memRAM~1789_q\;
\RAM|ALT_INV_memRAM~1277_q\ <= NOT \RAM|memRAM~1277_q\;
\RAM|ALT_INV_memRAM~765_q\ <= NOT \RAM|memRAM~765_q\;
\RAM|ALT_INV_memRAM~253_q\ <= NOT \RAM|memRAM~253_q\;
\RAM|ALT_INV_memRAM~2559_combout\ <= NOT \RAM|memRAM~2559_combout\;
\RAM|ALT_INV_memRAM~1661_q\ <= NOT \RAM|memRAM~1661_q\;
\RAM|ALT_INV_memRAM~1149_q\ <= NOT \RAM|memRAM~1149_q\;
\RAM|ALT_INV_memRAM~637_q\ <= NOT \RAM|memRAM~637_q\;
\RAM|ALT_INV_memRAM~125_q\ <= NOT \RAM|memRAM~125_q\;
\RAM|ALT_INV_memRAM~2558_combout\ <= NOT \RAM|memRAM~2558_combout\;
\RAM|ALT_INV_memRAM~2557_combout\ <= NOT \RAM|memRAM~2557_combout\;
\RAM|ALT_INV_memRAM~2013_q\ <= NOT \RAM|memRAM~2013_q\;
\RAM|ALT_INV_memRAM~1501_q\ <= NOT \RAM|memRAM~1501_q\;
\RAM|ALT_INV_memRAM~989_q\ <= NOT \RAM|memRAM~989_q\;
\RAM|ALT_INV_memRAM~477_q\ <= NOT \RAM|memRAM~477_q\;
\RAM|ALT_INV_memRAM~2556_combout\ <= NOT \RAM|memRAM~2556_combout\;
\RAM|ALT_INV_memRAM~1885_q\ <= NOT \RAM|memRAM~1885_q\;
\RAM|ALT_INV_memRAM~1373_q\ <= NOT \RAM|memRAM~1373_q\;
\RAM|ALT_INV_memRAM~861_q\ <= NOT \RAM|memRAM~861_q\;
\RAM|ALT_INV_memRAM~349_q\ <= NOT \RAM|memRAM~349_q\;
\RAM|ALT_INV_memRAM~2555_combout\ <= NOT \RAM|memRAM~2555_combout\;
\RAM|ALT_INV_memRAM~1757_q\ <= NOT \RAM|memRAM~1757_q\;
\RAM|ALT_INV_memRAM~1245_q\ <= NOT \RAM|memRAM~1245_q\;
\RAM|ALT_INV_memRAM~733_q\ <= NOT \RAM|memRAM~733_q\;
\RAM|ALT_INV_memRAM~221_q\ <= NOT \RAM|memRAM~221_q\;
\RAM|ALT_INV_memRAM~2554_combout\ <= NOT \RAM|memRAM~2554_combout\;
\RAM|ALT_INV_memRAM~1629_q\ <= NOT \RAM|memRAM~1629_q\;
\RAM|ALT_INV_memRAM~1117_q\ <= NOT \RAM|memRAM~1117_q\;
\RAM|ALT_INV_memRAM~605_q\ <= NOT \RAM|memRAM~605_q\;
\RAM|ALT_INV_memRAM~93_q\ <= NOT \RAM|memRAM~93_q\;
\RAM|ALT_INV_memRAM~2553_combout\ <= NOT \RAM|memRAM~2553_combout\;
\RAM|ALT_INV_memRAM~2552_combout\ <= NOT \RAM|memRAM~2552_combout\;
\RAM|ALT_INV_memRAM~1981_q\ <= NOT \RAM|memRAM~1981_q\;
\RAM|ALT_INV_memRAM~1469_q\ <= NOT \RAM|memRAM~1469_q\;
\RAM|ALT_INV_memRAM~957_q\ <= NOT \RAM|memRAM~957_q\;
\RAM|ALT_INV_memRAM~445_q\ <= NOT \RAM|memRAM~445_q\;
\RAM|ALT_INV_memRAM~2551_combout\ <= NOT \RAM|memRAM~2551_combout\;
\RAM|ALT_INV_memRAM~1853_q\ <= NOT \RAM|memRAM~1853_q\;
\RAM|ALT_INV_memRAM~1341_q\ <= NOT \RAM|memRAM~1341_q\;
\RAM|ALT_INV_memRAM~829_q\ <= NOT \RAM|memRAM~829_q\;
\RAM|ALT_INV_memRAM~317_q\ <= NOT \RAM|memRAM~317_q\;
\RAM|ALT_INV_memRAM~2550_combout\ <= NOT \RAM|memRAM~2550_combout\;
\RAM|ALT_INV_memRAM~1725_q\ <= NOT \RAM|memRAM~1725_q\;
\RAM|ALT_INV_memRAM~1213_q\ <= NOT \RAM|memRAM~1213_q\;
\RAM|ALT_INV_memRAM~701_q\ <= NOT \RAM|memRAM~701_q\;
\RAM|ALT_INV_memRAM~189_q\ <= NOT \RAM|memRAM~189_q\;
\RAM|ALT_INV_memRAM~2549_combout\ <= NOT \RAM|memRAM~2549_combout\;
\RAM|ALT_INV_memRAM~1597_q\ <= NOT \RAM|memRAM~1597_q\;
\RAM|ALT_INV_memRAM~1085_q\ <= NOT \RAM|memRAM~1085_q\;
\RAM|ALT_INV_memRAM~573_q\ <= NOT \RAM|memRAM~573_q\;
\RAM|ALT_INV_memRAM~61_q\ <= NOT \RAM|memRAM~61_q\;
\RAM|ALT_INV_memRAM~2547_combout\ <= NOT \RAM|memRAM~2547_combout\;
\RAM|ALT_INV_memRAM~2546_combout\ <= NOT \RAM|memRAM~2546_combout\;
\RAM|ALT_INV_memRAM~2076_q\ <= NOT \RAM|memRAM~2076_q\;
\RAM|ALT_INV_memRAM~1948_q\ <= NOT \RAM|memRAM~1948_q\;
\RAM|ALT_INV_memRAM~1820_q\ <= NOT \RAM|memRAM~1820_q\;
\RAM|ALT_INV_memRAM~1692_q\ <= NOT \RAM|memRAM~1692_q\;
\RAM|ALT_INV_memRAM~2545_combout\ <= NOT \RAM|memRAM~2545_combout\;
\RAM|ALT_INV_memRAM~2044_q\ <= NOT \RAM|memRAM~2044_q\;
\RAM|ALT_INV_memRAM~1916_q\ <= NOT \RAM|memRAM~1916_q\;
\RAM|ALT_INV_memRAM~1788_q\ <= NOT \RAM|memRAM~1788_q\;
\RAM|ALT_INV_memRAM~1660_q\ <= NOT \RAM|memRAM~1660_q\;
\RAM|ALT_INV_memRAM~2544_combout\ <= NOT \RAM|memRAM~2544_combout\;
\RAM|ALT_INV_memRAM~2012_q\ <= NOT \RAM|memRAM~2012_q\;
\RAM|ALT_INV_memRAM~1884_q\ <= NOT \RAM|memRAM~1884_q\;
\RAM|ALT_INV_memRAM~1756_q\ <= NOT \RAM|memRAM~1756_q\;
\RAM|ALT_INV_memRAM~1628_q\ <= NOT \RAM|memRAM~1628_q\;
\RAM|ALT_INV_memRAM~2543_combout\ <= NOT \RAM|memRAM~2543_combout\;
\RAM|ALT_INV_memRAM~1980_q\ <= NOT \RAM|memRAM~1980_q\;
\RAM|ALT_INV_memRAM~1852_q\ <= NOT \RAM|memRAM~1852_q\;
\RAM|ALT_INV_memRAM~1724_q\ <= NOT \RAM|memRAM~1724_q\;
\RAM|ALT_INV_memRAM~1596_q\ <= NOT \RAM|memRAM~1596_q\;
\RAM|ALT_INV_memRAM~2542_combout\ <= NOT \RAM|memRAM~2542_combout\;
\RAM|ALT_INV_memRAM~2541_combout\ <= NOT \RAM|memRAM~2541_combout\;
\RAM|ALT_INV_memRAM~1564_q\ <= NOT \RAM|memRAM~1564_q\;
\RAM|ALT_INV_memRAM~1532_q\ <= NOT \RAM|memRAM~1532_q\;
\RAM|ALT_INV_memRAM~1500_q\ <= NOT \RAM|memRAM~1500_q\;
\RAM|ALT_INV_memRAM~1468_q\ <= NOT \RAM|memRAM~1468_q\;
\RAM|ALT_INV_memRAM~2540_combout\ <= NOT \RAM|memRAM~2540_combout\;
\RAM|ALT_INV_memRAM~1436_q\ <= NOT \RAM|memRAM~1436_q\;
\RAM|ALT_INV_memRAM~1404_q\ <= NOT \RAM|memRAM~1404_q\;
\RAM|ALT_INV_memRAM~1372_q\ <= NOT \RAM|memRAM~1372_q\;
\RAM|ALT_INV_memRAM~1340_q\ <= NOT \RAM|memRAM~1340_q\;
\RAM|ALT_INV_memRAM~2539_combout\ <= NOT \RAM|memRAM~2539_combout\;
\RAM|ALT_INV_memRAM~1308_q\ <= NOT \RAM|memRAM~1308_q\;
\RAM|ALT_INV_memRAM~1276_q\ <= NOT \RAM|memRAM~1276_q\;
\RAM|ALT_INV_memRAM~1244_q\ <= NOT \RAM|memRAM~1244_q\;
\RAM|ALT_INV_memRAM~1212_q\ <= NOT \RAM|memRAM~1212_q\;
\RAM|ALT_INV_memRAM~2538_combout\ <= NOT \RAM|memRAM~2538_combout\;
\RAM|ALT_INV_memRAM~1180_q\ <= NOT \RAM|memRAM~1180_q\;
\RAM|ALT_INV_memRAM~1148_q\ <= NOT \RAM|memRAM~1148_q\;
\RAM|ALT_INV_memRAM~1116_q\ <= NOT \RAM|memRAM~1116_q\;
\RAM|ALT_INV_memRAM~1084_q\ <= NOT \RAM|memRAM~1084_q\;
\RAM|ALT_INV_memRAM~2537_combout\ <= NOT \RAM|memRAM~2537_combout\;
\RAM|ALT_INV_memRAM~2536_combout\ <= NOT \RAM|memRAM~2536_combout\;
\RAM|ALT_INV_memRAM~1052_q\ <= NOT \RAM|memRAM~1052_q\;
\RAM|ALT_INV_memRAM~924_q\ <= NOT \RAM|memRAM~924_q\;
\RAM|ALT_INV_memRAM~796_q\ <= NOT \RAM|memRAM~796_q\;
\RAM|ALT_INV_memRAM~668_q\ <= NOT \RAM|memRAM~668_q\;
\RAM|ALT_INV_memRAM~2535_combout\ <= NOT \RAM|memRAM~2535_combout\;
\RAM|ALT_INV_memRAM~1020_q\ <= NOT \RAM|memRAM~1020_q\;
\RAM|ALT_INV_memRAM~892_q\ <= NOT \RAM|memRAM~892_q\;
\RAM|ALT_INV_memRAM~764_q\ <= NOT \RAM|memRAM~764_q\;
\RAM|ALT_INV_memRAM~636_q\ <= NOT \RAM|memRAM~636_q\;
\RAM|ALT_INV_memRAM~2534_combout\ <= NOT \RAM|memRAM~2534_combout\;
\RAM|ALT_INV_memRAM~988_q\ <= NOT \RAM|memRAM~988_q\;
\RAM|ALT_INV_memRAM~860_q\ <= NOT \RAM|memRAM~860_q\;
\RAM|ALT_INV_memRAM~732_q\ <= NOT \RAM|memRAM~732_q\;
\RAM|ALT_INV_memRAM~604_q\ <= NOT \RAM|memRAM~604_q\;
\RAM|ALT_INV_memRAM~2533_combout\ <= NOT \RAM|memRAM~2533_combout\;
\RAM|ALT_INV_memRAM~956_q\ <= NOT \RAM|memRAM~956_q\;
\RAM|ALT_INV_memRAM~828_q\ <= NOT \RAM|memRAM~828_q\;
\RAM|ALT_INV_memRAM~700_q\ <= NOT \RAM|memRAM~700_q\;
\RAM|ALT_INV_memRAM~572_q\ <= NOT \RAM|memRAM~572_q\;
\RAM|ALT_INV_memRAM~2532_combout\ <= NOT \RAM|memRAM~2532_combout\;
\RAM|ALT_INV_memRAM~2531_combout\ <= NOT \RAM|memRAM~2531_combout\;
\RAM|ALT_INV_memRAM~540_q\ <= NOT \RAM|memRAM~540_q\;
\RAM|ALT_INV_memRAM~412_q\ <= NOT \RAM|memRAM~412_q\;
\RAM|ALT_INV_memRAM~284_q\ <= NOT \RAM|memRAM~284_q\;
\RAM|ALT_INV_memRAM~156_q\ <= NOT \RAM|memRAM~156_q\;
\RAM|ALT_INV_memRAM~2530_combout\ <= NOT \RAM|memRAM~2530_combout\;
\RAM|ALT_INV_memRAM~508_q\ <= NOT \RAM|memRAM~508_q\;
\RAM|ALT_INV_memRAM~380_q\ <= NOT \RAM|memRAM~380_q\;
\RAM|ALT_INV_memRAM~252_q\ <= NOT \RAM|memRAM~252_q\;
\RAM|ALT_INV_memRAM~124_q\ <= NOT \RAM|memRAM~124_q\;
\RAM|ALT_INV_memRAM~2529_combout\ <= NOT \RAM|memRAM~2529_combout\;
\RAM|ALT_INV_memRAM~476_q\ <= NOT \RAM|memRAM~476_q\;
\RAM|ALT_INV_memRAM~348_q\ <= NOT \RAM|memRAM~348_q\;
\RAM|ALT_INV_memRAM~220_q\ <= NOT \RAM|memRAM~220_q\;
\RAM|ALT_INV_memRAM~92_q\ <= NOT \RAM|memRAM~92_q\;
\RAM|ALT_INV_memRAM~2528_combout\ <= NOT \RAM|memRAM~2528_combout\;
\RAM|ALT_INV_memRAM~444_q\ <= NOT \RAM|memRAM~444_q\;
\RAM|ALT_INV_memRAM~316_q\ <= NOT \RAM|memRAM~316_q\;
\RAM|ALT_INV_memRAM~188_q\ <= NOT \RAM|memRAM~188_q\;
\RAM|ALT_INV_memRAM~60_q\ <= NOT \RAM|memRAM~60_q\;
\RAM|ALT_INV_memRAM~2526_combout\ <= NOT \RAM|memRAM~2526_combout\;
\RAM|ALT_INV_memRAM~2525_combout\ <= NOT \RAM|memRAM~2525_combout\;
\RAM|ALT_INV_memRAM~2075_q\ <= NOT \RAM|memRAM~2075_q\;
\RAM|ALT_INV_memRAM~1563_q\ <= NOT \RAM|memRAM~1563_q\;
\RAM|ALT_INV_memRAM~1051_q\ <= NOT \RAM|memRAM~1051_q\;
\RAM|ALT_INV_memRAM~539_q\ <= NOT \RAM|memRAM~539_q\;
\RAM|ALT_INV_memRAM~2524_combout\ <= NOT \RAM|memRAM~2524_combout\;
\RAM|ALT_INV_memRAM~2043_q\ <= NOT \RAM|memRAM~2043_q\;
\RAM|ALT_INV_memRAM~1531_q\ <= NOT \RAM|memRAM~1531_q\;
\RAM|ALT_INV_memRAM~1019_q\ <= NOT \RAM|memRAM~1019_q\;
\RAM|ALT_INV_memRAM~507_q\ <= NOT \RAM|memRAM~507_q\;
\RAM|ALT_INV_memRAM~2523_combout\ <= NOT \RAM|memRAM~2523_combout\;
\RAM|ALT_INV_memRAM~2011_q\ <= NOT \RAM|memRAM~2011_q\;
\RAM|ALT_INV_memRAM~1499_q\ <= NOT \RAM|memRAM~1499_q\;
\RAM|ALT_INV_memRAM~987_q\ <= NOT \RAM|memRAM~987_q\;
\RAM|ALT_INV_memRAM~475_q\ <= NOT \RAM|memRAM~475_q\;
\RAM|ALT_INV_memRAM~2522_combout\ <= NOT \RAM|memRAM~2522_combout\;
\RAM|ALT_INV_memRAM~1979_q\ <= NOT \RAM|memRAM~1979_q\;
\RAM|ALT_INV_memRAM~1467_q\ <= NOT \RAM|memRAM~1467_q\;
\RAM|ALT_INV_memRAM~955_q\ <= NOT \RAM|memRAM~955_q\;
\RAM|ALT_INV_memRAM~443_q\ <= NOT \RAM|memRAM~443_q\;
\RAM|ALT_INV_memRAM~2521_combout\ <= NOT \RAM|memRAM~2521_combout\;
\RAM|ALT_INV_memRAM~2520_combout\ <= NOT \RAM|memRAM~2520_combout\;
\RAM|ALT_INV_memRAM~1947_q\ <= NOT \RAM|memRAM~1947_q\;
\RAM|ALT_INV_memRAM~1915_q\ <= NOT \RAM|memRAM~1915_q\;
\RAM|ALT_INV_memRAM~1883_q\ <= NOT \RAM|memRAM~1883_q\;
\RAM|ALT_INV_memRAM~1851_q\ <= NOT \RAM|memRAM~1851_q\;
\RAM|ALT_INV_memRAM~2519_combout\ <= NOT \RAM|memRAM~2519_combout\;
\RAM|ALT_INV_memRAM~1435_q\ <= NOT \RAM|memRAM~1435_q\;
\RAM|ALT_INV_memRAM~1403_q\ <= NOT \RAM|memRAM~1403_q\;
\RAM|ALT_INV_memRAM~1371_q\ <= NOT \RAM|memRAM~1371_q\;
\RAM|ALT_INV_memRAM~1339_q\ <= NOT \RAM|memRAM~1339_q\;
\RAM|ALT_INV_memRAM~2518_combout\ <= NOT \RAM|memRAM~2518_combout\;
\RAM|ALT_INV_memRAM~923_q\ <= NOT \RAM|memRAM~923_q\;
\RAM|ALT_INV_memRAM~891_q\ <= NOT \RAM|memRAM~891_q\;
\RAM|ALT_INV_memRAM~859_q\ <= NOT \RAM|memRAM~859_q\;
\RAM|ALT_INV_memRAM~827_q\ <= NOT \RAM|memRAM~827_q\;
\RAM|ALT_INV_memRAM~2517_combout\ <= NOT \RAM|memRAM~2517_combout\;
\RAM|ALT_INV_memRAM~411_q\ <= NOT \RAM|memRAM~411_q\;
\RAM|ALT_INV_memRAM~379_q\ <= NOT \RAM|memRAM~379_q\;
\RAM|ALT_INV_memRAM~347_q\ <= NOT \RAM|memRAM~347_q\;
\RAM|ALT_INV_memRAM~315_q\ <= NOT \RAM|memRAM~315_q\;
\RAM|ALT_INV_memRAM~2516_combout\ <= NOT \RAM|memRAM~2516_combout\;
\RAM|ALT_INV_memRAM~2515_combout\ <= NOT \RAM|memRAM~2515_combout\;
\RAM|ALT_INV_memRAM~1819_q\ <= NOT \RAM|memRAM~1819_q\;
\RAM|ALT_INV_memRAM~1787_q\ <= NOT \RAM|memRAM~1787_q\;
\RAM|ALT_INV_memRAM~1755_q\ <= NOT \RAM|memRAM~1755_q\;
\RAM|ALT_INV_memRAM~1723_q\ <= NOT \RAM|memRAM~1723_q\;
\RAM|ALT_INV_memRAM~2514_combout\ <= NOT \RAM|memRAM~2514_combout\;
\RAM|ALT_INV_memRAM~1307_q\ <= NOT \RAM|memRAM~1307_q\;
\RAM|ALT_INV_memRAM~1275_q\ <= NOT \RAM|memRAM~1275_q\;
\RAM|ALT_INV_memRAM~1243_q\ <= NOT \RAM|memRAM~1243_q\;
\RAM|ALT_INV_memRAM~1211_q\ <= NOT \RAM|memRAM~1211_q\;
\RAM|ALT_INV_memRAM~2513_combout\ <= NOT \RAM|memRAM~2513_combout\;
\RAM|ALT_INV_memRAM~795_q\ <= NOT \RAM|memRAM~795_q\;
\RAM|ALT_INV_memRAM~763_q\ <= NOT \RAM|memRAM~763_q\;
\RAM|ALT_INV_memRAM~731_q\ <= NOT \RAM|memRAM~731_q\;
\RAM|ALT_INV_memRAM~699_q\ <= NOT \RAM|memRAM~699_q\;
\RAM|ALT_INV_memRAM~2512_combout\ <= NOT \RAM|memRAM~2512_combout\;
\RAM|ALT_INV_memRAM~283_q\ <= NOT \RAM|memRAM~283_q\;
\RAM|ALT_INV_memRAM~251_q\ <= NOT \RAM|memRAM~251_q\;
\RAM|ALT_INV_memRAM~219_q\ <= NOT \RAM|memRAM~219_q\;
\RAM|ALT_INV_memRAM~187_q\ <= NOT \RAM|memRAM~187_q\;
\RAM|ALT_INV_memRAM~2511_combout\ <= NOT \RAM|memRAM~2511_combout\;
\RAM|ALT_INV_memRAM~2510_combout\ <= NOT \RAM|memRAM~2510_combout\;
\RAM|ALT_INV_memRAM~1691_q\ <= NOT \RAM|memRAM~1691_q\;
\RAM|ALT_INV_memRAM~1659_q\ <= NOT \RAM|memRAM~1659_q\;
\RAM|ALT_INV_memRAM~1627_q\ <= NOT \RAM|memRAM~1627_q\;
\RAM|ALT_INV_memRAM~1595_q\ <= NOT \RAM|memRAM~1595_q\;
\RAM|ALT_INV_memRAM~2509_combout\ <= NOT \RAM|memRAM~2509_combout\;
\RAM|ALT_INV_memRAM~1179_q\ <= NOT \RAM|memRAM~1179_q\;
\RAM|ALT_INV_memRAM~1147_q\ <= NOT \RAM|memRAM~1147_q\;
\RAM|ALT_INV_memRAM~1115_q\ <= NOT \RAM|memRAM~1115_q\;
\RAM|ALT_INV_memRAM~1083_q\ <= NOT \RAM|memRAM~1083_q\;
\RAM|ALT_INV_memRAM~2508_combout\ <= NOT \RAM|memRAM~2508_combout\;
\RAM|ALT_INV_memRAM~667_q\ <= NOT \RAM|memRAM~667_q\;
\RAM|ALT_INV_memRAM~635_q\ <= NOT \RAM|memRAM~635_q\;
\RAM|ALT_INV_memRAM~603_q\ <= NOT \RAM|memRAM~603_q\;
\RAM|ALT_INV_memRAM~571_q\ <= NOT \RAM|memRAM~571_q\;
\RAM|ALT_INV_memRAM~2507_combout\ <= NOT \RAM|memRAM~2507_combout\;
\RAM|ALT_INV_memRAM~155_q\ <= NOT \RAM|memRAM~155_q\;
\RAM|ALT_INV_memRAM~123_q\ <= NOT \RAM|memRAM~123_q\;
\RAM|ALT_INV_memRAM~91_q\ <= NOT \RAM|memRAM~91_q\;
\RAM|ALT_INV_memRAM~59_q\ <= NOT \RAM|memRAM~59_q\;
\RAM|ALT_INV_memRAM~2505_combout\ <= NOT \RAM|memRAM~2505_combout\;
\RAM|ALT_INV_memRAM~2504_combout\ <= NOT \RAM|memRAM~2504_combout\;
\RAM|ALT_INV_memRAM~2074_q\ <= NOT \RAM|memRAM~2074_q\;
\RAM|ALT_INV_memRAM~1946_q\ <= NOT \RAM|memRAM~1946_q\;
\RAM|ALT_INV_memRAM~1818_q\ <= NOT \RAM|memRAM~1818_q\;
\RAM|ALT_INV_memRAM~1690_q\ <= NOT \RAM|memRAM~1690_q\;
\RAM|ALT_INV_memRAM~2503_combout\ <= NOT \RAM|memRAM~2503_combout\;
\RAM|ALT_INV_memRAM~1562_q\ <= NOT \RAM|memRAM~1562_q\;
\RAM|ALT_INV_memRAM~1434_q\ <= NOT \RAM|memRAM~1434_q\;
\RAM|ALT_INV_memRAM~1306_q\ <= NOT \RAM|memRAM~1306_q\;
\RAM|ALT_INV_memRAM~1178_q\ <= NOT \RAM|memRAM~1178_q\;
\RAM|ALT_INV_memRAM~2502_combout\ <= NOT \RAM|memRAM~2502_combout\;
\RAM|ALT_INV_memRAM~1050_q\ <= NOT \RAM|memRAM~1050_q\;
\RAM|ALT_INV_memRAM~922_q\ <= NOT \RAM|memRAM~922_q\;
\RAM|ALT_INV_memRAM~794_q\ <= NOT \RAM|memRAM~794_q\;
\RAM|ALT_INV_memRAM~666_q\ <= NOT \RAM|memRAM~666_q\;
\RAM|ALT_INV_memRAM~2501_combout\ <= NOT \RAM|memRAM~2501_combout\;
\RAM|ALT_INV_memRAM~538_q\ <= NOT \RAM|memRAM~538_q\;
\RAM|ALT_INV_memRAM~410_q\ <= NOT \RAM|memRAM~410_q\;
\RAM|ALT_INV_memRAM~282_q\ <= NOT \RAM|memRAM~282_q\;
\RAM|ALT_INV_memRAM~154_q\ <= NOT \RAM|memRAM~154_q\;
\RAM|ALT_INV_memRAM~2500_combout\ <= NOT \RAM|memRAM~2500_combout\;
\RAM|ALT_INV_memRAM~2499_combout\ <= NOT \RAM|memRAM~2499_combout\;
\RAM|ALT_INV_memRAM~2042_q\ <= NOT \RAM|memRAM~2042_q\;
\RAM|ALT_INV_memRAM~1530_q\ <= NOT \RAM|memRAM~1530_q\;
\RAM|ALT_INV_memRAM~1018_q\ <= NOT \RAM|memRAM~1018_q\;
\RAM|ALT_INV_memRAM~506_q\ <= NOT \RAM|memRAM~506_q\;
\RAM|ALT_INV_memRAM~2498_combout\ <= NOT \RAM|memRAM~2498_combout\;
\RAM|ALT_INV_memRAM~1914_q\ <= NOT \RAM|memRAM~1914_q\;
\RAM|ALT_INV_memRAM~1402_q\ <= NOT \RAM|memRAM~1402_q\;
\RAM|ALT_INV_memRAM~890_q\ <= NOT \RAM|memRAM~890_q\;
\RAM|ALT_INV_memRAM~378_q\ <= NOT \RAM|memRAM~378_q\;
\RAM|ALT_INV_memRAM~2497_combout\ <= NOT \RAM|memRAM~2497_combout\;
\RAM|ALT_INV_memRAM~1786_q\ <= NOT \RAM|memRAM~1786_q\;
\RAM|ALT_INV_memRAM~1274_q\ <= NOT \RAM|memRAM~1274_q\;
\RAM|ALT_INV_memRAM~762_q\ <= NOT \RAM|memRAM~762_q\;
\RAM|ALT_INV_memRAM~250_q\ <= NOT \RAM|memRAM~250_q\;
\RAM|ALT_INV_memRAM~2496_combout\ <= NOT \RAM|memRAM~2496_combout\;
\RAM|ALT_INV_memRAM~1658_q\ <= NOT \RAM|memRAM~1658_q\;
\RAM|ALT_INV_memRAM~1146_q\ <= NOT \RAM|memRAM~1146_q\;
\RAM|ALT_INV_memRAM~634_q\ <= NOT \RAM|memRAM~634_q\;
\RAM|ALT_INV_memRAM~122_q\ <= NOT \RAM|memRAM~122_q\;
\RAM|ALT_INV_memRAM~2495_combout\ <= NOT \RAM|memRAM~2495_combout\;
\RAM|ALT_INV_memRAM~2494_combout\ <= NOT \RAM|memRAM~2494_combout\;
\RAM|ALT_INV_memRAM~2010_q\ <= NOT \RAM|memRAM~2010_q\;
\RAM|ALT_INV_memRAM~1498_q\ <= NOT \RAM|memRAM~1498_q\;
\RAM|ALT_INV_memRAM~986_q\ <= NOT \RAM|memRAM~986_q\;
\RAM|ALT_INV_memRAM~474_q\ <= NOT \RAM|memRAM~474_q\;
\RAM|ALT_INV_memRAM~2493_combout\ <= NOT \RAM|memRAM~2493_combout\;
\RAM|ALT_INV_memRAM~1882_q\ <= NOT \RAM|memRAM~1882_q\;
\RAM|ALT_INV_memRAM~1370_q\ <= NOT \RAM|memRAM~1370_q\;
\RAM|ALT_INV_memRAM~858_q\ <= NOT \RAM|memRAM~858_q\;
\RAM|ALT_INV_memRAM~346_q\ <= NOT \RAM|memRAM~346_q\;
\RAM|ALT_INV_memRAM~2492_combout\ <= NOT \RAM|memRAM~2492_combout\;
\RAM|ALT_INV_memRAM~1754_q\ <= NOT \RAM|memRAM~1754_q\;
\RAM|ALT_INV_memRAM~1242_q\ <= NOT \RAM|memRAM~1242_q\;
\RAM|ALT_INV_memRAM~730_q\ <= NOT \RAM|memRAM~730_q\;
\RAM|ALT_INV_memRAM~218_q\ <= NOT \RAM|memRAM~218_q\;
\RAM|ALT_INV_memRAM~2491_combout\ <= NOT \RAM|memRAM~2491_combout\;
\RAM|ALT_INV_memRAM~1626_q\ <= NOT \RAM|memRAM~1626_q\;
\RAM|ALT_INV_memRAM~1114_q\ <= NOT \RAM|memRAM~1114_q\;
\RAM|ALT_INV_memRAM~602_q\ <= NOT \RAM|memRAM~602_q\;
\RAM|ALT_INV_memRAM~90_q\ <= NOT \RAM|memRAM~90_q\;
\RAM|ALT_INV_memRAM~2490_combout\ <= NOT \RAM|memRAM~2490_combout\;
\RAM|ALT_INV_memRAM~2489_combout\ <= NOT \RAM|memRAM~2489_combout\;
\RAM|ALT_INV_memRAM~1978_q\ <= NOT \RAM|memRAM~1978_q\;
\RAM|ALT_INV_memRAM~1466_q\ <= NOT \RAM|memRAM~1466_q\;
\RAM|ALT_INV_memRAM~954_q\ <= NOT \RAM|memRAM~954_q\;
\RAM|ALT_INV_memRAM~442_q\ <= NOT \RAM|memRAM~442_q\;
\RAM|ALT_INV_memRAM~2488_combout\ <= NOT \RAM|memRAM~2488_combout\;
\RAM|ALT_INV_memRAM~1850_q\ <= NOT \RAM|memRAM~1850_q\;
\RAM|ALT_INV_memRAM~1338_q\ <= NOT \RAM|memRAM~1338_q\;
\RAM|ALT_INV_memRAM~826_q\ <= NOT \RAM|memRAM~826_q\;
\RAM|ALT_INV_memRAM~314_q\ <= NOT \RAM|memRAM~314_q\;
\RAM|ALT_INV_memRAM~2487_combout\ <= NOT \RAM|memRAM~2487_combout\;
\RAM|ALT_INV_memRAM~1722_q\ <= NOT \RAM|memRAM~1722_q\;
\RAM|ALT_INV_memRAM~1210_q\ <= NOT \RAM|memRAM~1210_q\;
\RAM|ALT_INV_memRAM~698_q\ <= NOT \RAM|memRAM~698_q\;
\RAM|ALT_INV_memRAM~186_q\ <= NOT \RAM|memRAM~186_q\;
\RAM|ALT_INV_memRAM~2486_combout\ <= NOT \RAM|memRAM~2486_combout\;
\RAM|ALT_INV_memRAM~1594_q\ <= NOT \RAM|memRAM~1594_q\;
\RAM|ALT_INV_memRAM~1082_q\ <= NOT \RAM|memRAM~1082_q\;
\RAM|ALT_INV_memRAM~570_q\ <= NOT \RAM|memRAM~570_q\;
\RAM|ALT_INV_memRAM~58_q\ <= NOT \RAM|memRAM~58_q\;
\RAM|ALT_INV_memRAM~2484_combout\ <= NOT \RAM|memRAM~2484_combout\;
\RAM|ALT_INV_memRAM~2483_combout\ <= NOT \RAM|memRAM~2483_combout\;
\RAM|ALT_INV_memRAM~2073_q\ <= NOT \RAM|memRAM~2073_q\;
\RAM|ALT_INV_memRAM~1945_q\ <= NOT \RAM|memRAM~1945_q\;
\RAM|ALT_INV_memRAM~1817_q\ <= NOT \RAM|memRAM~1817_q\;
\RAM|ALT_INV_memRAM~1689_q\ <= NOT \RAM|memRAM~1689_q\;
\RAM|ALT_INV_memRAM~2482_combout\ <= NOT \RAM|memRAM~2482_combout\;
\RAM|ALT_INV_memRAM~2041_q\ <= NOT \RAM|memRAM~2041_q\;
\RAM|ALT_INV_memRAM~1913_q\ <= NOT \RAM|memRAM~1913_q\;
\RAM|ALT_INV_memRAM~1785_q\ <= NOT \RAM|memRAM~1785_q\;
\RAM|ALT_INV_memRAM~1657_q\ <= NOT \RAM|memRAM~1657_q\;
\RAM|ALT_INV_memRAM~2481_combout\ <= NOT \RAM|memRAM~2481_combout\;
\RAM|ALT_INV_memRAM~2009_q\ <= NOT \RAM|memRAM~2009_q\;
\RAM|ALT_INV_memRAM~1881_q\ <= NOT \RAM|memRAM~1881_q\;
\RAM|ALT_INV_memRAM~1753_q\ <= NOT \RAM|memRAM~1753_q\;
\RAM|ALT_INV_memRAM~1625_q\ <= NOT \RAM|memRAM~1625_q\;
\RAM|ALT_INV_memRAM~2480_combout\ <= NOT \RAM|memRAM~2480_combout\;
\RAM|ALT_INV_memRAM~1977_q\ <= NOT \RAM|memRAM~1977_q\;
\RAM|ALT_INV_memRAM~1849_q\ <= NOT \RAM|memRAM~1849_q\;
\RAM|ALT_INV_memRAM~1721_q\ <= NOT \RAM|memRAM~1721_q\;
\RAM|ALT_INV_memRAM~1593_q\ <= NOT \RAM|memRAM~1593_q\;
\RAM|ALT_INV_memRAM~2479_combout\ <= NOT \RAM|memRAM~2479_combout\;
\RAM|ALT_INV_memRAM~2478_combout\ <= NOT \RAM|memRAM~2478_combout\;
\RAM|ALT_INV_memRAM~1561_q\ <= NOT \RAM|memRAM~1561_q\;
\RAM|ALT_INV_memRAM~1529_q\ <= NOT \RAM|memRAM~1529_q\;
\RAM|ALT_INV_memRAM~1497_q\ <= NOT \RAM|memRAM~1497_q\;
\RAM|ALT_INV_memRAM~1465_q\ <= NOT \RAM|memRAM~1465_q\;
\RAM|ALT_INV_memRAM~2477_combout\ <= NOT \RAM|memRAM~2477_combout\;
\RAM|ALT_INV_memRAM~1433_q\ <= NOT \RAM|memRAM~1433_q\;
\RAM|ALT_INV_memRAM~1401_q\ <= NOT \RAM|memRAM~1401_q\;
\RAM|ALT_INV_memRAM~1369_q\ <= NOT \RAM|memRAM~1369_q\;
\RAM|ALT_INV_memRAM~1337_q\ <= NOT \RAM|memRAM~1337_q\;
\RAM|ALT_INV_memRAM~2476_combout\ <= NOT \RAM|memRAM~2476_combout\;
\RAM|ALT_INV_memRAM~1305_q\ <= NOT \RAM|memRAM~1305_q\;
\RAM|ALT_INV_memRAM~1273_q\ <= NOT \RAM|memRAM~1273_q\;
\RAM|ALT_INV_memRAM~1241_q\ <= NOT \RAM|memRAM~1241_q\;
\RAM|ALT_INV_memRAM~1209_q\ <= NOT \RAM|memRAM~1209_q\;
\RAM|ALT_INV_memRAM~2475_combout\ <= NOT \RAM|memRAM~2475_combout\;
\RAM|ALT_INV_memRAM~1177_q\ <= NOT \RAM|memRAM~1177_q\;
\RAM|ALT_INV_memRAM~1145_q\ <= NOT \RAM|memRAM~1145_q\;
\RAM|ALT_INV_memRAM~1113_q\ <= NOT \RAM|memRAM~1113_q\;
\RAM|ALT_INV_memRAM~1081_q\ <= NOT \RAM|memRAM~1081_q\;
\RAM|ALT_INV_memRAM~2474_combout\ <= NOT \RAM|memRAM~2474_combout\;
\RAM|ALT_INV_memRAM~2473_combout\ <= NOT \RAM|memRAM~2473_combout\;
\RAM|ALT_INV_memRAM~1049_q\ <= NOT \RAM|memRAM~1049_q\;
\RAM|ALT_INV_memRAM~921_q\ <= NOT \RAM|memRAM~921_q\;
\RAM|ALT_INV_memRAM~793_q\ <= NOT \RAM|memRAM~793_q\;
\RAM|ALT_INV_memRAM~665_q\ <= NOT \RAM|memRAM~665_q\;
\RAM|ALT_INV_memRAM~2472_combout\ <= NOT \RAM|memRAM~2472_combout\;
\RAM|ALT_INV_memRAM~1017_q\ <= NOT \RAM|memRAM~1017_q\;
\RAM|ALT_INV_memRAM~889_q\ <= NOT \RAM|memRAM~889_q\;
\RAM|ALT_INV_memRAM~761_q\ <= NOT \RAM|memRAM~761_q\;
\RAM|ALT_INV_memRAM~633_q\ <= NOT \RAM|memRAM~633_q\;
\RAM|ALT_INV_memRAM~2471_combout\ <= NOT \RAM|memRAM~2471_combout\;
\RAM|ALT_INV_memRAM~985_q\ <= NOT \RAM|memRAM~985_q\;
\RAM|ALT_INV_memRAM~857_q\ <= NOT \RAM|memRAM~857_q\;
\RAM|ALT_INV_memRAM~729_q\ <= NOT \RAM|memRAM~729_q\;
\RAM|ALT_INV_memRAM~601_q\ <= NOT \RAM|memRAM~601_q\;
\RAM|ALT_INV_memRAM~2470_combout\ <= NOT \RAM|memRAM~2470_combout\;
\RAM|ALT_INV_memRAM~953_q\ <= NOT \RAM|memRAM~953_q\;
\RAM|ALT_INV_memRAM~825_q\ <= NOT \RAM|memRAM~825_q\;
\RAM|ALT_INV_memRAM~697_q\ <= NOT \RAM|memRAM~697_q\;
\RAM|ALT_INV_memRAM~569_q\ <= NOT \RAM|memRAM~569_q\;
\RAM|ALT_INV_memRAM~2469_combout\ <= NOT \RAM|memRAM~2469_combout\;
\RAM|ALT_INV_memRAM~2468_combout\ <= NOT \RAM|memRAM~2468_combout\;
\RAM|ALT_INV_memRAM~537_q\ <= NOT \RAM|memRAM~537_q\;
\RAM|ALT_INV_memRAM~409_q\ <= NOT \RAM|memRAM~409_q\;
\RAM|ALT_INV_memRAM~281_q\ <= NOT \RAM|memRAM~281_q\;
\RAM|ALT_INV_memRAM~153_q\ <= NOT \RAM|memRAM~153_q\;
\RAM|ALT_INV_memRAM~2467_combout\ <= NOT \RAM|memRAM~2467_combout\;
\RAM|ALT_INV_memRAM~505_q\ <= NOT \RAM|memRAM~505_q\;
\RAM|ALT_INV_memRAM~377_q\ <= NOT \RAM|memRAM~377_q\;
\RAM|ALT_INV_memRAM~249_q\ <= NOT \RAM|memRAM~249_q\;
\RAM|ALT_INV_memRAM~121_q\ <= NOT \RAM|memRAM~121_q\;
\RAM|ALT_INV_memRAM~2466_combout\ <= NOT \RAM|memRAM~2466_combout\;
\RAM|ALT_INV_memRAM~473_q\ <= NOT \RAM|memRAM~473_q\;
\RAM|ALT_INV_memRAM~345_q\ <= NOT \RAM|memRAM~345_q\;
\RAM|ALT_INV_memRAM~217_q\ <= NOT \RAM|memRAM~217_q\;
\RAM|ALT_INV_memRAM~89_q\ <= NOT \RAM|memRAM~89_q\;
\RAM|ALT_INV_memRAM~2465_combout\ <= NOT \RAM|memRAM~2465_combout\;
\RAM|ALT_INV_memRAM~441_q\ <= NOT \RAM|memRAM~441_q\;
\RAM|ALT_INV_memRAM~313_q\ <= NOT \RAM|memRAM~313_q\;
\RAM|ALT_INV_memRAM~185_q\ <= NOT \RAM|memRAM~185_q\;
\RAM|ALT_INV_memRAM~57_q\ <= NOT \RAM|memRAM~57_q\;
\RAM|ALT_INV_memRAM~2463_combout\ <= NOT \RAM|memRAM~2463_combout\;
\RAM|ALT_INV_memRAM~2462_combout\ <= NOT \RAM|memRAM~2462_combout\;
\RAM|ALT_INV_memRAM~2072_q\ <= NOT \RAM|memRAM~2072_q\;
\RAM|ALT_INV_memRAM~1560_q\ <= NOT \RAM|memRAM~1560_q\;
\RAM|ALT_INV_memRAM~1048_q\ <= NOT \RAM|memRAM~1048_q\;
\RAM|ALT_INV_memRAM~536_q\ <= NOT \RAM|memRAM~536_q\;
\RAM|ALT_INV_memRAM~2461_combout\ <= NOT \RAM|memRAM~2461_combout\;
\RAM|ALT_INV_memRAM~2040_q\ <= NOT \RAM|memRAM~2040_q\;
\RAM|ALT_INV_memRAM~1528_q\ <= NOT \RAM|memRAM~1528_q\;
\RAM|ALT_INV_memRAM~1016_q\ <= NOT \RAM|memRAM~1016_q\;
\RAM|ALT_INV_memRAM~504_q\ <= NOT \RAM|memRAM~504_q\;
\RAM|ALT_INV_memRAM~2460_combout\ <= NOT \RAM|memRAM~2460_combout\;
\RAM|ALT_INV_memRAM~2008_q\ <= NOT \RAM|memRAM~2008_q\;
\RAM|ALT_INV_memRAM~1496_q\ <= NOT \RAM|memRAM~1496_q\;
\RAM|ALT_INV_memRAM~984_q\ <= NOT \RAM|memRAM~984_q\;
\RAM|ALT_INV_memRAM~472_q\ <= NOT \RAM|memRAM~472_q\;
\RAM|ALT_INV_memRAM~2459_combout\ <= NOT \RAM|memRAM~2459_combout\;
\RAM|ALT_INV_memRAM~1976_q\ <= NOT \RAM|memRAM~1976_q\;
\RAM|ALT_INV_memRAM~1464_q\ <= NOT \RAM|memRAM~1464_q\;
\RAM|ALT_INV_memRAM~952_q\ <= NOT \RAM|memRAM~952_q\;
\RAM|ALT_INV_memRAM~440_q\ <= NOT \RAM|memRAM~440_q\;
\RAM|ALT_INV_memRAM~2458_combout\ <= NOT \RAM|memRAM~2458_combout\;
\RAM|ALT_INV_memRAM~2457_combout\ <= NOT \RAM|memRAM~2457_combout\;
\RAM|ALT_INV_memRAM~1944_q\ <= NOT \RAM|memRAM~1944_q\;
\RAM|ALT_INV_memRAM~1912_q\ <= NOT \RAM|memRAM~1912_q\;
\RAM|ALT_INV_memRAM~1880_q\ <= NOT \RAM|memRAM~1880_q\;
\RAM|ALT_INV_memRAM~1848_q\ <= NOT \RAM|memRAM~1848_q\;
\RAM|ALT_INV_memRAM~2456_combout\ <= NOT \RAM|memRAM~2456_combout\;
\RAM|ALT_INV_memRAM~1432_q\ <= NOT \RAM|memRAM~1432_q\;
\RAM|ALT_INV_memRAM~1400_q\ <= NOT \RAM|memRAM~1400_q\;
\RAM|ALT_INV_memRAM~1368_q\ <= NOT \RAM|memRAM~1368_q\;
\RAM|ALT_INV_memRAM~1336_q\ <= NOT \RAM|memRAM~1336_q\;
\RAM|ALT_INV_memRAM~2455_combout\ <= NOT \RAM|memRAM~2455_combout\;
\RAM|ALT_INV_memRAM~920_q\ <= NOT \RAM|memRAM~920_q\;
\RAM|ALT_INV_memRAM~888_q\ <= NOT \RAM|memRAM~888_q\;
\RAM|ALT_INV_memRAM~856_q\ <= NOT \RAM|memRAM~856_q\;
\RAM|ALT_INV_memRAM~824_q\ <= NOT \RAM|memRAM~824_q\;
\RAM|ALT_INV_memRAM~2454_combout\ <= NOT \RAM|memRAM~2454_combout\;
\RAM|ALT_INV_memRAM~408_q\ <= NOT \RAM|memRAM~408_q\;
\RAM|ALT_INV_memRAM~376_q\ <= NOT \RAM|memRAM~376_q\;
\RAM|ALT_INV_memRAM~344_q\ <= NOT \RAM|memRAM~344_q\;
\RAM|ALT_INV_memRAM~312_q\ <= NOT \RAM|memRAM~312_q\;
\RAM|ALT_INV_memRAM~2453_combout\ <= NOT \RAM|memRAM~2453_combout\;
\RAM|ALT_INV_memRAM~2452_combout\ <= NOT \RAM|memRAM~2452_combout\;
\RAM|ALT_INV_memRAM~1816_q\ <= NOT \RAM|memRAM~1816_q\;
\RAM|ALT_INV_memRAM~1784_q\ <= NOT \RAM|memRAM~1784_q\;
\RAM|ALT_INV_memRAM~1752_q\ <= NOT \RAM|memRAM~1752_q\;
\RAM|ALT_INV_memRAM~1720_q\ <= NOT \RAM|memRAM~1720_q\;
\RAM|ALT_INV_memRAM~2451_combout\ <= NOT \RAM|memRAM~2451_combout\;
\RAM|ALT_INV_memRAM~1304_q\ <= NOT \RAM|memRAM~1304_q\;
\RAM|ALT_INV_memRAM~1272_q\ <= NOT \RAM|memRAM~1272_q\;
\RAM|ALT_INV_memRAM~1240_q\ <= NOT \RAM|memRAM~1240_q\;
\RAM|ALT_INV_memRAM~1208_q\ <= NOT \RAM|memRAM~1208_q\;
\RAM|ALT_INV_memRAM~2450_combout\ <= NOT \RAM|memRAM~2450_combout\;
\RAM|ALT_INV_memRAM~792_q\ <= NOT \RAM|memRAM~792_q\;
\RAM|ALT_INV_memRAM~760_q\ <= NOT \RAM|memRAM~760_q\;
\RAM|ALT_INV_memRAM~728_q\ <= NOT \RAM|memRAM~728_q\;
\RAM|ALT_INV_memRAM~696_q\ <= NOT \RAM|memRAM~696_q\;
\RAM|ALT_INV_memRAM~2449_combout\ <= NOT \RAM|memRAM~2449_combout\;
\RAM|ALT_INV_memRAM~280_q\ <= NOT \RAM|memRAM~280_q\;
\RAM|ALT_INV_memRAM~248_q\ <= NOT \RAM|memRAM~248_q\;
\RAM|ALT_INV_memRAM~216_q\ <= NOT \RAM|memRAM~216_q\;
\RAM|ALT_INV_memRAM~184_q\ <= NOT \RAM|memRAM~184_q\;
\RAM|ALT_INV_memRAM~2448_combout\ <= NOT \RAM|memRAM~2448_combout\;
\RAM|ALT_INV_memRAM~2447_combout\ <= NOT \RAM|memRAM~2447_combout\;
\RAM|ALT_INV_memRAM~1688_q\ <= NOT \RAM|memRAM~1688_q\;
\RAM|ALT_INV_memRAM~1656_q\ <= NOT \RAM|memRAM~1656_q\;
\RAM|ALT_INV_memRAM~1624_q\ <= NOT \RAM|memRAM~1624_q\;
\RAM|ALT_INV_memRAM~1592_q\ <= NOT \RAM|memRAM~1592_q\;
\RAM|ALT_INV_memRAM~2446_combout\ <= NOT \RAM|memRAM~2446_combout\;
\RAM|ALT_INV_memRAM~1176_q\ <= NOT \RAM|memRAM~1176_q\;
\RAM|ALT_INV_memRAM~1144_q\ <= NOT \RAM|memRAM~1144_q\;
\RAM|ALT_INV_memRAM~1112_q\ <= NOT \RAM|memRAM~1112_q\;
\RAM|ALT_INV_memRAM~1080_q\ <= NOT \RAM|memRAM~1080_q\;
\RAM|ALT_INV_memRAM~2445_combout\ <= NOT \RAM|memRAM~2445_combout\;
\RAM|ALT_INV_memRAM~664_q\ <= NOT \RAM|memRAM~664_q\;
\RAM|ALT_INV_memRAM~632_q\ <= NOT \RAM|memRAM~632_q\;
\RAM|ALT_INV_memRAM~600_q\ <= NOT \RAM|memRAM~600_q\;
\RAM|ALT_INV_memRAM~568_q\ <= NOT \RAM|memRAM~568_q\;
\RAM|ALT_INV_memRAM~2444_combout\ <= NOT \RAM|memRAM~2444_combout\;
\RAM|ALT_INV_memRAM~152_q\ <= NOT \RAM|memRAM~152_q\;
\RAM|ALT_INV_memRAM~120_q\ <= NOT \RAM|memRAM~120_q\;
\RAM|ALT_INV_memRAM~88_q\ <= NOT \RAM|memRAM~88_q\;
\RAM|ALT_INV_memRAM~56_q\ <= NOT \RAM|memRAM~56_q\;
\RAM|ALT_INV_memRAM~2442_combout\ <= NOT \RAM|memRAM~2442_combout\;
\RAM|ALT_INV_memRAM~2441_combout\ <= NOT \RAM|memRAM~2441_combout\;
\RAM|ALT_INV_memRAM~2071_q\ <= NOT \RAM|memRAM~2071_q\;
\RAM|ALT_INV_memRAM~1943_q\ <= NOT \RAM|memRAM~1943_q\;
\RAM|ALT_INV_memRAM~1815_q\ <= NOT \RAM|memRAM~1815_q\;
\RAM|ALT_INV_memRAM~1687_q\ <= NOT \RAM|memRAM~1687_q\;
\RAM|ALT_INV_memRAM~2440_combout\ <= NOT \RAM|memRAM~2440_combout\;
\RAM|ALT_INV_memRAM~1559_q\ <= NOT \RAM|memRAM~1559_q\;
\RAM|ALT_INV_memRAM~1431_q\ <= NOT \RAM|memRAM~1431_q\;
\RAM|ALT_INV_memRAM~1303_q\ <= NOT \RAM|memRAM~1303_q\;
\RAM|ALT_INV_memRAM~1175_q\ <= NOT \RAM|memRAM~1175_q\;
\RAM|ALT_INV_memRAM~2439_combout\ <= NOT \RAM|memRAM~2439_combout\;
\RAM|ALT_INV_memRAM~1047_q\ <= NOT \RAM|memRAM~1047_q\;
\RAM|ALT_INV_memRAM~919_q\ <= NOT \RAM|memRAM~919_q\;
\RAM|ALT_INV_memRAM~791_q\ <= NOT \RAM|memRAM~791_q\;
\RAM|ALT_INV_memRAM~663_q\ <= NOT \RAM|memRAM~663_q\;
\RAM|ALT_INV_memRAM~2438_combout\ <= NOT \RAM|memRAM~2438_combout\;
\RAM|ALT_INV_memRAM~535_q\ <= NOT \RAM|memRAM~535_q\;
\RAM|ALT_INV_memRAM~407_q\ <= NOT \RAM|memRAM~407_q\;
\RAM|ALT_INV_memRAM~279_q\ <= NOT \RAM|memRAM~279_q\;
\RAM|ALT_INV_memRAM~151_q\ <= NOT \RAM|memRAM~151_q\;
\RAM|ALT_INV_memRAM~2437_combout\ <= NOT \RAM|memRAM~2437_combout\;
\RAM|ALT_INV_memRAM~2436_combout\ <= NOT \RAM|memRAM~2436_combout\;
\RAM|ALT_INV_memRAM~2039_q\ <= NOT \RAM|memRAM~2039_q\;
\RAM|ALT_INV_memRAM~1527_q\ <= NOT \RAM|memRAM~1527_q\;
\RAM|ALT_INV_memRAM~1015_q\ <= NOT \RAM|memRAM~1015_q\;
\RAM|ALT_INV_memRAM~503_q\ <= NOT \RAM|memRAM~503_q\;
\RAM|ALT_INV_memRAM~2435_combout\ <= NOT \RAM|memRAM~2435_combout\;
\RAM|ALT_INV_memRAM~1911_q\ <= NOT \RAM|memRAM~1911_q\;
\RAM|ALT_INV_memRAM~1399_q\ <= NOT \RAM|memRAM~1399_q\;
\RAM|ALT_INV_memRAM~887_q\ <= NOT \RAM|memRAM~887_q\;
\RAM|ALT_INV_memRAM~375_q\ <= NOT \RAM|memRAM~375_q\;
\RAM|ALT_INV_memRAM~2434_combout\ <= NOT \RAM|memRAM~2434_combout\;
\RAM|ALT_INV_memRAM~1783_q\ <= NOT \RAM|memRAM~1783_q\;
\RAM|ALT_INV_memRAM~1271_q\ <= NOT \RAM|memRAM~1271_q\;
\RAM|ALT_INV_memRAM~759_q\ <= NOT \RAM|memRAM~759_q\;
\RAM|ALT_INV_memRAM~247_q\ <= NOT \RAM|memRAM~247_q\;
\RAM|ALT_INV_memRAM~2433_combout\ <= NOT \RAM|memRAM~2433_combout\;
\RAM|ALT_INV_memRAM~1655_q\ <= NOT \RAM|memRAM~1655_q\;
\RAM|ALT_INV_memRAM~1143_q\ <= NOT \RAM|memRAM~1143_q\;
\RAM|ALT_INV_memRAM~631_q\ <= NOT \RAM|memRAM~631_q\;
\RAM|ALT_INV_memRAM~119_q\ <= NOT \RAM|memRAM~119_q\;
\RAM|ALT_INV_memRAM~2432_combout\ <= NOT \RAM|memRAM~2432_combout\;
\RAM|ALT_INV_memRAM~2431_combout\ <= NOT \RAM|memRAM~2431_combout\;
\RAM|ALT_INV_memRAM~2007_q\ <= NOT \RAM|memRAM~2007_q\;
\RAM|ALT_INV_memRAM~1495_q\ <= NOT \RAM|memRAM~1495_q\;
\RAM|ALT_INV_memRAM~983_q\ <= NOT \RAM|memRAM~983_q\;
\RAM|ALT_INV_memRAM~471_q\ <= NOT \RAM|memRAM~471_q\;
\RAM|ALT_INV_memRAM~2430_combout\ <= NOT \RAM|memRAM~2430_combout\;
\RAM|ALT_INV_memRAM~1879_q\ <= NOT \RAM|memRAM~1879_q\;
\RAM|ALT_INV_memRAM~1367_q\ <= NOT \RAM|memRAM~1367_q\;
\RAM|ALT_INV_memRAM~855_q\ <= NOT \RAM|memRAM~855_q\;
\RAM|ALT_INV_memRAM~343_q\ <= NOT \RAM|memRAM~343_q\;
\RAM|ALT_INV_memRAM~2429_combout\ <= NOT \RAM|memRAM~2429_combout\;
\RAM|ALT_INV_memRAM~1751_q\ <= NOT \RAM|memRAM~1751_q\;
\RAM|ALT_INV_memRAM~1239_q\ <= NOT \RAM|memRAM~1239_q\;
\RAM|ALT_INV_memRAM~727_q\ <= NOT \RAM|memRAM~727_q\;
\RAM|ALT_INV_memRAM~215_q\ <= NOT \RAM|memRAM~215_q\;
\RAM|ALT_INV_memRAM~2428_combout\ <= NOT \RAM|memRAM~2428_combout\;
\RAM|ALT_INV_memRAM~1623_q\ <= NOT \RAM|memRAM~1623_q\;
\RAM|ALT_INV_memRAM~1111_q\ <= NOT \RAM|memRAM~1111_q\;
\RAM|ALT_INV_memRAM~599_q\ <= NOT \RAM|memRAM~599_q\;
\RAM|ALT_INV_memRAM~87_q\ <= NOT \RAM|memRAM~87_q\;
\RAM|ALT_INV_memRAM~2427_combout\ <= NOT \RAM|memRAM~2427_combout\;
\RAM|ALT_INV_memRAM~2426_combout\ <= NOT \RAM|memRAM~2426_combout\;
\RAM|ALT_INV_memRAM~1975_q\ <= NOT \RAM|memRAM~1975_q\;
\RAM|ALT_INV_memRAM~1463_q\ <= NOT \RAM|memRAM~1463_q\;
\RAM|ALT_INV_memRAM~951_q\ <= NOT \RAM|memRAM~951_q\;
\RAM|ALT_INV_memRAM~439_q\ <= NOT \RAM|memRAM~439_q\;
\RAM|ALT_INV_memRAM~2425_combout\ <= NOT \RAM|memRAM~2425_combout\;
\RAM|ALT_INV_memRAM~1847_q\ <= NOT \RAM|memRAM~1847_q\;
\RAM|ALT_INV_memRAM~1335_q\ <= NOT \RAM|memRAM~1335_q\;
\RAM|ALT_INV_memRAM~823_q\ <= NOT \RAM|memRAM~823_q\;
\RAM|ALT_INV_memRAM~311_q\ <= NOT \RAM|memRAM~311_q\;
\RAM|ALT_INV_memRAM~2424_combout\ <= NOT \RAM|memRAM~2424_combout\;
\RAM|ALT_INV_memRAM~1719_q\ <= NOT \RAM|memRAM~1719_q\;
\RAM|ALT_INV_memRAM~1207_q\ <= NOT \RAM|memRAM~1207_q\;
\RAM|ALT_INV_memRAM~695_q\ <= NOT \RAM|memRAM~695_q\;
\RAM|ALT_INV_memRAM~183_q\ <= NOT \RAM|memRAM~183_q\;
\RAM|ALT_INV_memRAM~2423_combout\ <= NOT \RAM|memRAM~2423_combout\;
\RAM|ALT_INV_memRAM~1591_q\ <= NOT \RAM|memRAM~1591_q\;
\RAM|ALT_INV_memRAM~1079_q\ <= NOT \RAM|memRAM~1079_q\;
\RAM|ALT_INV_memRAM~567_q\ <= NOT \RAM|memRAM~567_q\;
\RAM|ALT_INV_memRAM~55_q\ <= NOT \RAM|memRAM~55_q\;
\RAM|ALT_INV_memRAM~2421_combout\ <= NOT \RAM|memRAM~2421_combout\;
\RAM|ALT_INV_memRAM~2420_combout\ <= NOT \RAM|memRAM~2420_combout\;
\RAM|ALT_INV_memRAM~2070_q\ <= NOT \RAM|memRAM~2070_q\;
\RAM|ALT_INV_memRAM~1942_q\ <= NOT \RAM|memRAM~1942_q\;
\RAM|ALT_INV_memRAM~1814_q\ <= NOT \RAM|memRAM~1814_q\;
\RAM|ALT_INV_memRAM~1686_q\ <= NOT \RAM|memRAM~1686_q\;
\RAM|ALT_INV_memRAM~2419_combout\ <= NOT \RAM|memRAM~2419_combout\;
\RAM|ALT_INV_memRAM~2038_q\ <= NOT \RAM|memRAM~2038_q\;
\RAM|ALT_INV_memRAM~1910_q\ <= NOT \RAM|memRAM~1910_q\;
\RAM|ALT_INV_memRAM~1782_q\ <= NOT \RAM|memRAM~1782_q\;
\RAM|ALT_INV_memRAM~1654_q\ <= NOT \RAM|memRAM~1654_q\;
\RAM|ALT_INV_memRAM~2418_combout\ <= NOT \RAM|memRAM~2418_combout\;
\RAM|ALT_INV_memRAM~2006_q\ <= NOT \RAM|memRAM~2006_q\;
\RAM|ALT_INV_memRAM~1878_q\ <= NOT \RAM|memRAM~1878_q\;
\RAM|ALT_INV_memRAM~1750_q\ <= NOT \RAM|memRAM~1750_q\;
\RAM|ALT_INV_memRAM~1622_q\ <= NOT \RAM|memRAM~1622_q\;
\RAM|ALT_INV_memRAM~2417_combout\ <= NOT \RAM|memRAM~2417_combout\;
\RAM|ALT_INV_memRAM~1974_q\ <= NOT \RAM|memRAM~1974_q\;
\RAM|ALT_INV_memRAM~1846_q\ <= NOT \RAM|memRAM~1846_q\;
\RAM|ALT_INV_memRAM~1718_q\ <= NOT \RAM|memRAM~1718_q\;
\RAM|ALT_INV_memRAM~1590_q\ <= NOT \RAM|memRAM~1590_q\;
\RAM|ALT_INV_memRAM~2416_combout\ <= NOT \RAM|memRAM~2416_combout\;
\RAM|ALT_INV_memRAM~2415_combout\ <= NOT \RAM|memRAM~2415_combout\;
\RAM|ALT_INV_memRAM~1558_q\ <= NOT \RAM|memRAM~1558_q\;
\RAM|ALT_INV_memRAM~1526_q\ <= NOT \RAM|memRAM~1526_q\;
\RAM|ALT_INV_memRAM~1494_q\ <= NOT \RAM|memRAM~1494_q\;
\RAM|ALT_INV_memRAM~1462_q\ <= NOT \RAM|memRAM~1462_q\;
\RAM|ALT_INV_memRAM~2414_combout\ <= NOT \RAM|memRAM~2414_combout\;
\RAM|ALT_INV_memRAM~1430_q\ <= NOT \RAM|memRAM~1430_q\;
\RAM|ALT_INV_memRAM~1398_q\ <= NOT \RAM|memRAM~1398_q\;
\RAM|ALT_INV_memRAM~1366_q\ <= NOT \RAM|memRAM~1366_q\;
\RAM|ALT_INV_memRAM~1334_q\ <= NOT \RAM|memRAM~1334_q\;
\RAM|ALT_INV_memRAM~2413_combout\ <= NOT \RAM|memRAM~2413_combout\;
\RAM|ALT_INV_memRAM~1302_q\ <= NOT \RAM|memRAM~1302_q\;
\RAM|ALT_INV_memRAM~1270_q\ <= NOT \RAM|memRAM~1270_q\;
\RAM|ALT_INV_memRAM~1238_q\ <= NOT \RAM|memRAM~1238_q\;
\RAM|ALT_INV_memRAM~1206_q\ <= NOT \RAM|memRAM~1206_q\;
\RAM|ALT_INV_memRAM~2412_combout\ <= NOT \RAM|memRAM~2412_combout\;
\RAM|ALT_INV_memRAM~1174_q\ <= NOT \RAM|memRAM~1174_q\;
\RAM|ALT_INV_memRAM~1142_q\ <= NOT \RAM|memRAM~1142_q\;
\RAM|ALT_INV_memRAM~1110_q\ <= NOT \RAM|memRAM~1110_q\;
\RAM|ALT_INV_memRAM~1078_q\ <= NOT \RAM|memRAM~1078_q\;
\RAM|ALT_INV_memRAM~2411_combout\ <= NOT \RAM|memRAM~2411_combout\;
\RAM|ALT_INV_memRAM~2410_combout\ <= NOT \RAM|memRAM~2410_combout\;
\RAM|ALT_INV_memRAM~1046_q\ <= NOT \RAM|memRAM~1046_q\;
\RAM|ALT_INV_memRAM~918_q\ <= NOT \RAM|memRAM~918_q\;
\RAM|ALT_INV_memRAM~790_q\ <= NOT \RAM|memRAM~790_q\;
\RAM|ALT_INV_memRAM~662_q\ <= NOT \RAM|memRAM~662_q\;
\RAM|ALT_INV_memRAM~2409_combout\ <= NOT \RAM|memRAM~2409_combout\;
\RAM|ALT_INV_memRAM~1014_q\ <= NOT \RAM|memRAM~1014_q\;
\RAM|ALT_INV_memRAM~886_q\ <= NOT \RAM|memRAM~886_q\;
\RAM|ALT_INV_memRAM~758_q\ <= NOT \RAM|memRAM~758_q\;
\RAM|ALT_INV_memRAM~630_q\ <= NOT \RAM|memRAM~630_q\;
\RAM|ALT_INV_memRAM~2408_combout\ <= NOT \RAM|memRAM~2408_combout\;
\RAM|ALT_INV_memRAM~982_q\ <= NOT \RAM|memRAM~982_q\;
\RAM|ALT_INV_memRAM~854_q\ <= NOT \RAM|memRAM~854_q\;
\RAM|ALT_INV_memRAM~726_q\ <= NOT \RAM|memRAM~726_q\;
\RAM|ALT_INV_memRAM~598_q\ <= NOT \RAM|memRAM~598_q\;
\RAM|ALT_INV_memRAM~2407_combout\ <= NOT \RAM|memRAM~2407_combout\;
\RAM|ALT_INV_memRAM~950_q\ <= NOT \RAM|memRAM~950_q\;
\RAM|ALT_INV_memRAM~822_q\ <= NOT \RAM|memRAM~822_q\;
\RAM|ALT_INV_memRAM~694_q\ <= NOT \RAM|memRAM~694_q\;
\RAM|ALT_INV_memRAM~566_q\ <= NOT \RAM|memRAM~566_q\;
\RAM|ALT_INV_memRAM~2406_combout\ <= NOT \RAM|memRAM~2406_combout\;
\RAM|ALT_INV_memRAM~2405_combout\ <= NOT \RAM|memRAM~2405_combout\;
\RAM|ALT_INV_memRAM~534_q\ <= NOT \RAM|memRAM~534_q\;
\RAM|ALT_INV_memRAM~406_q\ <= NOT \RAM|memRAM~406_q\;
\RAM|ALT_INV_memRAM~278_q\ <= NOT \RAM|memRAM~278_q\;
\RAM|ALT_INV_memRAM~150_q\ <= NOT \RAM|memRAM~150_q\;
\RAM|ALT_INV_memRAM~2404_combout\ <= NOT \RAM|memRAM~2404_combout\;
\RAM|ALT_INV_memRAM~502_q\ <= NOT \RAM|memRAM~502_q\;
\RAM|ALT_INV_memRAM~374_q\ <= NOT \RAM|memRAM~374_q\;
\RAM|ALT_INV_memRAM~246_q\ <= NOT \RAM|memRAM~246_q\;
\RAM|ALT_INV_memRAM~118_q\ <= NOT \RAM|memRAM~118_q\;
\RAM|ALT_INV_memRAM~2403_combout\ <= NOT \RAM|memRAM~2403_combout\;
\RAM|ALT_INV_memRAM~470_q\ <= NOT \RAM|memRAM~470_q\;
\RAM|ALT_INV_memRAM~342_q\ <= NOT \RAM|memRAM~342_q\;
\RAM|ALT_INV_memRAM~214_q\ <= NOT \RAM|memRAM~214_q\;
\RAM|ALT_INV_memRAM~86_q\ <= NOT \RAM|memRAM~86_q\;
\RAM|ALT_INV_memRAM~2402_combout\ <= NOT \RAM|memRAM~2402_combout\;
\RAM|ALT_INV_memRAM~438_q\ <= NOT \RAM|memRAM~438_q\;
\RAM|ALT_INV_memRAM~310_q\ <= NOT \RAM|memRAM~310_q\;
\RAM|ALT_INV_memRAM~182_q\ <= NOT \RAM|memRAM~182_q\;
\RAM|ALT_INV_memRAM~54_q\ <= NOT \RAM|memRAM~54_q\;
\RAM|ALT_INV_memRAM~2400_combout\ <= NOT \RAM|memRAM~2400_combout\;
\RAM|ALT_INV_memRAM~2399_combout\ <= NOT \RAM|memRAM~2399_combout\;
\RAM|ALT_INV_memRAM~2069_q\ <= NOT \RAM|memRAM~2069_q\;
\RAM|ALT_INV_memRAM~1557_q\ <= NOT \RAM|memRAM~1557_q\;
\RAM|ALT_INV_memRAM~1045_q\ <= NOT \RAM|memRAM~1045_q\;
\RAM|ALT_INV_memRAM~533_q\ <= NOT \RAM|memRAM~533_q\;
\RAM|ALT_INV_memRAM~2398_combout\ <= NOT \RAM|memRAM~2398_combout\;
\RAM|ALT_INV_memRAM~2037_q\ <= NOT \RAM|memRAM~2037_q\;
\RAM|ALT_INV_memRAM~1525_q\ <= NOT \RAM|memRAM~1525_q\;
\RAM|ALT_INV_memRAM~1013_q\ <= NOT \RAM|memRAM~1013_q\;
\RAM|ALT_INV_memRAM~501_q\ <= NOT \RAM|memRAM~501_q\;
\RAM|ALT_INV_memRAM~2397_combout\ <= NOT \RAM|memRAM~2397_combout\;
\RAM|ALT_INV_memRAM~2005_q\ <= NOT \RAM|memRAM~2005_q\;
\RAM|ALT_INV_memRAM~1493_q\ <= NOT \RAM|memRAM~1493_q\;
\RAM|ALT_INV_memRAM~981_q\ <= NOT \RAM|memRAM~981_q\;
\RAM|ALT_INV_memRAM~469_q\ <= NOT \RAM|memRAM~469_q\;
\RAM|ALT_INV_memRAM~2396_combout\ <= NOT \RAM|memRAM~2396_combout\;
\RAM|ALT_INV_memRAM~1973_q\ <= NOT \RAM|memRAM~1973_q\;
\RAM|ALT_INV_memRAM~1461_q\ <= NOT \RAM|memRAM~1461_q\;
\RAM|ALT_INV_memRAM~949_q\ <= NOT \RAM|memRAM~949_q\;
\RAM|ALT_INV_memRAM~437_q\ <= NOT \RAM|memRAM~437_q\;
\RAM|ALT_INV_memRAM~2395_combout\ <= NOT \RAM|memRAM~2395_combout\;
\RAM|ALT_INV_memRAM~2394_combout\ <= NOT \RAM|memRAM~2394_combout\;
\RAM|ALT_INV_memRAM~1941_q\ <= NOT \RAM|memRAM~1941_q\;
\RAM|ALT_INV_memRAM~1909_q\ <= NOT \RAM|memRAM~1909_q\;
\RAM|ALT_INV_memRAM~1877_q\ <= NOT \RAM|memRAM~1877_q\;
\RAM|ALT_INV_memRAM~1845_q\ <= NOT \RAM|memRAM~1845_q\;
\RAM|ALT_INV_memRAM~2393_combout\ <= NOT \RAM|memRAM~2393_combout\;
\RAM|ALT_INV_memRAM~1429_q\ <= NOT \RAM|memRAM~1429_q\;
\RAM|ALT_INV_memRAM~1397_q\ <= NOT \RAM|memRAM~1397_q\;
\RAM|ALT_INV_memRAM~1365_q\ <= NOT \RAM|memRAM~1365_q\;
\RAM|ALT_INV_memRAM~1333_q\ <= NOT \RAM|memRAM~1333_q\;
\RAM|ALT_INV_memRAM~2392_combout\ <= NOT \RAM|memRAM~2392_combout\;
\RAM|ALT_INV_memRAM~917_q\ <= NOT \RAM|memRAM~917_q\;
\RAM|ALT_INV_memRAM~885_q\ <= NOT \RAM|memRAM~885_q\;
\RAM|ALT_INV_memRAM~853_q\ <= NOT \RAM|memRAM~853_q\;
\RAM|ALT_INV_memRAM~821_q\ <= NOT \RAM|memRAM~821_q\;
\RAM|ALT_INV_memRAM~2391_combout\ <= NOT \RAM|memRAM~2391_combout\;
\RAM|ALT_INV_memRAM~405_q\ <= NOT \RAM|memRAM~405_q\;
\RAM|ALT_INV_memRAM~373_q\ <= NOT \RAM|memRAM~373_q\;
\RAM|ALT_INV_memRAM~341_q\ <= NOT \RAM|memRAM~341_q\;
\RAM|ALT_INV_memRAM~309_q\ <= NOT \RAM|memRAM~309_q\;
\RAM|ALT_INV_memRAM~2390_combout\ <= NOT \RAM|memRAM~2390_combout\;
\RAM|ALT_INV_memRAM~2389_combout\ <= NOT \RAM|memRAM~2389_combout\;
\RAM|ALT_INV_memRAM~1813_q\ <= NOT \RAM|memRAM~1813_q\;
\RAM|ALT_INV_memRAM~1781_q\ <= NOT \RAM|memRAM~1781_q\;
\RAM|ALT_INV_memRAM~1749_q\ <= NOT \RAM|memRAM~1749_q\;
\RAM|ALT_INV_memRAM~1717_q\ <= NOT \RAM|memRAM~1717_q\;
\RAM|ALT_INV_memRAM~2388_combout\ <= NOT \RAM|memRAM~2388_combout\;
\RAM|ALT_INV_memRAM~1301_q\ <= NOT \RAM|memRAM~1301_q\;
\RAM|ALT_INV_memRAM~1269_q\ <= NOT \RAM|memRAM~1269_q\;
\RAM|ALT_INV_memRAM~1237_q\ <= NOT \RAM|memRAM~1237_q\;
\RAM|ALT_INV_memRAM~1205_q\ <= NOT \RAM|memRAM~1205_q\;
\RAM|ALT_INV_memRAM~2387_combout\ <= NOT \RAM|memRAM~2387_combout\;
\RAM|ALT_INV_memRAM~789_q\ <= NOT \RAM|memRAM~789_q\;
\RAM|ALT_INV_memRAM~757_q\ <= NOT \RAM|memRAM~757_q\;
\RAM|ALT_INV_memRAM~725_q\ <= NOT \RAM|memRAM~725_q\;
\RAM|ALT_INV_memRAM~693_q\ <= NOT \RAM|memRAM~693_q\;
\RAM|ALT_INV_memRAM~2386_combout\ <= NOT \RAM|memRAM~2386_combout\;
\RAM|ALT_INV_memRAM~277_q\ <= NOT \RAM|memRAM~277_q\;
\RAM|ALT_INV_memRAM~245_q\ <= NOT \RAM|memRAM~245_q\;
\RAM|ALT_INV_memRAM~213_q\ <= NOT \RAM|memRAM~213_q\;
\RAM|ALT_INV_memRAM~181_q\ <= NOT \RAM|memRAM~181_q\;
\RAM|ALT_INV_memRAM~2385_combout\ <= NOT \RAM|memRAM~2385_combout\;
\RAM|ALT_INV_memRAM~2384_combout\ <= NOT \RAM|memRAM~2384_combout\;
\RAM|ALT_INV_memRAM~1685_q\ <= NOT \RAM|memRAM~1685_q\;
\RAM|ALT_INV_memRAM~1653_q\ <= NOT \RAM|memRAM~1653_q\;
\RAM|ALT_INV_memRAM~1621_q\ <= NOT \RAM|memRAM~1621_q\;
\RAM|ALT_INV_memRAM~1589_q\ <= NOT \RAM|memRAM~1589_q\;
\RAM|ALT_INV_memRAM~2383_combout\ <= NOT \RAM|memRAM~2383_combout\;
\RAM|ALT_INV_memRAM~1173_q\ <= NOT \RAM|memRAM~1173_q\;
\RAM|ALT_INV_memRAM~1141_q\ <= NOT \RAM|memRAM~1141_q\;
\RAM|ALT_INV_memRAM~1109_q\ <= NOT \RAM|memRAM~1109_q\;
\RAM|ALT_INV_memRAM~1077_q\ <= NOT \RAM|memRAM~1077_q\;
\RAM|ALT_INV_memRAM~2382_combout\ <= NOT \RAM|memRAM~2382_combout\;
\RAM|ALT_INV_memRAM~661_q\ <= NOT \RAM|memRAM~661_q\;
\RAM|ALT_INV_memRAM~629_q\ <= NOT \RAM|memRAM~629_q\;
\RAM|ALT_INV_memRAM~597_q\ <= NOT \RAM|memRAM~597_q\;
\RAM|ALT_INV_memRAM~565_q\ <= NOT \RAM|memRAM~565_q\;
\RAM|ALT_INV_memRAM~2381_combout\ <= NOT \RAM|memRAM~2381_combout\;
\RAM|ALT_INV_memRAM~149_q\ <= NOT \RAM|memRAM~149_q\;
\RAM|ALT_INV_memRAM~117_q\ <= NOT \RAM|memRAM~117_q\;
\RAM|ALT_INV_memRAM~85_q\ <= NOT \RAM|memRAM~85_q\;
\RAM|ALT_INV_memRAM~53_q\ <= NOT \RAM|memRAM~53_q\;
\RAM|ALT_INV_memRAM~2379_combout\ <= NOT \RAM|memRAM~2379_combout\;
\RAM|ALT_INV_memRAM~2378_combout\ <= NOT \RAM|memRAM~2378_combout\;
\RAM|ALT_INV_memRAM~2068_q\ <= NOT \RAM|memRAM~2068_q\;
\RAM|ALT_INV_memRAM~1940_q\ <= NOT \RAM|memRAM~1940_q\;
\RAM|ALT_INV_memRAM~1812_q\ <= NOT \RAM|memRAM~1812_q\;
\RAM|ALT_INV_memRAM~1684_q\ <= NOT \RAM|memRAM~1684_q\;
\RAM|ALT_INV_memRAM~2377_combout\ <= NOT \RAM|memRAM~2377_combout\;
\RAM|ALT_INV_memRAM~1556_q\ <= NOT \RAM|memRAM~1556_q\;
\RAM|ALT_INV_memRAM~1428_q\ <= NOT \RAM|memRAM~1428_q\;
\RAM|ALT_INV_memRAM~1300_q\ <= NOT \RAM|memRAM~1300_q\;
\RAM|ALT_INV_memRAM~1172_q\ <= NOT \RAM|memRAM~1172_q\;
\RAM|ALT_INV_memRAM~2376_combout\ <= NOT \RAM|memRAM~2376_combout\;
\RAM|ALT_INV_memRAM~1044_q\ <= NOT \RAM|memRAM~1044_q\;
\RAM|ALT_INV_memRAM~916_q\ <= NOT \RAM|memRAM~916_q\;
\RAM|ALT_INV_memRAM~788_q\ <= NOT \RAM|memRAM~788_q\;
\RAM|ALT_INV_memRAM~660_q\ <= NOT \RAM|memRAM~660_q\;
\RAM|ALT_INV_memRAM~2375_combout\ <= NOT \RAM|memRAM~2375_combout\;
\RAM|ALT_INV_memRAM~532_q\ <= NOT \RAM|memRAM~532_q\;
\RAM|ALT_INV_memRAM~404_q\ <= NOT \RAM|memRAM~404_q\;
\RAM|ALT_INV_memRAM~276_q\ <= NOT \RAM|memRAM~276_q\;
\RAM|ALT_INV_memRAM~148_q\ <= NOT \RAM|memRAM~148_q\;
\RAM|ALT_INV_memRAM~2374_combout\ <= NOT \RAM|memRAM~2374_combout\;
\RAM|ALT_INV_memRAM~2373_combout\ <= NOT \RAM|memRAM~2373_combout\;
\RAM|ALT_INV_memRAM~2036_q\ <= NOT \RAM|memRAM~2036_q\;
\RAM|ALT_INV_memRAM~1524_q\ <= NOT \RAM|memRAM~1524_q\;
\RAM|ALT_INV_memRAM~1012_q\ <= NOT \RAM|memRAM~1012_q\;
\RAM|ALT_INV_memRAM~500_q\ <= NOT \RAM|memRAM~500_q\;
\RAM|ALT_INV_memRAM~2372_combout\ <= NOT \RAM|memRAM~2372_combout\;
\RAM|ALT_INV_memRAM~1908_q\ <= NOT \RAM|memRAM~1908_q\;
\RAM|ALT_INV_memRAM~1396_q\ <= NOT \RAM|memRAM~1396_q\;
\RAM|ALT_INV_memRAM~884_q\ <= NOT \RAM|memRAM~884_q\;
\RAM|ALT_INV_memRAM~372_q\ <= NOT \RAM|memRAM~372_q\;
\RAM|ALT_INV_memRAM~2371_combout\ <= NOT \RAM|memRAM~2371_combout\;
\RAM|ALT_INV_memRAM~1780_q\ <= NOT \RAM|memRAM~1780_q\;
\RAM|ALT_INV_memRAM~1268_q\ <= NOT \RAM|memRAM~1268_q\;
\RAM|ALT_INV_memRAM~756_q\ <= NOT \RAM|memRAM~756_q\;
\RAM|ALT_INV_memRAM~244_q\ <= NOT \RAM|memRAM~244_q\;
\RAM|ALT_INV_memRAM~2370_combout\ <= NOT \RAM|memRAM~2370_combout\;
\RAM|ALT_INV_memRAM~1652_q\ <= NOT \RAM|memRAM~1652_q\;
\RAM|ALT_INV_memRAM~1140_q\ <= NOT \RAM|memRAM~1140_q\;
\RAM|ALT_INV_memRAM~628_q\ <= NOT \RAM|memRAM~628_q\;
\RAM|ALT_INV_memRAM~116_q\ <= NOT \RAM|memRAM~116_q\;
\RAM|ALT_INV_memRAM~2369_combout\ <= NOT \RAM|memRAM~2369_combout\;
\RAM|ALT_INV_memRAM~2368_combout\ <= NOT \RAM|memRAM~2368_combout\;
\RAM|ALT_INV_memRAM~2004_q\ <= NOT \RAM|memRAM~2004_q\;
\RAM|ALT_INV_memRAM~1492_q\ <= NOT \RAM|memRAM~1492_q\;
\RAM|ALT_INV_memRAM~980_q\ <= NOT \RAM|memRAM~980_q\;
\RAM|ALT_INV_memRAM~468_q\ <= NOT \RAM|memRAM~468_q\;
\RAM|ALT_INV_memRAM~2367_combout\ <= NOT \RAM|memRAM~2367_combout\;
\RAM|ALT_INV_memRAM~1876_q\ <= NOT \RAM|memRAM~1876_q\;
\RAM|ALT_INV_memRAM~1364_q\ <= NOT \RAM|memRAM~1364_q\;
\RAM|ALT_INV_memRAM~852_q\ <= NOT \RAM|memRAM~852_q\;
\RAM|ALT_INV_memRAM~340_q\ <= NOT \RAM|memRAM~340_q\;
\RAM|ALT_INV_memRAM~2366_combout\ <= NOT \RAM|memRAM~2366_combout\;
\RAM|ALT_INV_memRAM~1748_q\ <= NOT \RAM|memRAM~1748_q\;
\RAM|ALT_INV_memRAM~1236_q\ <= NOT \RAM|memRAM~1236_q\;
\RAM|ALT_INV_memRAM~724_q\ <= NOT \RAM|memRAM~724_q\;
\RAM|ALT_INV_memRAM~212_q\ <= NOT \RAM|memRAM~212_q\;
\RAM|ALT_INV_memRAM~2365_combout\ <= NOT \RAM|memRAM~2365_combout\;
\RAM|ALT_INV_memRAM~1620_q\ <= NOT \RAM|memRAM~1620_q\;
\RAM|ALT_INV_memRAM~1108_q\ <= NOT \RAM|memRAM~1108_q\;
\RAM|ALT_INV_memRAM~596_q\ <= NOT \RAM|memRAM~596_q\;
\RAM|ALT_INV_memRAM~84_q\ <= NOT \RAM|memRAM~84_q\;
\RAM|ALT_INV_memRAM~2364_combout\ <= NOT \RAM|memRAM~2364_combout\;
\RAM|ALT_INV_memRAM~2363_combout\ <= NOT \RAM|memRAM~2363_combout\;
\RAM|ALT_INV_memRAM~1972_q\ <= NOT \RAM|memRAM~1972_q\;
\RAM|ALT_INV_memRAM~1460_q\ <= NOT \RAM|memRAM~1460_q\;
\RAM|ALT_INV_memRAM~948_q\ <= NOT \RAM|memRAM~948_q\;
\RAM|ALT_INV_memRAM~436_q\ <= NOT \RAM|memRAM~436_q\;
\RAM|ALT_INV_memRAM~2362_combout\ <= NOT \RAM|memRAM~2362_combout\;
\RAM|ALT_INV_memRAM~1844_q\ <= NOT \RAM|memRAM~1844_q\;
\RAM|ALT_INV_memRAM~1332_q\ <= NOT \RAM|memRAM~1332_q\;
\RAM|ALT_INV_memRAM~820_q\ <= NOT \RAM|memRAM~820_q\;
\RAM|ALT_INV_memRAM~308_q\ <= NOT \RAM|memRAM~308_q\;
\RAM|ALT_INV_memRAM~2361_combout\ <= NOT \RAM|memRAM~2361_combout\;
\RAM|ALT_INV_memRAM~1716_q\ <= NOT \RAM|memRAM~1716_q\;
\RAM|ALT_INV_memRAM~1204_q\ <= NOT \RAM|memRAM~1204_q\;
\RAM|ALT_INV_memRAM~692_q\ <= NOT \RAM|memRAM~692_q\;
\RAM|ALT_INV_memRAM~180_q\ <= NOT \RAM|memRAM~180_q\;
\RAM|ALT_INV_memRAM~2360_combout\ <= NOT \RAM|memRAM~2360_combout\;
\RAM|ALT_INV_memRAM~1588_q\ <= NOT \RAM|memRAM~1588_q\;
\RAM|ALT_INV_memRAM~1076_q\ <= NOT \RAM|memRAM~1076_q\;
\RAM|ALT_INV_memRAM~564_q\ <= NOT \RAM|memRAM~564_q\;
\RAM|ALT_INV_memRAM~52_q\ <= NOT \RAM|memRAM~52_q\;
\RAM|ALT_INV_memRAM~2358_combout\ <= NOT \RAM|memRAM~2358_combout\;
\RAM|ALT_INV_memRAM~2357_combout\ <= NOT \RAM|memRAM~2357_combout\;
\RAM|ALT_INV_memRAM~2067_q\ <= NOT \RAM|memRAM~2067_q\;
\RAM|ALT_INV_memRAM~1939_q\ <= NOT \RAM|memRAM~1939_q\;
\RAM|ALT_INV_memRAM~1811_q\ <= NOT \RAM|memRAM~1811_q\;
\RAM|ALT_INV_memRAM~1683_q\ <= NOT \RAM|memRAM~1683_q\;
\RAM|ALT_INV_memRAM~2356_combout\ <= NOT \RAM|memRAM~2356_combout\;
\RAM|ALT_INV_memRAM~2035_q\ <= NOT \RAM|memRAM~2035_q\;
\RAM|ALT_INV_memRAM~1907_q\ <= NOT \RAM|memRAM~1907_q\;
\RAM|ALT_INV_memRAM~1779_q\ <= NOT \RAM|memRAM~1779_q\;
\RAM|ALT_INV_memRAM~1651_q\ <= NOT \RAM|memRAM~1651_q\;
\RAM|ALT_INV_memRAM~2355_combout\ <= NOT \RAM|memRAM~2355_combout\;
\RAM|ALT_INV_memRAM~2003_q\ <= NOT \RAM|memRAM~2003_q\;
\RAM|ALT_INV_memRAM~1875_q\ <= NOT \RAM|memRAM~1875_q\;
\RAM|ALT_INV_memRAM~1747_q\ <= NOT \RAM|memRAM~1747_q\;
\RAM|ALT_INV_memRAM~1619_q\ <= NOT \RAM|memRAM~1619_q\;
\RAM|ALT_INV_memRAM~2354_combout\ <= NOT \RAM|memRAM~2354_combout\;
\RAM|ALT_INV_memRAM~1971_q\ <= NOT \RAM|memRAM~1971_q\;
\RAM|ALT_INV_memRAM~1843_q\ <= NOT \RAM|memRAM~1843_q\;
\RAM|ALT_INV_memRAM~1715_q\ <= NOT \RAM|memRAM~1715_q\;
\RAM|ALT_INV_memRAM~1587_q\ <= NOT \RAM|memRAM~1587_q\;
\RAM|ALT_INV_memRAM~2353_combout\ <= NOT \RAM|memRAM~2353_combout\;
\RAM|ALT_INV_memRAM~2352_combout\ <= NOT \RAM|memRAM~2352_combout\;
\RAM|ALT_INV_memRAM~1555_q\ <= NOT \RAM|memRAM~1555_q\;
\RAM|ALT_INV_memRAM~1523_q\ <= NOT \RAM|memRAM~1523_q\;
\RAM|ALT_INV_memRAM~1491_q\ <= NOT \RAM|memRAM~1491_q\;
\RAM|ALT_INV_memRAM~1459_q\ <= NOT \RAM|memRAM~1459_q\;
\RAM|ALT_INV_memRAM~2351_combout\ <= NOT \RAM|memRAM~2351_combout\;
\RAM|ALT_INV_memRAM~1427_q\ <= NOT \RAM|memRAM~1427_q\;
\RAM|ALT_INV_memRAM~1395_q\ <= NOT \RAM|memRAM~1395_q\;
\RAM|ALT_INV_memRAM~1363_q\ <= NOT \RAM|memRAM~1363_q\;
\RAM|ALT_INV_memRAM~1331_q\ <= NOT \RAM|memRAM~1331_q\;
\RAM|ALT_INV_memRAM~2350_combout\ <= NOT \RAM|memRAM~2350_combout\;
\RAM|ALT_INV_memRAM~1299_q\ <= NOT \RAM|memRAM~1299_q\;
\RAM|ALT_INV_memRAM~1267_q\ <= NOT \RAM|memRAM~1267_q\;
\RAM|ALT_INV_memRAM~1235_q\ <= NOT \RAM|memRAM~1235_q\;
\RAM|ALT_INV_memRAM~1203_q\ <= NOT \RAM|memRAM~1203_q\;
\RAM|ALT_INV_memRAM~2349_combout\ <= NOT \RAM|memRAM~2349_combout\;
\RAM|ALT_INV_memRAM~1171_q\ <= NOT \RAM|memRAM~1171_q\;
\RAM|ALT_INV_memRAM~1139_q\ <= NOT \RAM|memRAM~1139_q\;
\RAM|ALT_INV_memRAM~1107_q\ <= NOT \RAM|memRAM~1107_q\;
\RAM|ALT_INV_memRAM~1075_q\ <= NOT \RAM|memRAM~1075_q\;
\RAM|ALT_INV_memRAM~2348_combout\ <= NOT \RAM|memRAM~2348_combout\;
\RAM|ALT_INV_memRAM~2347_combout\ <= NOT \RAM|memRAM~2347_combout\;
\RAM|ALT_INV_memRAM~1043_q\ <= NOT \RAM|memRAM~1043_q\;
\RAM|ALT_INV_memRAM~915_q\ <= NOT \RAM|memRAM~915_q\;
\RAM|ALT_INV_memRAM~787_q\ <= NOT \RAM|memRAM~787_q\;
\RAM|ALT_INV_memRAM~659_q\ <= NOT \RAM|memRAM~659_q\;
\RAM|ALT_INV_memRAM~2346_combout\ <= NOT \RAM|memRAM~2346_combout\;
\RAM|ALT_INV_memRAM~1011_q\ <= NOT \RAM|memRAM~1011_q\;
\RAM|ALT_INV_memRAM~883_q\ <= NOT \RAM|memRAM~883_q\;
\RAM|ALT_INV_memRAM~755_q\ <= NOT \RAM|memRAM~755_q\;
\RAM|ALT_INV_memRAM~627_q\ <= NOT \RAM|memRAM~627_q\;
\RAM|ALT_INV_memRAM~2345_combout\ <= NOT \RAM|memRAM~2345_combout\;
\RAM|ALT_INV_memRAM~979_q\ <= NOT \RAM|memRAM~979_q\;
\RAM|ALT_INV_memRAM~851_q\ <= NOT \RAM|memRAM~851_q\;
\RAM|ALT_INV_memRAM~723_q\ <= NOT \RAM|memRAM~723_q\;
\RAM|ALT_INV_memRAM~595_q\ <= NOT \RAM|memRAM~595_q\;
\RAM|ALT_INV_memRAM~2344_combout\ <= NOT \RAM|memRAM~2344_combout\;
\RAM|ALT_INV_memRAM~947_q\ <= NOT \RAM|memRAM~947_q\;
\RAM|ALT_INV_memRAM~819_q\ <= NOT \RAM|memRAM~819_q\;
\RAM|ALT_INV_memRAM~691_q\ <= NOT \RAM|memRAM~691_q\;
\RAM|ALT_INV_memRAM~563_q\ <= NOT \RAM|memRAM~563_q\;
\RAM|ALT_INV_memRAM~2343_combout\ <= NOT \RAM|memRAM~2343_combout\;
\RAM|ALT_INV_memRAM~2342_combout\ <= NOT \RAM|memRAM~2342_combout\;
\RAM|ALT_INV_memRAM~531_q\ <= NOT \RAM|memRAM~531_q\;
\RAM|ALT_INV_memRAM~403_q\ <= NOT \RAM|memRAM~403_q\;
\RAM|ALT_INV_memRAM~275_q\ <= NOT \RAM|memRAM~275_q\;
\RAM|ALT_INV_memRAM~147_q\ <= NOT \RAM|memRAM~147_q\;
\RAM|ALT_INV_memRAM~2341_combout\ <= NOT \RAM|memRAM~2341_combout\;
\RAM|ALT_INV_memRAM~499_q\ <= NOT \RAM|memRAM~499_q\;
\RAM|ALT_INV_memRAM~371_q\ <= NOT \RAM|memRAM~371_q\;
\RAM|ALT_INV_memRAM~243_q\ <= NOT \RAM|memRAM~243_q\;
\RAM|ALT_INV_memRAM~115_q\ <= NOT \RAM|memRAM~115_q\;
\RAM|ALT_INV_memRAM~2340_combout\ <= NOT \RAM|memRAM~2340_combout\;
\RAM|ALT_INV_memRAM~467_q\ <= NOT \RAM|memRAM~467_q\;
\RAM|ALT_INV_memRAM~339_q\ <= NOT \RAM|memRAM~339_q\;
\RAM|ALT_INV_memRAM~211_q\ <= NOT \RAM|memRAM~211_q\;
\RAM|ALT_INV_memRAM~83_q\ <= NOT \RAM|memRAM~83_q\;
\RAM|ALT_INV_memRAM~2339_combout\ <= NOT \RAM|memRAM~2339_combout\;
\RAM|ALT_INV_memRAM~435_q\ <= NOT \RAM|memRAM~435_q\;
\RAM|ALT_INV_memRAM~307_q\ <= NOT \RAM|memRAM~307_q\;
\RAM|ALT_INV_memRAM~179_q\ <= NOT \RAM|memRAM~179_q\;
\RAM|ALT_INV_memRAM~51_q\ <= NOT \RAM|memRAM~51_q\;
\RAM|ALT_INV_memRAM~2337_combout\ <= NOT \RAM|memRAM~2337_combout\;
\RAM|ALT_INV_memRAM~2336_combout\ <= NOT \RAM|memRAM~2336_combout\;
\RAM|ALT_INV_memRAM~2066_q\ <= NOT \RAM|memRAM~2066_q\;
\RAM|ALT_INV_memRAM~1554_q\ <= NOT \RAM|memRAM~1554_q\;
\RAM|ALT_INV_memRAM~1042_q\ <= NOT \RAM|memRAM~1042_q\;
\RAM|ALT_INV_memRAM~530_q\ <= NOT \RAM|memRAM~530_q\;
\RAM|ALT_INV_memRAM~2335_combout\ <= NOT \RAM|memRAM~2335_combout\;
\RAM|ALT_INV_memRAM~2034_q\ <= NOT \RAM|memRAM~2034_q\;
\RAM|ALT_INV_memRAM~1522_q\ <= NOT \RAM|memRAM~1522_q\;
\RAM|ALT_INV_memRAM~1010_q\ <= NOT \RAM|memRAM~1010_q\;
\RAM|ALT_INV_memRAM~498_q\ <= NOT \RAM|memRAM~498_q\;
\RAM|ALT_INV_memRAM~2334_combout\ <= NOT \RAM|memRAM~2334_combout\;
\RAM|ALT_INV_memRAM~2002_q\ <= NOT \RAM|memRAM~2002_q\;
\RAM|ALT_INV_memRAM~1490_q\ <= NOT \RAM|memRAM~1490_q\;
\RAM|ALT_INV_memRAM~978_q\ <= NOT \RAM|memRAM~978_q\;
\RAM|ALT_INV_memRAM~466_q\ <= NOT \RAM|memRAM~466_q\;
\RAM|ALT_INV_memRAM~2333_combout\ <= NOT \RAM|memRAM~2333_combout\;
\RAM|ALT_INV_memRAM~1970_q\ <= NOT \RAM|memRAM~1970_q\;
\RAM|ALT_INV_memRAM~1458_q\ <= NOT \RAM|memRAM~1458_q\;
\RAM|ALT_INV_memRAM~946_q\ <= NOT \RAM|memRAM~946_q\;
\RAM|ALT_INV_memRAM~434_q\ <= NOT \RAM|memRAM~434_q\;
\RAM|ALT_INV_memRAM~2332_combout\ <= NOT \RAM|memRAM~2332_combout\;
\RAM|ALT_INV_memRAM~2331_combout\ <= NOT \RAM|memRAM~2331_combout\;
\RAM|ALT_INV_memRAM~1938_q\ <= NOT \RAM|memRAM~1938_q\;
\RAM|ALT_INV_memRAM~1906_q\ <= NOT \RAM|memRAM~1906_q\;
\RAM|ALT_INV_memRAM~1874_q\ <= NOT \RAM|memRAM~1874_q\;
\RAM|ALT_INV_memRAM~1842_q\ <= NOT \RAM|memRAM~1842_q\;
\RAM|ALT_INV_memRAM~2330_combout\ <= NOT \RAM|memRAM~2330_combout\;
\RAM|ALT_INV_memRAM~1426_q\ <= NOT \RAM|memRAM~1426_q\;
\RAM|ALT_INV_memRAM~1394_q\ <= NOT \RAM|memRAM~1394_q\;
\RAM|ALT_INV_memRAM~1362_q\ <= NOT \RAM|memRAM~1362_q\;
\RAM|ALT_INV_memRAM~1330_q\ <= NOT \RAM|memRAM~1330_q\;
\RAM|ALT_INV_memRAM~2329_combout\ <= NOT \RAM|memRAM~2329_combout\;
\RAM|ALT_INV_memRAM~914_q\ <= NOT \RAM|memRAM~914_q\;
\RAM|ALT_INV_memRAM~882_q\ <= NOT \RAM|memRAM~882_q\;
\RAM|ALT_INV_memRAM~850_q\ <= NOT \RAM|memRAM~850_q\;
\RAM|ALT_INV_memRAM~818_q\ <= NOT \RAM|memRAM~818_q\;
\RAM|ALT_INV_memRAM~2328_combout\ <= NOT \RAM|memRAM~2328_combout\;
\RAM|ALT_INV_memRAM~402_q\ <= NOT \RAM|memRAM~402_q\;
\RAM|ALT_INV_memRAM~370_q\ <= NOT \RAM|memRAM~370_q\;
\RAM|ALT_INV_memRAM~338_q\ <= NOT \RAM|memRAM~338_q\;
\RAM|ALT_INV_memRAM~306_q\ <= NOT \RAM|memRAM~306_q\;
\RAM|ALT_INV_memRAM~2327_combout\ <= NOT \RAM|memRAM~2327_combout\;
\RAM|ALT_INV_memRAM~2326_combout\ <= NOT \RAM|memRAM~2326_combout\;
\RAM|ALT_INV_memRAM~1810_q\ <= NOT \RAM|memRAM~1810_q\;
\RAM|ALT_INV_memRAM~1778_q\ <= NOT \RAM|memRAM~1778_q\;
\RAM|ALT_INV_memRAM~1746_q\ <= NOT \RAM|memRAM~1746_q\;
\RAM|ALT_INV_memRAM~1714_q\ <= NOT \RAM|memRAM~1714_q\;
\RAM|ALT_INV_memRAM~2325_combout\ <= NOT \RAM|memRAM~2325_combout\;
\RAM|ALT_INV_memRAM~1298_q\ <= NOT \RAM|memRAM~1298_q\;
\RAM|ALT_INV_memRAM~1266_q\ <= NOT \RAM|memRAM~1266_q\;
\RAM|ALT_INV_memRAM~1234_q\ <= NOT \RAM|memRAM~1234_q\;
\RAM|ALT_INV_memRAM~1202_q\ <= NOT \RAM|memRAM~1202_q\;
\RAM|ALT_INV_memRAM~2324_combout\ <= NOT \RAM|memRAM~2324_combout\;
\RAM|ALT_INV_memRAM~786_q\ <= NOT \RAM|memRAM~786_q\;
\RAM|ALT_INV_memRAM~754_q\ <= NOT \RAM|memRAM~754_q\;
\RAM|ALT_INV_memRAM~722_q\ <= NOT \RAM|memRAM~722_q\;
\RAM|ALT_INV_memRAM~690_q\ <= NOT \RAM|memRAM~690_q\;
\RAM|ALT_INV_memRAM~2323_combout\ <= NOT \RAM|memRAM~2323_combout\;
\RAM|ALT_INV_memRAM~274_q\ <= NOT \RAM|memRAM~274_q\;
\RAM|ALT_INV_memRAM~242_q\ <= NOT \RAM|memRAM~242_q\;
\RAM|ALT_INV_memRAM~210_q\ <= NOT \RAM|memRAM~210_q\;
\RAM|ALT_INV_memRAM~178_q\ <= NOT \RAM|memRAM~178_q\;
\RAM|ALT_INV_memRAM~2322_combout\ <= NOT \RAM|memRAM~2322_combout\;
\RAM|ALT_INV_memRAM~2321_combout\ <= NOT \RAM|memRAM~2321_combout\;
\RAM|ALT_INV_memRAM~1682_q\ <= NOT \RAM|memRAM~1682_q\;
\RAM|ALT_INV_memRAM~1650_q\ <= NOT \RAM|memRAM~1650_q\;
\RAM|ALT_INV_memRAM~1618_q\ <= NOT \RAM|memRAM~1618_q\;
\RAM|ALT_INV_memRAM~1586_q\ <= NOT \RAM|memRAM~1586_q\;
\RAM|ALT_INV_memRAM~2320_combout\ <= NOT \RAM|memRAM~2320_combout\;
\RAM|ALT_INV_memRAM~1170_q\ <= NOT \RAM|memRAM~1170_q\;
\RAM|ALT_INV_memRAM~1138_q\ <= NOT \RAM|memRAM~1138_q\;
\RAM|ALT_INV_memRAM~1106_q\ <= NOT \RAM|memRAM~1106_q\;
\RAM|ALT_INV_memRAM~1074_q\ <= NOT \RAM|memRAM~1074_q\;
\RAM|ALT_INV_memRAM~2319_combout\ <= NOT \RAM|memRAM~2319_combout\;
\RAM|ALT_INV_memRAM~658_q\ <= NOT \RAM|memRAM~658_q\;
\RAM|ALT_INV_memRAM~626_q\ <= NOT \RAM|memRAM~626_q\;
\RAM|ALT_INV_memRAM~594_q\ <= NOT \RAM|memRAM~594_q\;
\RAM|ALT_INV_memRAM~562_q\ <= NOT \RAM|memRAM~562_q\;
\RAM|ALT_INV_memRAM~2318_combout\ <= NOT \RAM|memRAM~2318_combout\;
\RAM|ALT_INV_memRAM~146_q\ <= NOT \RAM|memRAM~146_q\;
\RAM|ALT_INV_memRAM~114_q\ <= NOT \RAM|memRAM~114_q\;
\RAM|ALT_INV_memRAM~82_q\ <= NOT \RAM|memRAM~82_q\;
\RAM|ALT_INV_memRAM~50_q\ <= NOT \RAM|memRAM~50_q\;
\RAM|ALT_INV_memRAM~2316_combout\ <= NOT \RAM|memRAM~2316_combout\;
\RAM|ALT_INV_memRAM~2315_combout\ <= NOT \RAM|memRAM~2315_combout\;
\RAM|ALT_INV_memRAM~2065_q\ <= NOT \RAM|memRAM~2065_q\;
\RAM|ALT_INV_memRAM~1937_q\ <= NOT \RAM|memRAM~1937_q\;
\RAM|ALT_INV_memRAM~1809_q\ <= NOT \RAM|memRAM~1809_q\;
\RAM|ALT_INV_memRAM~1681_q\ <= NOT \RAM|memRAM~1681_q\;
\RAM|ALT_INV_memRAM~2314_combout\ <= NOT \RAM|memRAM~2314_combout\;
\RAM|ALT_INV_memRAM~1553_q\ <= NOT \RAM|memRAM~1553_q\;
\RAM|ALT_INV_memRAM~1425_q\ <= NOT \RAM|memRAM~1425_q\;
\RAM|ALT_INV_memRAM~1297_q\ <= NOT \RAM|memRAM~1297_q\;
\RAM|ALT_INV_memRAM~1169_q\ <= NOT \RAM|memRAM~1169_q\;
\RAM|ALT_INV_memRAM~2313_combout\ <= NOT \RAM|memRAM~2313_combout\;
\RAM|ALT_INV_memRAM~1041_q\ <= NOT \RAM|memRAM~1041_q\;
\RAM|ALT_INV_memRAM~913_q\ <= NOT \RAM|memRAM~913_q\;
\RAM|ALT_INV_memRAM~785_q\ <= NOT \RAM|memRAM~785_q\;
\RAM|ALT_INV_memRAM~657_q\ <= NOT \RAM|memRAM~657_q\;
\RAM|ALT_INV_memRAM~2312_combout\ <= NOT \RAM|memRAM~2312_combout\;
\RAM|ALT_INV_memRAM~529_q\ <= NOT \RAM|memRAM~529_q\;
\RAM|ALT_INV_memRAM~401_q\ <= NOT \RAM|memRAM~401_q\;
\RAM|ALT_INV_memRAM~273_q\ <= NOT \RAM|memRAM~273_q\;
\RAM|ALT_INV_memRAM~145_q\ <= NOT \RAM|memRAM~145_q\;
\RAM|ALT_INV_memRAM~2311_combout\ <= NOT \RAM|memRAM~2311_combout\;
\RAM|ALT_INV_memRAM~2310_combout\ <= NOT \RAM|memRAM~2310_combout\;
\RAM|ALT_INV_memRAM~2033_q\ <= NOT \RAM|memRAM~2033_q\;
\RAM|ALT_INV_memRAM~1521_q\ <= NOT \RAM|memRAM~1521_q\;
\RAM|ALT_INV_memRAM~1009_q\ <= NOT \RAM|memRAM~1009_q\;
\RAM|ALT_INV_memRAM~497_q\ <= NOT \RAM|memRAM~497_q\;
\RAM|ALT_INV_memRAM~2309_combout\ <= NOT \RAM|memRAM~2309_combout\;
\RAM|ALT_INV_memRAM~1905_q\ <= NOT \RAM|memRAM~1905_q\;
\RAM|ALT_INV_memRAM~1393_q\ <= NOT \RAM|memRAM~1393_q\;
\RAM|ALT_INV_memRAM~881_q\ <= NOT \RAM|memRAM~881_q\;
\RAM|ALT_INV_memRAM~369_q\ <= NOT \RAM|memRAM~369_q\;
\RAM|ALT_INV_memRAM~2308_combout\ <= NOT \RAM|memRAM~2308_combout\;
\RAM|ALT_INV_memRAM~1777_q\ <= NOT \RAM|memRAM~1777_q\;
\RAM|ALT_INV_memRAM~1265_q\ <= NOT \RAM|memRAM~1265_q\;
\RAM|ALT_INV_memRAM~753_q\ <= NOT \RAM|memRAM~753_q\;
\RAM|ALT_INV_memRAM~241_q\ <= NOT \RAM|memRAM~241_q\;
\RAM|ALT_INV_memRAM~2307_combout\ <= NOT \RAM|memRAM~2307_combout\;
\RAM|ALT_INV_memRAM~1649_q\ <= NOT \RAM|memRAM~1649_q\;
\RAM|ALT_INV_memRAM~1137_q\ <= NOT \RAM|memRAM~1137_q\;
\RAM|ALT_INV_memRAM~625_q\ <= NOT \RAM|memRAM~625_q\;
\RAM|ALT_INV_memRAM~113_q\ <= NOT \RAM|memRAM~113_q\;
\RAM|ALT_INV_memRAM~2306_combout\ <= NOT \RAM|memRAM~2306_combout\;
\RAM|ALT_INV_memRAM~2305_combout\ <= NOT \RAM|memRAM~2305_combout\;
\RAM|ALT_INV_memRAM~2001_q\ <= NOT \RAM|memRAM~2001_q\;
\RAM|ALT_INV_memRAM~1489_q\ <= NOT \RAM|memRAM~1489_q\;
\RAM|ALT_INV_memRAM~977_q\ <= NOT \RAM|memRAM~977_q\;
\RAM|ALT_INV_memRAM~465_q\ <= NOT \RAM|memRAM~465_q\;
\RAM|ALT_INV_memRAM~2304_combout\ <= NOT \RAM|memRAM~2304_combout\;
\RAM|ALT_INV_memRAM~1873_q\ <= NOT \RAM|memRAM~1873_q\;
\RAM|ALT_INV_memRAM~1361_q\ <= NOT \RAM|memRAM~1361_q\;
\RAM|ALT_INV_memRAM~849_q\ <= NOT \RAM|memRAM~849_q\;
\RAM|ALT_INV_memRAM~337_q\ <= NOT \RAM|memRAM~337_q\;
\RAM|ALT_INV_memRAM~2303_combout\ <= NOT \RAM|memRAM~2303_combout\;
\RAM|ALT_INV_memRAM~1745_q\ <= NOT \RAM|memRAM~1745_q\;
\RAM|ALT_INV_memRAM~1233_q\ <= NOT \RAM|memRAM~1233_q\;
\RAM|ALT_INV_memRAM~721_q\ <= NOT \RAM|memRAM~721_q\;
\RAM|ALT_INV_memRAM~209_q\ <= NOT \RAM|memRAM~209_q\;
\RAM|ALT_INV_memRAM~2302_combout\ <= NOT \RAM|memRAM~2302_combout\;
\RAM|ALT_INV_memRAM~1617_q\ <= NOT \RAM|memRAM~1617_q\;
\RAM|ALT_INV_memRAM~1105_q\ <= NOT \RAM|memRAM~1105_q\;
\RAM|ALT_INV_memRAM~593_q\ <= NOT \RAM|memRAM~593_q\;
\RAM|ALT_INV_memRAM~81_q\ <= NOT \RAM|memRAM~81_q\;
\RAM|ALT_INV_memRAM~2301_combout\ <= NOT \RAM|memRAM~2301_combout\;
\RAM|ALT_INV_memRAM~2300_combout\ <= NOT \RAM|memRAM~2300_combout\;
\RAM|ALT_INV_memRAM~1969_q\ <= NOT \RAM|memRAM~1969_q\;
\RAM|ALT_INV_memRAM~1457_q\ <= NOT \RAM|memRAM~1457_q\;
\RAM|ALT_INV_memRAM~945_q\ <= NOT \RAM|memRAM~945_q\;
\RAM|ALT_INV_memRAM~433_q\ <= NOT \RAM|memRAM~433_q\;
\RAM|ALT_INV_memRAM~2299_combout\ <= NOT \RAM|memRAM~2299_combout\;
\RAM|ALT_INV_memRAM~1841_q\ <= NOT \RAM|memRAM~1841_q\;
\RAM|ALT_INV_memRAM~1329_q\ <= NOT \RAM|memRAM~1329_q\;
\RAM|ALT_INV_memRAM~817_q\ <= NOT \RAM|memRAM~817_q\;
\RAM|ALT_INV_memRAM~305_q\ <= NOT \RAM|memRAM~305_q\;
\RAM|ALT_INV_memRAM~2298_combout\ <= NOT \RAM|memRAM~2298_combout\;
\RAM|ALT_INV_memRAM~1713_q\ <= NOT \RAM|memRAM~1713_q\;
\RAM|ALT_INV_memRAM~1201_q\ <= NOT \RAM|memRAM~1201_q\;
\RAM|ALT_INV_memRAM~689_q\ <= NOT \RAM|memRAM~689_q\;
\RAM|ALT_INV_memRAM~177_q\ <= NOT \RAM|memRAM~177_q\;
\RAM|ALT_INV_memRAM~2297_combout\ <= NOT \RAM|memRAM~2297_combout\;
\RAM|ALT_INV_memRAM~1585_q\ <= NOT \RAM|memRAM~1585_q\;
\RAM|ALT_INV_memRAM~1073_q\ <= NOT \RAM|memRAM~1073_q\;
\RAM|ALT_INV_memRAM~561_q\ <= NOT \RAM|memRAM~561_q\;
\RAM|ALT_INV_memRAM~49_q\ <= NOT \RAM|memRAM~49_q\;
\RAM|ALT_INV_memRAM~2295_combout\ <= NOT \RAM|memRAM~2295_combout\;
\RAM|ALT_INV_memRAM~2294_combout\ <= NOT \RAM|memRAM~2294_combout\;
\RAM|ALT_INV_memRAM~2064_q\ <= NOT \RAM|memRAM~2064_q\;
\RAM|ALT_INV_memRAM~1936_q\ <= NOT \RAM|memRAM~1936_q\;
\RAM|ALT_INV_memRAM~1808_q\ <= NOT \RAM|memRAM~1808_q\;
\RAM|ALT_INV_memRAM~1680_q\ <= NOT \RAM|memRAM~1680_q\;
\RAM|ALT_INV_memRAM~2293_combout\ <= NOT \RAM|memRAM~2293_combout\;
\RAM|ALT_INV_memRAM~2032_q\ <= NOT \RAM|memRAM~2032_q\;
\RAM|ALT_INV_memRAM~1904_q\ <= NOT \RAM|memRAM~1904_q\;
\RAM|ALT_INV_memRAM~1776_q\ <= NOT \RAM|memRAM~1776_q\;
\RAM|ALT_INV_memRAM~1648_q\ <= NOT \RAM|memRAM~1648_q\;
\RAM|ALT_INV_memRAM~2292_combout\ <= NOT \RAM|memRAM~2292_combout\;
\RAM|ALT_INV_memRAM~2000_q\ <= NOT \RAM|memRAM~2000_q\;
\RAM|ALT_INV_memRAM~1872_q\ <= NOT \RAM|memRAM~1872_q\;
\RAM|ALT_INV_memRAM~1744_q\ <= NOT \RAM|memRAM~1744_q\;
\RAM|ALT_INV_memRAM~1616_q\ <= NOT \RAM|memRAM~1616_q\;
\RAM|ALT_INV_memRAM~2291_combout\ <= NOT \RAM|memRAM~2291_combout\;
\RAM|ALT_INV_memRAM~1968_q\ <= NOT \RAM|memRAM~1968_q\;
\RAM|ALT_INV_memRAM~1840_q\ <= NOT \RAM|memRAM~1840_q\;
\RAM|ALT_INV_memRAM~1712_q\ <= NOT \RAM|memRAM~1712_q\;
\RAM|ALT_INV_memRAM~1584_q\ <= NOT \RAM|memRAM~1584_q\;
\RAM|ALT_INV_memRAM~2290_combout\ <= NOT \RAM|memRAM~2290_combout\;
\RAM|ALT_INV_memRAM~2289_combout\ <= NOT \RAM|memRAM~2289_combout\;
\RAM|ALT_INV_memRAM~1552_q\ <= NOT \RAM|memRAM~1552_q\;
\RAM|ALT_INV_memRAM~1520_q\ <= NOT \RAM|memRAM~1520_q\;
\RAM|ALT_INV_memRAM~1488_q\ <= NOT \RAM|memRAM~1488_q\;
\RAM|ALT_INV_memRAM~1456_q\ <= NOT \RAM|memRAM~1456_q\;
\RAM|ALT_INV_memRAM~2288_combout\ <= NOT \RAM|memRAM~2288_combout\;
\RAM|ALT_INV_memRAM~1424_q\ <= NOT \RAM|memRAM~1424_q\;
\RAM|ALT_INV_memRAM~1392_q\ <= NOT \RAM|memRAM~1392_q\;
\RAM|ALT_INV_memRAM~1360_q\ <= NOT \RAM|memRAM~1360_q\;
\RAM|ALT_INV_memRAM~1328_q\ <= NOT \RAM|memRAM~1328_q\;
\RAM|ALT_INV_memRAM~2287_combout\ <= NOT \RAM|memRAM~2287_combout\;
\RAM|ALT_INV_memRAM~1296_q\ <= NOT \RAM|memRAM~1296_q\;
\RAM|ALT_INV_memRAM~1264_q\ <= NOT \RAM|memRAM~1264_q\;
\RAM|ALT_INV_memRAM~1232_q\ <= NOT \RAM|memRAM~1232_q\;
\RAM|ALT_INV_memRAM~1200_q\ <= NOT \RAM|memRAM~1200_q\;
\RAM|ALT_INV_memRAM~2286_combout\ <= NOT \RAM|memRAM~2286_combout\;
\RAM|ALT_INV_memRAM~1168_q\ <= NOT \RAM|memRAM~1168_q\;
\RAM|ALT_INV_memRAM~1136_q\ <= NOT \RAM|memRAM~1136_q\;
\RAM|ALT_INV_memRAM~1104_q\ <= NOT \RAM|memRAM~1104_q\;
\RAM|ALT_INV_memRAM~1072_q\ <= NOT \RAM|memRAM~1072_q\;
\RAM|ALT_INV_memRAM~2285_combout\ <= NOT \RAM|memRAM~2285_combout\;
\RAM|ALT_INV_memRAM~2284_combout\ <= NOT \RAM|memRAM~2284_combout\;
\RAM|ALT_INV_memRAM~1040_q\ <= NOT \RAM|memRAM~1040_q\;
\RAM|ALT_INV_memRAM~912_q\ <= NOT \RAM|memRAM~912_q\;
\RAM|ALT_INV_memRAM~784_q\ <= NOT \RAM|memRAM~784_q\;
\RAM|ALT_INV_memRAM~656_q\ <= NOT \RAM|memRAM~656_q\;
\RAM|ALT_INV_memRAM~2283_combout\ <= NOT \RAM|memRAM~2283_combout\;
\RAM|ALT_INV_memRAM~1008_q\ <= NOT \RAM|memRAM~1008_q\;
\RAM|ALT_INV_memRAM~880_q\ <= NOT \RAM|memRAM~880_q\;
\RAM|ALT_INV_memRAM~752_q\ <= NOT \RAM|memRAM~752_q\;
\RAM|ALT_INV_memRAM~624_q\ <= NOT \RAM|memRAM~624_q\;
\RAM|ALT_INV_memRAM~2282_combout\ <= NOT \RAM|memRAM~2282_combout\;
\RAM|ALT_INV_memRAM~976_q\ <= NOT \RAM|memRAM~976_q\;
\RAM|ALT_INV_memRAM~848_q\ <= NOT \RAM|memRAM~848_q\;
\RAM|ALT_INV_memRAM~720_q\ <= NOT \RAM|memRAM~720_q\;
\RAM|ALT_INV_memRAM~592_q\ <= NOT \RAM|memRAM~592_q\;
\RAM|ALT_INV_memRAM~2281_combout\ <= NOT \RAM|memRAM~2281_combout\;
\RAM|ALT_INV_memRAM~944_q\ <= NOT \RAM|memRAM~944_q\;
\RAM|ALT_INV_memRAM~816_q\ <= NOT \RAM|memRAM~816_q\;
\RAM|ALT_INV_memRAM~688_q\ <= NOT \RAM|memRAM~688_q\;
\RAM|ALT_INV_memRAM~560_q\ <= NOT \RAM|memRAM~560_q\;
\RAM|ALT_INV_memRAM~2280_combout\ <= NOT \RAM|memRAM~2280_combout\;
\RAM|ALT_INV_memRAM~2279_combout\ <= NOT \RAM|memRAM~2279_combout\;
\RAM|ALT_INV_memRAM~528_q\ <= NOT \RAM|memRAM~528_q\;
\RAM|ALT_INV_memRAM~400_q\ <= NOT \RAM|memRAM~400_q\;
\RAM|ALT_INV_memRAM~272_q\ <= NOT \RAM|memRAM~272_q\;
\RAM|ALT_INV_memRAM~144_q\ <= NOT \RAM|memRAM~144_q\;
\RAM|ALT_INV_memRAM~2278_combout\ <= NOT \RAM|memRAM~2278_combout\;
\RAM|ALT_INV_memRAM~496_q\ <= NOT \RAM|memRAM~496_q\;
\RAM|ALT_INV_memRAM~368_q\ <= NOT \RAM|memRAM~368_q\;
\RAM|ALT_INV_memRAM~240_q\ <= NOT \RAM|memRAM~240_q\;
\RAM|ALT_INV_memRAM~112_q\ <= NOT \RAM|memRAM~112_q\;
\RAM|ALT_INV_memRAM~2277_combout\ <= NOT \RAM|memRAM~2277_combout\;
\RAM|ALT_INV_memRAM~464_q\ <= NOT \RAM|memRAM~464_q\;
\RAM|ALT_INV_memRAM~336_q\ <= NOT \RAM|memRAM~336_q\;
\RAM|ALT_INV_memRAM~208_q\ <= NOT \RAM|memRAM~208_q\;
\RAM|ALT_INV_memRAM~80_q\ <= NOT \RAM|memRAM~80_q\;
\RAM|ALT_INV_memRAM~2276_combout\ <= NOT \RAM|memRAM~2276_combout\;
\RAM|ALT_INV_memRAM~432_q\ <= NOT \RAM|memRAM~432_q\;
\RAM|ALT_INV_memRAM~304_q\ <= NOT \RAM|memRAM~304_q\;
\RAM|ALT_INV_memRAM~176_q\ <= NOT \RAM|memRAM~176_q\;
\RAM|ALT_INV_memRAM~48_q\ <= NOT \RAM|memRAM~48_q\;
\RAM|ALT_INV_memRAM~2274_combout\ <= NOT \RAM|memRAM~2274_combout\;
\RAM|ALT_INV_memRAM~2273_combout\ <= NOT \RAM|memRAM~2273_combout\;
\RAM|ALT_INV_memRAM~2063_q\ <= NOT \RAM|memRAM~2063_q\;
\RAM|ALT_INV_memRAM~1551_q\ <= NOT \RAM|memRAM~1551_q\;
\RAM|ALT_INV_memRAM~1039_q\ <= NOT \RAM|memRAM~1039_q\;
\RAM|ALT_INV_memRAM~527_q\ <= NOT \RAM|memRAM~527_q\;
\RAM|ALT_INV_memRAM~2272_combout\ <= NOT \RAM|memRAM~2272_combout\;
\RAM|ALT_INV_memRAM~2031_q\ <= NOT \RAM|memRAM~2031_q\;
\RAM|ALT_INV_memRAM~1519_q\ <= NOT \RAM|memRAM~1519_q\;
\RAM|ALT_INV_memRAM~1007_q\ <= NOT \RAM|memRAM~1007_q\;
\RAM|ALT_INV_memRAM~495_q\ <= NOT \RAM|memRAM~495_q\;
\RAM|ALT_INV_memRAM~2271_combout\ <= NOT \RAM|memRAM~2271_combout\;
\RAM|ALT_INV_memRAM~1999_q\ <= NOT \RAM|memRAM~1999_q\;
\RAM|ALT_INV_memRAM~1487_q\ <= NOT \RAM|memRAM~1487_q\;
\RAM|ALT_INV_memRAM~975_q\ <= NOT \RAM|memRAM~975_q\;
\RAM|ALT_INV_memRAM~463_q\ <= NOT \RAM|memRAM~463_q\;
\RAM|ALT_INV_memRAM~2270_combout\ <= NOT \RAM|memRAM~2270_combout\;
\RAM|ALT_INV_memRAM~1967_q\ <= NOT \RAM|memRAM~1967_q\;
\RAM|ALT_INV_memRAM~1455_q\ <= NOT \RAM|memRAM~1455_q\;
\RAM|ALT_INV_memRAM~943_q\ <= NOT \RAM|memRAM~943_q\;
\RAM|ALT_INV_memRAM~431_q\ <= NOT \RAM|memRAM~431_q\;
\RAM|ALT_INV_memRAM~2269_combout\ <= NOT \RAM|memRAM~2269_combout\;
\RAM|ALT_INV_memRAM~2268_combout\ <= NOT \RAM|memRAM~2268_combout\;
\RAM|ALT_INV_memRAM~1935_q\ <= NOT \RAM|memRAM~1935_q\;
\RAM|ALT_INV_memRAM~1903_q\ <= NOT \RAM|memRAM~1903_q\;
\RAM|ALT_INV_memRAM~1871_q\ <= NOT \RAM|memRAM~1871_q\;
\RAM|ALT_INV_memRAM~1839_q\ <= NOT \RAM|memRAM~1839_q\;
\RAM|ALT_INV_memRAM~2267_combout\ <= NOT \RAM|memRAM~2267_combout\;
\RAM|ALT_INV_memRAM~1423_q\ <= NOT \RAM|memRAM~1423_q\;
\RAM|ALT_INV_memRAM~1391_q\ <= NOT \RAM|memRAM~1391_q\;
\RAM|ALT_INV_memRAM~1359_q\ <= NOT \RAM|memRAM~1359_q\;
\RAM|ALT_INV_memRAM~1327_q\ <= NOT \RAM|memRAM~1327_q\;
\RAM|ALT_INV_memRAM~2266_combout\ <= NOT \RAM|memRAM~2266_combout\;
\RAM|ALT_INV_memRAM~911_q\ <= NOT \RAM|memRAM~911_q\;
\RAM|ALT_INV_memRAM~879_q\ <= NOT \RAM|memRAM~879_q\;
\RAM|ALT_INV_memRAM~847_q\ <= NOT \RAM|memRAM~847_q\;
\RAM|ALT_INV_memRAM~815_q\ <= NOT \RAM|memRAM~815_q\;
\RAM|ALT_INV_memRAM~2265_combout\ <= NOT \RAM|memRAM~2265_combout\;
\RAM|ALT_INV_memRAM~399_q\ <= NOT \RAM|memRAM~399_q\;
\RAM|ALT_INV_memRAM~367_q\ <= NOT \RAM|memRAM~367_q\;
\RAM|ALT_INV_memRAM~335_q\ <= NOT \RAM|memRAM~335_q\;
\RAM|ALT_INV_memRAM~303_q\ <= NOT \RAM|memRAM~303_q\;
\RAM|ALT_INV_memRAM~2264_combout\ <= NOT \RAM|memRAM~2264_combout\;
\RAM|ALT_INV_memRAM~2263_combout\ <= NOT \RAM|memRAM~2263_combout\;
\RAM|ALT_INV_memRAM~1807_q\ <= NOT \RAM|memRAM~1807_q\;
\RAM|ALT_INV_memRAM~1775_q\ <= NOT \RAM|memRAM~1775_q\;
\RAM|ALT_INV_memRAM~1743_q\ <= NOT \RAM|memRAM~1743_q\;
\RAM|ALT_INV_memRAM~1711_q\ <= NOT \RAM|memRAM~1711_q\;
\RAM|ALT_INV_memRAM~2262_combout\ <= NOT \RAM|memRAM~2262_combout\;
\RAM|ALT_INV_memRAM~1295_q\ <= NOT \RAM|memRAM~1295_q\;
\RAM|ALT_INV_memRAM~1263_q\ <= NOT \RAM|memRAM~1263_q\;
\RAM|ALT_INV_memRAM~1231_q\ <= NOT \RAM|memRAM~1231_q\;
\RAM|ALT_INV_memRAM~1199_q\ <= NOT \RAM|memRAM~1199_q\;
\RAM|ALT_INV_memRAM~2261_combout\ <= NOT \RAM|memRAM~2261_combout\;
\RAM|ALT_INV_memRAM~783_q\ <= NOT \RAM|memRAM~783_q\;
\RAM|ALT_INV_memRAM~751_q\ <= NOT \RAM|memRAM~751_q\;
\RAM|ALT_INV_memRAM~719_q\ <= NOT \RAM|memRAM~719_q\;
\RAM|ALT_INV_memRAM~687_q\ <= NOT \RAM|memRAM~687_q\;
\RAM|ALT_INV_memRAM~2260_combout\ <= NOT \RAM|memRAM~2260_combout\;
\RAM|ALT_INV_memRAM~271_q\ <= NOT \RAM|memRAM~271_q\;
\RAM|ALT_INV_memRAM~239_q\ <= NOT \RAM|memRAM~239_q\;
\RAM|ALT_INV_memRAM~207_q\ <= NOT \RAM|memRAM~207_q\;
\RAM|ALT_INV_memRAM~175_q\ <= NOT \RAM|memRAM~175_q\;
\RAM|ALT_INV_memRAM~2259_combout\ <= NOT \RAM|memRAM~2259_combout\;
\RAM|ALT_INV_memRAM~2258_combout\ <= NOT \RAM|memRAM~2258_combout\;
\RAM|ALT_INV_memRAM~1679_q\ <= NOT \RAM|memRAM~1679_q\;
\RAM|ALT_INV_memRAM~1647_q\ <= NOT \RAM|memRAM~1647_q\;
\RAM|ALT_INV_memRAM~1615_q\ <= NOT \RAM|memRAM~1615_q\;
\RAM|ALT_INV_memRAM~1583_q\ <= NOT \RAM|memRAM~1583_q\;
\RAM|ALT_INV_memRAM~2257_combout\ <= NOT \RAM|memRAM~2257_combout\;
\RAM|ALT_INV_memRAM~1167_q\ <= NOT \RAM|memRAM~1167_q\;
\RAM|ALT_INV_memRAM~1135_q\ <= NOT \RAM|memRAM~1135_q\;
\RAM|ALT_INV_memRAM~1103_q\ <= NOT \RAM|memRAM~1103_q\;
\RAM|ALT_INV_memRAM~1071_q\ <= NOT \RAM|memRAM~1071_q\;
\RAM|ALT_INV_memRAM~2256_combout\ <= NOT \RAM|memRAM~2256_combout\;
\RAM|ALT_INV_memRAM~655_q\ <= NOT \RAM|memRAM~655_q\;
\RAM|ALT_INV_memRAM~623_q\ <= NOT \RAM|memRAM~623_q\;
\RAM|ALT_INV_memRAM~591_q\ <= NOT \RAM|memRAM~591_q\;
\RAM|ALT_INV_memRAM~559_q\ <= NOT \RAM|memRAM~559_q\;
\RAM|ALT_INV_memRAM~2255_combout\ <= NOT \RAM|memRAM~2255_combout\;
\RAM|ALT_INV_memRAM~143_q\ <= NOT \RAM|memRAM~143_q\;
\RAM|ALT_INV_memRAM~111_q\ <= NOT \RAM|memRAM~111_q\;
\RAM|ALT_INV_memRAM~79_q\ <= NOT \RAM|memRAM~79_q\;
\RAM|ALT_INV_memRAM~47_q\ <= NOT \RAM|memRAM~47_q\;
\RAM|ALT_INV_memRAM~2253_combout\ <= NOT \RAM|memRAM~2253_combout\;
\RAM|ALT_INV_memRAM~2252_combout\ <= NOT \RAM|memRAM~2252_combout\;
\RAM|ALT_INV_memRAM~2062_q\ <= NOT \RAM|memRAM~2062_q\;
\RAM|ALT_INV_memRAM~1934_q\ <= NOT \RAM|memRAM~1934_q\;
\RAM|ALT_INV_memRAM~1806_q\ <= NOT \RAM|memRAM~1806_q\;
\RAM|ALT_INV_memRAM~1678_q\ <= NOT \RAM|memRAM~1678_q\;
\RAM|ALT_INV_memRAM~2251_combout\ <= NOT \RAM|memRAM~2251_combout\;
\RAM|ALT_INV_memRAM~1550_q\ <= NOT \RAM|memRAM~1550_q\;
\RAM|ALT_INV_memRAM~1422_q\ <= NOT \RAM|memRAM~1422_q\;
\RAM|ALT_INV_memRAM~1294_q\ <= NOT \RAM|memRAM~1294_q\;
\RAM|ALT_INV_memRAM~1166_q\ <= NOT \RAM|memRAM~1166_q\;
\RAM|ALT_INV_memRAM~2250_combout\ <= NOT \RAM|memRAM~2250_combout\;
\RAM|ALT_INV_memRAM~1038_q\ <= NOT \RAM|memRAM~1038_q\;
\RAM|ALT_INV_memRAM~910_q\ <= NOT \RAM|memRAM~910_q\;
\RAM|ALT_INV_memRAM~782_q\ <= NOT \RAM|memRAM~782_q\;
\RAM|ALT_INV_memRAM~654_q\ <= NOT \RAM|memRAM~654_q\;
\RAM|ALT_INV_memRAM~2249_combout\ <= NOT \RAM|memRAM~2249_combout\;
\RAM|ALT_INV_memRAM~526_q\ <= NOT \RAM|memRAM~526_q\;
\RAM|ALT_INV_memRAM~398_q\ <= NOT \RAM|memRAM~398_q\;
\RAM|ALT_INV_memRAM~270_q\ <= NOT \RAM|memRAM~270_q\;
\RAM|ALT_INV_memRAM~142_q\ <= NOT \RAM|memRAM~142_q\;
\RAM|ALT_INV_memRAM~2248_combout\ <= NOT \RAM|memRAM~2248_combout\;
\RAM|ALT_INV_memRAM~2247_combout\ <= NOT \RAM|memRAM~2247_combout\;
\RAM|ALT_INV_memRAM~2030_q\ <= NOT \RAM|memRAM~2030_q\;
\RAM|ALT_INV_memRAM~1518_q\ <= NOT \RAM|memRAM~1518_q\;
\RAM|ALT_INV_memRAM~1006_q\ <= NOT \RAM|memRAM~1006_q\;
\RAM|ALT_INV_memRAM~494_q\ <= NOT \RAM|memRAM~494_q\;
\RAM|ALT_INV_memRAM~2246_combout\ <= NOT \RAM|memRAM~2246_combout\;
\RAM|ALT_INV_memRAM~1902_q\ <= NOT \RAM|memRAM~1902_q\;
\RAM|ALT_INV_memRAM~1390_q\ <= NOT \RAM|memRAM~1390_q\;
\RAM|ALT_INV_memRAM~878_q\ <= NOT \RAM|memRAM~878_q\;
\RAM|ALT_INV_memRAM~366_q\ <= NOT \RAM|memRAM~366_q\;
\RAM|ALT_INV_memRAM~2245_combout\ <= NOT \RAM|memRAM~2245_combout\;
\RAM|ALT_INV_memRAM~1774_q\ <= NOT \RAM|memRAM~1774_q\;
\RAM|ALT_INV_memRAM~1262_q\ <= NOT \RAM|memRAM~1262_q\;
\RAM|ALT_INV_memRAM~750_q\ <= NOT \RAM|memRAM~750_q\;
\RAM|ALT_INV_memRAM~238_q\ <= NOT \RAM|memRAM~238_q\;
\RAM|ALT_INV_memRAM~2244_combout\ <= NOT \RAM|memRAM~2244_combout\;
\RAM|ALT_INV_memRAM~1646_q\ <= NOT \RAM|memRAM~1646_q\;
\RAM|ALT_INV_memRAM~1134_q\ <= NOT \RAM|memRAM~1134_q\;
\RAM|ALT_INV_memRAM~622_q\ <= NOT \RAM|memRAM~622_q\;
\RAM|ALT_INV_memRAM~110_q\ <= NOT \RAM|memRAM~110_q\;
\RAM|ALT_INV_memRAM~2243_combout\ <= NOT \RAM|memRAM~2243_combout\;
\RAM|ALT_INV_memRAM~2242_combout\ <= NOT \RAM|memRAM~2242_combout\;
\RAM|ALT_INV_memRAM~1998_q\ <= NOT \RAM|memRAM~1998_q\;
\RAM|ALT_INV_memRAM~1486_q\ <= NOT \RAM|memRAM~1486_q\;
\RAM|ALT_INV_memRAM~974_q\ <= NOT \RAM|memRAM~974_q\;
\RAM|ALT_INV_memRAM~462_q\ <= NOT \RAM|memRAM~462_q\;
\RAM|ALT_INV_memRAM~2241_combout\ <= NOT \RAM|memRAM~2241_combout\;
\RAM|ALT_INV_memRAM~1870_q\ <= NOT \RAM|memRAM~1870_q\;
\RAM|ALT_INV_memRAM~1358_q\ <= NOT \RAM|memRAM~1358_q\;
\RAM|ALT_INV_memRAM~846_q\ <= NOT \RAM|memRAM~846_q\;
\RAM|ALT_INV_memRAM~334_q\ <= NOT \RAM|memRAM~334_q\;
\RAM|ALT_INV_memRAM~2240_combout\ <= NOT \RAM|memRAM~2240_combout\;
\RAM|ALT_INV_memRAM~1742_q\ <= NOT \RAM|memRAM~1742_q\;
\RAM|ALT_INV_memRAM~1230_q\ <= NOT \RAM|memRAM~1230_q\;
\RAM|ALT_INV_memRAM~718_q\ <= NOT \RAM|memRAM~718_q\;
\RAM|ALT_INV_memRAM~206_q\ <= NOT \RAM|memRAM~206_q\;
\RAM|ALT_INV_memRAM~2239_combout\ <= NOT \RAM|memRAM~2239_combout\;
\RAM|ALT_INV_memRAM~1614_q\ <= NOT \RAM|memRAM~1614_q\;
\RAM|ALT_INV_memRAM~1102_q\ <= NOT \RAM|memRAM~1102_q\;
\RAM|ALT_INV_memRAM~590_q\ <= NOT \RAM|memRAM~590_q\;
\RAM|ALT_INV_memRAM~78_q\ <= NOT \RAM|memRAM~78_q\;
\RAM|ALT_INV_memRAM~2238_combout\ <= NOT \RAM|memRAM~2238_combout\;
\RAM|ALT_INV_memRAM~2237_combout\ <= NOT \RAM|memRAM~2237_combout\;
\RAM|ALT_INV_memRAM~1966_q\ <= NOT \RAM|memRAM~1966_q\;
\RAM|ALT_INV_memRAM~1454_q\ <= NOT \RAM|memRAM~1454_q\;
\RAM|ALT_INV_memRAM~942_q\ <= NOT \RAM|memRAM~942_q\;
\RAM|ALT_INV_memRAM~430_q\ <= NOT \RAM|memRAM~430_q\;
\RAM|ALT_INV_memRAM~2236_combout\ <= NOT \RAM|memRAM~2236_combout\;
\RAM|ALT_INV_memRAM~1838_q\ <= NOT \RAM|memRAM~1838_q\;
\RAM|ALT_INV_memRAM~1326_q\ <= NOT \RAM|memRAM~1326_q\;
\RAM|ALT_INV_memRAM~814_q\ <= NOT \RAM|memRAM~814_q\;
\RAM|ALT_INV_memRAM~302_q\ <= NOT \RAM|memRAM~302_q\;
\RAM|ALT_INV_memRAM~2235_combout\ <= NOT \RAM|memRAM~2235_combout\;
\RAM|ALT_INV_memRAM~1710_q\ <= NOT \RAM|memRAM~1710_q\;
\RAM|ALT_INV_memRAM~1198_q\ <= NOT \RAM|memRAM~1198_q\;
\RAM|ALT_INV_memRAM~686_q\ <= NOT \RAM|memRAM~686_q\;
\RAM|ALT_INV_memRAM~174_q\ <= NOT \RAM|memRAM~174_q\;
\RAM|ALT_INV_memRAM~2234_combout\ <= NOT \RAM|memRAM~2234_combout\;
\RAM|ALT_INV_memRAM~1582_q\ <= NOT \RAM|memRAM~1582_q\;
\RAM|ALT_INV_memRAM~1070_q\ <= NOT \RAM|memRAM~1070_q\;
\RAM|ALT_INV_memRAM~558_q\ <= NOT \RAM|memRAM~558_q\;
\RAM|ALT_INV_memRAM~46_q\ <= NOT \RAM|memRAM~46_q\;
\RAM|ALT_INV_memRAM~2232_combout\ <= NOT \RAM|memRAM~2232_combout\;
\RAM|ALT_INV_memRAM~2231_combout\ <= NOT \RAM|memRAM~2231_combout\;
\RAM|ALT_INV_memRAM~2061_q\ <= NOT \RAM|memRAM~2061_q\;
\RAM|ALT_INV_memRAM~1933_q\ <= NOT \RAM|memRAM~1933_q\;
\RAM|ALT_INV_memRAM~1805_q\ <= NOT \RAM|memRAM~1805_q\;
\RAM|ALT_INV_memRAM~1677_q\ <= NOT \RAM|memRAM~1677_q\;
\RAM|ALT_INV_memRAM~2230_combout\ <= NOT \RAM|memRAM~2230_combout\;
\RAM|ALT_INV_memRAM~2029_q\ <= NOT \RAM|memRAM~2029_q\;
\RAM|ALT_INV_memRAM~1901_q\ <= NOT \RAM|memRAM~1901_q\;
\RAM|ALT_INV_memRAM~1773_q\ <= NOT \RAM|memRAM~1773_q\;
\RAM|ALT_INV_memRAM~1645_q\ <= NOT \RAM|memRAM~1645_q\;
\RAM|ALT_INV_memRAM~2229_combout\ <= NOT \RAM|memRAM~2229_combout\;
\RAM|ALT_INV_memRAM~1997_q\ <= NOT \RAM|memRAM~1997_q\;
\RAM|ALT_INV_memRAM~1869_q\ <= NOT \RAM|memRAM~1869_q\;
\RAM|ALT_INV_memRAM~1741_q\ <= NOT \RAM|memRAM~1741_q\;
\RAM|ALT_INV_memRAM~1613_q\ <= NOT \RAM|memRAM~1613_q\;
\RAM|ALT_INV_memRAM~2228_combout\ <= NOT \RAM|memRAM~2228_combout\;
\RAM|ALT_INV_memRAM~1965_q\ <= NOT \RAM|memRAM~1965_q\;
\RAM|ALT_INV_memRAM~1837_q\ <= NOT \RAM|memRAM~1837_q\;
\RAM|ALT_INV_memRAM~1709_q\ <= NOT \RAM|memRAM~1709_q\;
\RAM|ALT_INV_memRAM~1581_q\ <= NOT \RAM|memRAM~1581_q\;
\RAM|ALT_INV_memRAM~2227_combout\ <= NOT \RAM|memRAM~2227_combout\;
\RAM|ALT_INV_memRAM~2226_combout\ <= NOT \RAM|memRAM~2226_combout\;
\RAM|ALT_INV_memRAM~1549_q\ <= NOT \RAM|memRAM~1549_q\;
\RAM|ALT_INV_memRAM~1517_q\ <= NOT \RAM|memRAM~1517_q\;
\RAM|ALT_INV_memRAM~1485_q\ <= NOT \RAM|memRAM~1485_q\;
\RAM|ALT_INV_memRAM~1453_q\ <= NOT \RAM|memRAM~1453_q\;
\RAM|ALT_INV_memRAM~2225_combout\ <= NOT \RAM|memRAM~2225_combout\;
\RAM|ALT_INV_memRAM~1421_q\ <= NOT \RAM|memRAM~1421_q\;
\RAM|ALT_INV_memRAM~1389_q\ <= NOT \RAM|memRAM~1389_q\;
\RAM|ALT_INV_memRAM~1357_q\ <= NOT \RAM|memRAM~1357_q\;
\RAM|ALT_INV_memRAM~1325_q\ <= NOT \RAM|memRAM~1325_q\;
\RAM|ALT_INV_memRAM~2224_combout\ <= NOT \RAM|memRAM~2224_combout\;
\RAM|ALT_INV_memRAM~1293_q\ <= NOT \RAM|memRAM~1293_q\;
\RAM|ALT_INV_memRAM~1261_q\ <= NOT \RAM|memRAM~1261_q\;
\RAM|ALT_INV_memRAM~1229_q\ <= NOT \RAM|memRAM~1229_q\;
\RAM|ALT_INV_memRAM~1197_q\ <= NOT \RAM|memRAM~1197_q\;
\RAM|ALT_INV_memRAM~2223_combout\ <= NOT \RAM|memRAM~2223_combout\;
\RAM|ALT_INV_memRAM~1165_q\ <= NOT \RAM|memRAM~1165_q\;
\RAM|ALT_INV_memRAM~1133_q\ <= NOT \RAM|memRAM~1133_q\;
\RAM|ALT_INV_memRAM~1101_q\ <= NOT \RAM|memRAM~1101_q\;
\RAM|ALT_INV_memRAM~1069_q\ <= NOT \RAM|memRAM~1069_q\;
\RAM|ALT_INV_memRAM~2222_combout\ <= NOT \RAM|memRAM~2222_combout\;
\RAM|ALT_INV_memRAM~2221_combout\ <= NOT \RAM|memRAM~2221_combout\;
\RAM|ALT_INV_memRAM~1037_q\ <= NOT \RAM|memRAM~1037_q\;
\RAM|ALT_INV_memRAM~909_q\ <= NOT \RAM|memRAM~909_q\;
\RAM|ALT_INV_memRAM~781_q\ <= NOT \RAM|memRAM~781_q\;
\RAM|ALT_INV_memRAM~653_q\ <= NOT \RAM|memRAM~653_q\;
\RAM|ALT_INV_memRAM~2220_combout\ <= NOT \RAM|memRAM~2220_combout\;
\RAM|ALT_INV_memRAM~1005_q\ <= NOT \RAM|memRAM~1005_q\;
\RAM|ALT_INV_memRAM~877_q\ <= NOT \RAM|memRAM~877_q\;
\RAM|ALT_INV_memRAM~749_q\ <= NOT \RAM|memRAM~749_q\;
\RAM|ALT_INV_memRAM~621_q\ <= NOT \RAM|memRAM~621_q\;
\RAM|ALT_INV_memRAM~2219_combout\ <= NOT \RAM|memRAM~2219_combout\;
\RAM|ALT_INV_memRAM~973_q\ <= NOT \RAM|memRAM~973_q\;
\RAM|ALT_INV_memRAM~845_q\ <= NOT \RAM|memRAM~845_q\;
\RAM|ALT_INV_memRAM~717_q\ <= NOT \RAM|memRAM~717_q\;
\RAM|ALT_INV_memRAM~589_q\ <= NOT \RAM|memRAM~589_q\;
\RAM|ALT_INV_memRAM~2218_combout\ <= NOT \RAM|memRAM~2218_combout\;
\RAM|ALT_INV_memRAM~941_q\ <= NOT \RAM|memRAM~941_q\;
\RAM|ALT_INV_memRAM~813_q\ <= NOT \RAM|memRAM~813_q\;
\RAM|ALT_INV_memRAM~685_q\ <= NOT \RAM|memRAM~685_q\;
\RAM|ALT_INV_memRAM~557_q\ <= NOT \RAM|memRAM~557_q\;
\RAM|ALT_INV_memRAM~2217_combout\ <= NOT \RAM|memRAM~2217_combout\;
\RAM|ALT_INV_memRAM~2216_combout\ <= NOT \RAM|memRAM~2216_combout\;
\RAM|ALT_INV_memRAM~525_q\ <= NOT \RAM|memRAM~525_q\;
\RAM|ALT_INV_memRAM~397_q\ <= NOT \RAM|memRAM~397_q\;
\RAM|ALT_INV_memRAM~269_q\ <= NOT \RAM|memRAM~269_q\;
\RAM|ALT_INV_memRAM~141_q\ <= NOT \RAM|memRAM~141_q\;
\RAM|ALT_INV_memRAM~2215_combout\ <= NOT \RAM|memRAM~2215_combout\;
\RAM|ALT_INV_memRAM~493_q\ <= NOT \RAM|memRAM~493_q\;
\RAM|ALT_INV_memRAM~365_q\ <= NOT \RAM|memRAM~365_q\;
\RAM|ALT_INV_memRAM~237_q\ <= NOT \RAM|memRAM~237_q\;
\RAM|ALT_INV_memRAM~109_q\ <= NOT \RAM|memRAM~109_q\;
\RAM|ALT_INV_memRAM~2214_combout\ <= NOT \RAM|memRAM~2214_combout\;
\RAM|ALT_INV_memRAM~461_q\ <= NOT \RAM|memRAM~461_q\;
\RAM|ALT_INV_memRAM~333_q\ <= NOT \RAM|memRAM~333_q\;
\RAM|ALT_INV_memRAM~205_q\ <= NOT \RAM|memRAM~205_q\;
\RAM|ALT_INV_memRAM~77_q\ <= NOT \RAM|memRAM~77_q\;
\RAM|ALT_INV_memRAM~2213_combout\ <= NOT \RAM|memRAM~2213_combout\;
\RAM|ALT_INV_memRAM~429_q\ <= NOT \RAM|memRAM~429_q\;
\RAM|ALT_INV_memRAM~301_q\ <= NOT \RAM|memRAM~301_q\;
\RAM|ALT_INV_memRAM~173_q\ <= NOT \RAM|memRAM~173_q\;
\RAM|ALT_INV_memRAM~45_q\ <= NOT \RAM|memRAM~45_q\;
\RAM|ALT_INV_memRAM~2211_combout\ <= NOT \RAM|memRAM~2211_combout\;
\RAM|ALT_INV_memRAM~2210_combout\ <= NOT \RAM|memRAM~2210_combout\;
\RAM|ALT_INV_memRAM~2060_q\ <= NOT \RAM|memRAM~2060_q\;
\RAM|ALT_INV_memRAM~1548_q\ <= NOT \RAM|memRAM~1548_q\;
\RAM|ALT_INV_memRAM~1036_q\ <= NOT \RAM|memRAM~1036_q\;
\RAM|ALT_INV_memRAM~524_q\ <= NOT \RAM|memRAM~524_q\;
\RAM|ALT_INV_memRAM~2209_combout\ <= NOT \RAM|memRAM~2209_combout\;
\RAM|ALT_INV_memRAM~2028_q\ <= NOT \RAM|memRAM~2028_q\;
\RAM|ALT_INV_memRAM~1516_q\ <= NOT \RAM|memRAM~1516_q\;
\RAM|ALT_INV_memRAM~1004_q\ <= NOT \RAM|memRAM~1004_q\;
\RAM|ALT_INV_memRAM~492_q\ <= NOT \RAM|memRAM~492_q\;
\RAM|ALT_INV_memRAM~2208_combout\ <= NOT \RAM|memRAM~2208_combout\;
\RAM|ALT_INV_memRAM~1996_q\ <= NOT \RAM|memRAM~1996_q\;
\RAM|ALT_INV_memRAM~1484_q\ <= NOT \RAM|memRAM~1484_q\;
\RAM|ALT_INV_memRAM~972_q\ <= NOT \RAM|memRAM~972_q\;
\RAM|ALT_INV_memRAM~460_q\ <= NOT \RAM|memRAM~460_q\;
\RAM|ALT_INV_memRAM~2207_combout\ <= NOT \RAM|memRAM~2207_combout\;
\RAM|ALT_INV_memRAM~1964_q\ <= NOT \RAM|memRAM~1964_q\;
\RAM|ALT_INV_memRAM~1452_q\ <= NOT \RAM|memRAM~1452_q\;
\RAM|ALT_INV_memRAM~940_q\ <= NOT \RAM|memRAM~940_q\;
\RAM|ALT_INV_memRAM~428_q\ <= NOT \RAM|memRAM~428_q\;
\RAM|ALT_INV_memRAM~2206_combout\ <= NOT \RAM|memRAM~2206_combout\;
\RAM|ALT_INV_memRAM~2205_combout\ <= NOT \RAM|memRAM~2205_combout\;
\RAM|ALT_INV_memRAM~1932_q\ <= NOT \RAM|memRAM~1932_q\;
\RAM|ALT_INV_memRAM~1900_q\ <= NOT \RAM|memRAM~1900_q\;
\RAM|ALT_INV_memRAM~1868_q\ <= NOT \RAM|memRAM~1868_q\;
\RAM|ALT_INV_memRAM~1836_q\ <= NOT \RAM|memRAM~1836_q\;
\RAM|ALT_INV_memRAM~2204_combout\ <= NOT \RAM|memRAM~2204_combout\;
\RAM|ALT_INV_memRAM~1420_q\ <= NOT \RAM|memRAM~1420_q\;
\RAM|ALT_INV_memRAM~1388_q\ <= NOT \RAM|memRAM~1388_q\;
\RAM|ALT_INV_memRAM~1356_q\ <= NOT \RAM|memRAM~1356_q\;
\RAM|ALT_INV_memRAM~1324_q\ <= NOT \RAM|memRAM~1324_q\;
\RAM|ALT_INV_memRAM~2203_combout\ <= NOT \RAM|memRAM~2203_combout\;
\RAM|ALT_INV_memRAM~908_q\ <= NOT \RAM|memRAM~908_q\;
\RAM|ALT_INV_memRAM~876_q\ <= NOT \RAM|memRAM~876_q\;
\RAM|ALT_INV_memRAM~844_q\ <= NOT \RAM|memRAM~844_q\;
\RAM|ALT_INV_memRAM~812_q\ <= NOT \RAM|memRAM~812_q\;
\RAM|ALT_INV_memRAM~2202_combout\ <= NOT \RAM|memRAM~2202_combout\;
\RAM|ALT_INV_memRAM~396_q\ <= NOT \RAM|memRAM~396_q\;
\RAM|ALT_INV_memRAM~364_q\ <= NOT \RAM|memRAM~364_q\;
\RAM|ALT_INV_memRAM~332_q\ <= NOT \RAM|memRAM~332_q\;
\RAM|ALT_INV_memRAM~300_q\ <= NOT \RAM|memRAM~300_q\;
\RAM|ALT_INV_memRAM~2201_combout\ <= NOT \RAM|memRAM~2201_combout\;
\RAM|ALT_INV_memRAM~2200_combout\ <= NOT \RAM|memRAM~2200_combout\;
\RAM|ALT_INV_memRAM~1804_q\ <= NOT \RAM|memRAM~1804_q\;
\RAM|ALT_INV_memRAM~1772_q\ <= NOT \RAM|memRAM~1772_q\;
\RAM|ALT_INV_memRAM~1740_q\ <= NOT \RAM|memRAM~1740_q\;
\RAM|ALT_INV_memRAM~1708_q\ <= NOT \RAM|memRAM~1708_q\;
\RAM|ALT_INV_memRAM~2199_combout\ <= NOT \RAM|memRAM~2199_combout\;
\RAM|ALT_INV_memRAM~1292_q\ <= NOT \RAM|memRAM~1292_q\;
\RAM|ALT_INV_memRAM~1260_q\ <= NOT \RAM|memRAM~1260_q\;
\RAM|ALT_INV_memRAM~1228_q\ <= NOT \RAM|memRAM~1228_q\;
\RAM|ALT_INV_memRAM~1196_q\ <= NOT \RAM|memRAM~1196_q\;
\RAM|ALT_INV_memRAM~2198_combout\ <= NOT \RAM|memRAM~2198_combout\;
\RAM|ALT_INV_memRAM~780_q\ <= NOT \RAM|memRAM~780_q\;
\RAM|ALT_INV_memRAM~748_q\ <= NOT \RAM|memRAM~748_q\;
\RAM|ALT_INV_memRAM~716_q\ <= NOT \RAM|memRAM~716_q\;
\RAM|ALT_INV_memRAM~684_q\ <= NOT \RAM|memRAM~684_q\;
\RAM|ALT_INV_memRAM~2197_combout\ <= NOT \RAM|memRAM~2197_combout\;
\RAM|ALT_INV_memRAM~268_q\ <= NOT \RAM|memRAM~268_q\;
\RAM|ALT_INV_memRAM~236_q\ <= NOT \RAM|memRAM~236_q\;
\RAM|ALT_INV_memRAM~204_q\ <= NOT \RAM|memRAM~204_q\;
\RAM|ALT_INV_memRAM~172_q\ <= NOT \RAM|memRAM~172_q\;
\RAM|ALT_INV_memRAM~2196_combout\ <= NOT \RAM|memRAM~2196_combout\;
\RAM|ALT_INV_memRAM~2195_combout\ <= NOT \RAM|memRAM~2195_combout\;
\RAM|ALT_INV_memRAM~1676_q\ <= NOT \RAM|memRAM~1676_q\;
\RAM|ALT_INV_memRAM~1644_q\ <= NOT \RAM|memRAM~1644_q\;
\RAM|ALT_INV_memRAM~1612_q\ <= NOT \RAM|memRAM~1612_q\;
\RAM|ALT_INV_memRAM~1580_q\ <= NOT \RAM|memRAM~1580_q\;
\RAM|ALT_INV_memRAM~2194_combout\ <= NOT \RAM|memRAM~2194_combout\;
\RAM|ALT_INV_memRAM~1164_q\ <= NOT \RAM|memRAM~1164_q\;
\RAM|ALT_INV_memRAM~1132_q\ <= NOT \RAM|memRAM~1132_q\;
\RAM|ALT_INV_memRAM~1100_q\ <= NOT \RAM|memRAM~1100_q\;
\RAM|ALT_INV_memRAM~1068_q\ <= NOT \RAM|memRAM~1068_q\;
\RAM|ALT_INV_memRAM~2193_combout\ <= NOT \RAM|memRAM~2193_combout\;
\RAM|ALT_INV_memRAM~652_q\ <= NOT \RAM|memRAM~652_q\;
\RAM|ALT_INV_memRAM~620_q\ <= NOT \RAM|memRAM~620_q\;
\RAM|ALT_INV_memRAM~588_q\ <= NOT \RAM|memRAM~588_q\;
\RAM|ALT_INV_memRAM~556_q\ <= NOT \RAM|memRAM~556_q\;
\RAM|ALT_INV_memRAM~2192_combout\ <= NOT \RAM|memRAM~2192_combout\;
\RAM|ALT_INV_memRAM~140_q\ <= NOT \RAM|memRAM~140_q\;
\RAM|ALT_INV_memRAM~108_q\ <= NOT \RAM|memRAM~108_q\;
\RAM|ALT_INV_memRAM~76_q\ <= NOT \RAM|memRAM~76_q\;
\RAM|ALT_INV_memRAM~44_q\ <= NOT \RAM|memRAM~44_q\;
\RAM|ALT_INV_memRAM~2190_combout\ <= NOT \RAM|memRAM~2190_combout\;
\RAM|ALT_INV_memRAM~2189_combout\ <= NOT \RAM|memRAM~2189_combout\;
\RAM|ALT_INV_memRAM~2059_q\ <= NOT \RAM|memRAM~2059_q\;
\RAM|ALT_INV_memRAM~1931_q\ <= NOT \RAM|memRAM~1931_q\;
\RAM|ALT_INV_memRAM~1803_q\ <= NOT \RAM|memRAM~1803_q\;
\RAM|ALT_INV_memRAM~1675_q\ <= NOT \RAM|memRAM~1675_q\;
\RAM|ALT_INV_memRAM~2188_combout\ <= NOT \RAM|memRAM~2188_combout\;
\RAM|ALT_INV_memRAM~1547_q\ <= NOT \RAM|memRAM~1547_q\;
\RAM|ALT_INV_memRAM~1419_q\ <= NOT \RAM|memRAM~1419_q\;
\RAM|ALT_INV_memRAM~1291_q\ <= NOT \RAM|memRAM~1291_q\;
\RAM|ALT_INV_memRAM~1163_q\ <= NOT \RAM|memRAM~1163_q\;
\RAM|ALT_INV_memRAM~2187_combout\ <= NOT \RAM|memRAM~2187_combout\;
\RAM|ALT_INV_memRAM~1035_q\ <= NOT \RAM|memRAM~1035_q\;
\RAM|ALT_INV_memRAM~907_q\ <= NOT \RAM|memRAM~907_q\;
\RAM|ALT_INV_memRAM~779_q\ <= NOT \RAM|memRAM~779_q\;
\RAM|ALT_INV_memRAM~651_q\ <= NOT \RAM|memRAM~651_q\;
\RAM|ALT_INV_memRAM~2186_combout\ <= NOT \RAM|memRAM~2186_combout\;
\RAM|ALT_INV_memRAM~523_q\ <= NOT \RAM|memRAM~523_q\;
\RAM|ALT_INV_memRAM~395_q\ <= NOT \RAM|memRAM~395_q\;
\RAM|ALT_INV_memRAM~267_q\ <= NOT \RAM|memRAM~267_q\;
\RAM|ALT_INV_memRAM~139_q\ <= NOT \RAM|memRAM~139_q\;
\RAM|ALT_INV_memRAM~2185_combout\ <= NOT \RAM|memRAM~2185_combout\;
\RAM|ALT_INV_memRAM~2184_combout\ <= NOT \RAM|memRAM~2184_combout\;
\RAM|ALT_INV_memRAM~2027_q\ <= NOT \RAM|memRAM~2027_q\;
\RAM|ALT_INV_memRAM~1515_q\ <= NOT \RAM|memRAM~1515_q\;
\RAM|ALT_INV_memRAM~1003_q\ <= NOT \RAM|memRAM~1003_q\;
\RAM|ALT_INV_memRAM~491_q\ <= NOT \RAM|memRAM~491_q\;
\RAM|ALT_INV_memRAM~2183_combout\ <= NOT \RAM|memRAM~2183_combout\;
\RAM|ALT_INV_memRAM~1899_q\ <= NOT \RAM|memRAM~1899_q\;
\RAM|ALT_INV_memRAM~1387_q\ <= NOT \RAM|memRAM~1387_q\;
\RAM|ALT_INV_memRAM~875_q\ <= NOT \RAM|memRAM~875_q\;
\RAM|ALT_INV_memRAM~363_q\ <= NOT \RAM|memRAM~363_q\;
\RAM|ALT_INV_memRAM~2182_combout\ <= NOT \RAM|memRAM~2182_combout\;
\RAM|ALT_INV_memRAM~1771_q\ <= NOT \RAM|memRAM~1771_q\;
\RAM|ALT_INV_memRAM~1259_q\ <= NOT \RAM|memRAM~1259_q\;
\RAM|ALT_INV_memRAM~747_q\ <= NOT \RAM|memRAM~747_q\;
\RAM|ALT_INV_memRAM~235_q\ <= NOT \RAM|memRAM~235_q\;
\RAM|ALT_INV_memRAM~2181_combout\ <= NOT \RAM|memRAM~2181_combout\;
\RAM|ALT_INV_memRAM~1643_q\ <= NOT \RAM|memRAM~1643_q\;
\RAM|ALT_INV_memRAM~1131_q\ <= NOT \RAM|memRAM~1131_q\;
\RAM|ALT_INV_memRAM~619_q\ <= NOT \RAM|memRAM~619_q\;
\RAM|ALT_INV_memRAM~107_q\ <= NOT \RAM|memRAM~107_q\;
\RAM|ALT_INV_memRAM~2180_combout\ <= NOT \RAM|memRAM~2180_combout\;
\RAM|ALT_INV_memRAM~2179_combout\ <= NOT \RAM|memRAM~2179_combout\;
\RAM|ALT_INV_memRAM~1995_q\ <= NOT \RAM|memRAM~1995_q\;
\RAM|ALT_INV_memRAM~1483_q\ <= NOT \RAM|memRAM~1483_q\;
\RAM|ALT_INV_memRAM~971_q\ <= NOT \RAM|memRAM~971_q\;
\RAM|ALT_INV_memRAM~459_q\ <= NOT \RAM|memRAM~459_q\;
\RAM|ALT_INV_memRAM~2178_combout\ <= NOT \RAM|memRAM~2178_combout\;
\RAM|ALT_INV_memRAM~1867_q\ <= NOT \RAM|memRAM~1867_q\;
\RAM|ALT_INV_memRAM~1355_q\ <= NOT \RAM|memRAM~1355_q\;
\RAM|ALT_INV_memRAM~843_q\ <= NOT \RAM|memRAM~843_q\;
\RAM|ALT_INV_memRAM~331_q\ <= NOT \RAM|memRAM~331_q\;
\RAM|ALT_INV_memRAM~2177_combout\ <= NOT \RAM|memRAM~2177_combout\;
\RAM|ALT_INV_memRAM~1739_q\ <= NOT \RAM|memRAM~1739_q\;
\RAM|ALT_INV_memRAM~1227_q\ <= NOT \RAM|memRAM~1227_q\;
\RAM|ALT_INV_memRAM~715_q\ <= NOT \RAM|memRAM~715_q\;
\RAM|ALT_INV_memRAM~203_q\ <= NOT \RAM|memRAM~203_q\;
\RAM|ALT_INV_memRAM~2176_combout\ <= NOT \RAM|memRAM~2176_combout\;
\RAM|ALT_INV_memRAM~1611_q\ <= NOT \RAM|memRAM~1611_q\;
\RAM|ALT_INV_memRAM~1099_q\ <= NOT \RAM|memRAM~1099_q\;
\RAM|ALT_INV_memRAM~587_q\ <= NOT \RAM|memRAM~587_q\;
\RAM|ALT_INV_memRAM~75_q\ <= NOT \RAM|memRAM~75_q\;
\RAM|ALT_INV_memRAM~2175_combout\ <= NOT \RAM|memRAM~2175_combout\;
\RAM|ALT_INV_memRAM~2174_combout\ <= NOT \RAM|memRAM~2174_combout\;
\RAM|ALT_INV_memRAM~1963_q\ <= NOT \RAM|memRAM~1963_q\;
\RAM|ALT_INV_memRAM~1451_q\ <= NOT \RAM|memRAM~1451_q\;
\RAM|ALT_INV_memRAM~939_q\ <= NOT \RAM|memRAM~939_q\;
\RAM|ALT_INV_memRAM~427_q\ <= NOT \RAM|memRAM~427_q\;
\RAM|ALT_INV_memRAM~2173_combout\ <= NOT \RAM|memRAM~2173_combout\;
\RAM|ALT_INV_memRAM~1835_q\ <= NOT \RAM|memRAM~1835_q\;
\RAM|ALT_INV_memRAM~1323_q\ <= NOT \RAM|memRAM~1323_q\;
\RAM|ALT_INV_memRAM~811_q\ <= NOT \RAM|memRAM~811_q\;
\RAM|ALT_INV_memRAM~299_q\ <= NOT \RAM|memRAM~299_q\;
\RAM|ALT_INV_memRAM~2172_combout\ <= NOT \RAM|memRAM~2172_combout\;
\RAM|ALT_INV_memRAM~1707_q\ <= NOT \RAM|memRAM~1707_q\;
\RAM|ALT_INV_memRAM~1195_q\ <= NOT \RAM|memRAM~1195_q\;
\RAM|ALT_INV_memRAM~683_q\ <= NOT \RAM|memRAM~683_q\;
\RAM|ALT_INV_memRAM~171_q\ <= NOT \RAM|memRAM~171_q\;
\RAM|ALT_INV_memRAM~2171_combout\ <= NOT \RAM|memRAM~2171_combout\;
\RAM|ALT_INV_memRAM~1579_q\ <= NOT \RAM|memRAM~1579_q\;
\RAM|ALT_INV_memRAM~1067_q\ <= NOT \RAM|memRAM~1067_q\;
\RAM|ALT_INV_memRAM~555_q\ <= NOT \RAM|memRAM~555_q\;
\RAM|ALT_INV_memRAM~43_q\ <= NOT \RAM|memRAM~43_q\;
\RAM|ALT_INV_memRAM~2169_combout\ <= NOT \RAM|memRAM~2169_combout\;
\RAM|ALT_INV_memRAM~2168_combout\ <= NOT \RAM|memRAM~2168_combout\;
\RAM|ALT_INV_memRAM~2058_q\ <= NOT \RAM|memRAM~2058_q\;
\RAM|ALT_INV_memRAM~1930_q\ <= NOT \RAM|memRAM~1930_q\;
\RAM|ALT_INV_memRAM~1802_q\ <= NOT \RAM|memRAM~1802_q\;
\RAM|ALT_INV_memRAM~1674_q\ <= NOT \RAM|memRAM~1674_q\;
\RAM|ALT_INV_memRAM~2167_combout\ <= NOT \RAM|memRAM~2167_combout\;
\RAM|ALT_INV_memRAM~2026_q\ <= NOT \RAM|memRAM~2026_q\;
\RAM|ALT_INV_memRAM~1898_q\ <= NOT \RAM|memRAM~1898_q\;
\RAM|ALT_INV_memRAM~1770_q\ <= NOT \RAM|memRAM~1770_q\;
\RAM|ALT_INV_memRAM~1642_q\ <= NOT \RAM|memRAM~1642_q\;
\RAM|ALT_INV_memRAM~2166_combout\ <= NOT \RAM|memRAM~2166_combout\;
\RAM|ALT_INV_memRAM~1994_q\ <= NOT \RAM|memRAM~1994_q\;
\RAM|ALT_INV_memRAM~1866_q\ <= NOT \RAM|memRAM~1866_q\;
\RAM|ALT_INV_memRAM~1738_q\ <= NOT \RAM|memRAM~1738_q\;
\RAM|ALT_INV_memRAM~1610_q\ <= NOT \RAM|memRAM~1610_q\;
\RAM|ALT_INV_memRAM~2165_combout\ <= NOT \RAM|memRAM~2165_combout\;
\RAM|ALT_INV_memRAM~1962_q\ <= NOT \RAM|memRAM~1962_q\;
\RAM|ALT_INV_memRAM~1834_q\ <= NOT \RAM|memRAM~1834_q\;
\RAM|ALT_INV_memRAM~1706_q\ <= NOT \RAM|memRAM~1706_q\;
\RAM|ALT_INV_memRAM~1578_q\ <= NOT \RAM|memRAM~1578_q\;
\RAM|ALT_INV_memRAM~2164_combout\ <= NOT \RAM|memRAM~2164_combout\;
\RAM|ALT_INV_memRAM~2163_combout\ <= NOT \RAM|memRAM~2163_combout\;
\RAM|ALT_INV_memRAM~1546_q\ <= NOT \RAM|memRAM~1546_q\;
\RAM|ALT_INV_memRAM~1418_q\ <= NOT \RAM|memRAM~1418_q\;
\RAM|ALT_INV_memRAM~1290_q\ <= NOT \RAM|memRAM~1290_q\;
\RAM|ALT_INV_memRAM~1162_q\ <= NOT \RAM|memRAM~1162_q\;
\RAM|ALT_INV_memRAM~2162_combout\ <= NOT \RAM|memRAM~2162_combout\;
\RAM|ALT_INV_memRAM~1514_q\ <= NOT \RAM|memRAM~1514_q\;
\RAM|ALT_INV_memRAM~1386_q\ <= NOT \RAM|memRAM~1386_q\;
\RAM|ALT_INV_memRAM~1258_q\ <= NOT \RAM|memRAM~1258_q\;
\RAM|ALT_INV_memRAM~1130_q\ <= NOT \RAM|memRAM~1130_q\;
\RAM|ALT_INV_memRAM~2161_combout\ <= NOT \RAM|memRAM~2161_combout\;
\RAM|ALT_INV_memRAM~1482_q\ <= NOT \RAM|memRAM~1482_q\;
\RAM|ALT_INV_memRAM~1354_q\ <= NOT \RAM|memRAM~1354_q\;
\RAM|ALT_INV_memRAM~1226_q\ <= NOT \RAM|memRAM~1226_q\;
\RAM|ALT_INV_memRAM~1098_q\ <= NOT \RAM|memRAM~1098_q\;
\RAM|ALT_INV_memRAM~2160_combout\ <= NOT \RAM|memRAM~2160_combout\;
\RAM|ALT_INV_memRAM~1450_q\ <= NOT \RAM|memRAM~1450_q\;
\RAM|ALT_INV_memRAM~1322_q\ <= NOT \RAM|memRAM~1322_q\;
\RAM|ALT_INV_memRAM~1194_q\ <= NOT \RAM|memRAM~1194_q\;
\RAM|ALT_INV_memRAM~1066_q\ <= NOT \RAM|memRAM~1066_q\;
\RAM|ALT_INV_memRAM~2159_combout\ <= NOT \RAM|memRAM~2159_combout\;
\RAM|ALT_INV_memRAM~2158_combout\ <= NOT \RAM|memRAM~2158_combout\;
\RAM|ALT_INV_memRAM~1034_q\ <= NOT \RAM|memRAM~1034_q\;
\RAM|ALT_INV_memRAM~906_q\ <= NOT \RAM|memRAM~906_q\;
\RAM|ALT_INV_memRAM~778_q\ <= NOT \RAM|memRAM~778_q\;
\RAM|ALT_INV_memRAM~650_q\ <= NOT \RAM|memRAM~650_q\;
\RAM|ALT_INV_memRAM~2157_combout\ <= NOT \RAM|memRAM~2157_combout\;
\RAM|ALT_INV_memRAM~1002_q\ <= NOT \RAM|memRAM~1002_q\;
\RAM|ALT_INV_memRAM~874_q\ <= NOT \RAM|memRAM~874_q\;
\RAM|ALT_INV_memRAM~746_q\ <= NOT \RAM|memRAM~746_q\;
\RAM|ALT_INV_memRAM~618_q\ <= NOT \RAM|memRAM~618_q\;
\RAM|ALT_INV_memRAM~2156_combout\ <= NOT \RAM|memRAM~2156_combout\;
\RAM|ALT_INV_memRAM~970_q\ <= NOT \RAM|memRAM~970_q\;
\RAM|ALT_INV_memRAM~842_q\ <= NOT \RAM|memRAM~842_q\;
\RAM|ALT_INV_memRAM~714_q\ <= NOT \RAM|memRAM~714_q\;
\RAM|ALT_INV_memRAM~586_q\ <= NOT \RAM|memRAM~586_q\;
\RAM|ALT_INV_memRAM~2155_combout\ <= NOT \RAM|memRAM~2155_combout\;
\RAM|ALT_INV_memRAM~938_q\ <= NOT \RAM|memRAM~938_q\;
\RAM|ALT_INV_memRAM~810_q\ <= NOT \RAM|memRAM~810_q\;
\RAM|ALT_INV_memRAM~682_q\ <= NOT \RAM|memRAM~682_q\;
\RAM|ALT_INV_memRAM~554_q\ <= NOT \RAM|memRAM~554_q\;
\RAM|ALT_INV_memRAM~2154_combout\ <= NOT \RAM|memRAM~2154_combout\;
\RAM|ALT_INV_memRAM~2153_combout\ <= NOT \RAM|memRAM~2153_combout\;
\RAM|ALT_INV_memRAM~522_q\ <= NOT \RAM|memRAM~522_q\;
\RAM|ALT_INV_memRAM~394_q\ <= NOT \RAM|memRAM~394_q\;
\RAM|ALT_INV_memRAM~266_q\ <= NOT \RAM|memRAM~266_q\;
\RAM|ALT_INV_memRAM~138_q\ <= NOT \RAM|memRAM~138_q\;
\RAM|ALT_INV_memRAM~2152_combout\ <= NOT \RAM|memRAM~2152_combout\;
\RAM|ALT_INV_memRAM~490_q\ <= NOT \RAM|memRAM~490_q\;
\RAM|ALT_INV_memRAM~362_q\ <= NOT \RAM|memRAM~362_q\;
\RAM|ALT_INV_memRAM~234_q\ <= NOT \RAM|memRAM~234_q\;
\RAM|ALT_INV_memRAM~106_q\ <= NOT \RAM|memRAM~106_q\;
\RAM|ALT_INV_memRAM~2151_combout\ <= NOT \RAM|memRAM~2151_combout\;
\RAM|ALT_INV_memRAM~458_q\ <= NOT \RAM|memRAM~458_q\;
\RAM|ALT_INV_memRAM~330_q\ <= NOT \RAM|memRAM~330_q\;
\RAM|ALT_INV_memRAM~202_q\ <= NOT \RAM|memRAM~202_q\;
\RAM|ALT_INV_memRAM~74_q\ <= NOT \RAM|memRAM~74_q\;
\RAM|ALT_INV_memRAM~2150_combout\ <= NOT \RAM|memRAM~2150_combout\;
\RAM|ALT_INV_memRAM~426_q\ <= NOT \RAM|memRAM~426_q\;
\RAM|ALT_INV_memRAM~298_q\ <= NOT \RAM|memRAM~298_q\;
\RAM|ALT_INV_memRAM~170_q\ <= NOT \RAM|memRAM~170_q\;
\RAM|ALT_INV_memRAM~42_q\ <= NOT \RAM|memRAM~42_q\;
\RAM|ALT_INV_memRAM~2148_combout\ <= NOT \RAM|memRAM~2148_combout\;
\RAM|ALT_INV_memRAM~2147_combout\ <= NOT \RAM|memRAM~2147_combout\;
\RAM|ALT_INV_memRAM~2057_q\ <= NOT \RAM|memRAM~2057_q\;
\RAM|ALT_INV_memRAM~2025_q\ <= NOT \RAM|memRAM~2025_q\;
\RAM|ALT_INV_memRAM~1993_q\ <= NOT \RAM|memRAM~1993_q\;
\RAM|ALT_INV_memRAM~1961_q\ <= NOT \RAM|memRAM~1961_q\;
\RAM|ALT_INV_memRAM~2146_combout\ <= NOT \RAM|memRAM~2146_combout\;
\RAM|ALT_INV_memRAM~1545_q\ <= NOT \RAM|memRAM~1545_q\;
\RAM|ALT_INV_memRAM~1513_q\ <= NOT \RAM|memRAM~1513_q\;
\RAM|ALT_INV_memRAM~1481_q\ <= NOT \RAM|memRAM~1481_q\;
\RAM|ALT_INV_memRAM~1449_q\ <= NOT \RAM|memRAM~1449_q\;
\RAM|ALT_INV_memRAM~2145_combout\ <= NOT \RAM|memRAM~2145_combout\;
\RAM|ALT_INV_memRAM~1033_q\ <= NOT \RAM|memRAM~1033_q\;
\RAM|ALT_INV_memRAM~1001_q\ <= NOT \RAM|memRAM~1001_q\;
\RAM|ALT_INV_memRAM~969_q\ <= NOT \RAM|memRAM~969_q\;
\RAM|ALT_INV_memRAM~937_q\ <= NOT \RAM|memRAM~937_q\;
\RAM|ALT_INV_memRAM~2144_combout\ <= NOT \RAM|memRAM~2144_combout\;
\RAM|ALT_INV_memRAM~521_q\ <= NOT \RAM|memRAM~521_q\;
\RAM|ALT_INV_memRAM~489_q\ <= NOT \RAM|memRAM~489_q\;
\RAM|ALT_INV_memRAM~457_q\ <= NOT \RAM|memRAM~457_q\;
\RAM|ALT_INV_memRAM~425_q\ <= NOT \RAM|memRAM~425_q\;
\RAM|ALT_INV_memRAM~2143_combout\ <= NOT \RAM|memRAM~2143_combout\;
\RAM|ALT_INV_memRAM~2142_combout\ <= NOT \RAM|memRAM~2142_combout\;
\RAM|ALT_INV_memRAM~1929_q\ <= NOT \RAM|memRAM~1929_q\;
\RAM|ALT_INV_memRAM~1417_q\ <= NOT \RAM|memRAM~1417_q\;
\RAM|ALT_INV_memRAM~905_q\ <= NOT \RAM|memRAM~905_q\;
\RAM|ALT_INV_memRAM~393_q\ <= NOT \RAM|memRAM~393_q\;
\RAM|ALT_INV_memRAM~2141_combout\ <= NOT \RAM|memRAM~2141_combout\;
\RAM|ALT_INV_memRAM~1897_q\ <= NOT \RAM|memRAM~1897_q\;
\RAM|ALT_INV_memRAM~1385_q\ <= NOT \RAM|memRAM~1385_q\;
\RAM|ALT_INV_memRAM~873_q\ <= NOT \RAM|memRAM~873_q\;
\RAM|ALT_INV_memRAM~361_q\ <= NOT \RAM|memRAM~361_q\;
\RAM|ALT_INV_memRAM~2140_combout\ <= NOT \RAM|memRAM~2140_combout\;
\RAM|ALT_INV_memRAM~1865_q\ <= NOT \RAM|memRAM~1865_q\;
\RAM|ALT_INV_memRAM~1353_q\ <= NOT \RAM|memRAM~1353_q\;
\RAM|ALT_INV_memRAM~841_q\ <= NOT \RAM|memRAM~841_q\;
\RAM|ALT_INV_memRAM~329_q\ <= NOT \RAM|memRAM~329_q\;
\RAM|ALT_INV_memRAM~2139_combout\ <= NOT \RAM|memRAM~2139_combout\;
\RAM|ALT_INV_memRAM~1833_q\ <= NOT \RAM|memRAM~1833_q\;
\RAM|ALT_INV_memRAM~1321_q\ <= NOT \RAM|memRAM~1321_q\;
\RAM|ALT_INV_memRAM~809_q\ <= NOT \RAM|memRAM~809_q\;
\RAM|ALT_INV_memRAM~297_q\ <= NOT \RAM|memRAM~297_q\;
\RAM|ALT_INV_memRAM~2138_combout\ <= NOT \RAM|memRAM~2138_combout\;
\RAM|ALT_INV_memRAM~2137_combout\ <= NOT \RAM|memRAM~2137_combout\;
\RAM|ALT_INV_memRAM~1801_q\ <= NOT \RAM|memRAM~1801_q\;
\RAM|ALT_INV_memRAM~1769_q\ <= NOT \RAM|memRAM~1769_q\;
\RAM|ALT_INV_memRAM~1737_q\ <= NOT \RAM|memRAM~1737_q\;
\RAM|ALT_INV_memRAM~1705_q\ <= NOT \RAM|memRAM~1705_q\;
\RAM|ALT_INV_memRAM~2136_combout\ <= NOT \RAM|memRAM~2136_combout\;
\RAM|ALT_INV_memRAM~1289_q\ <= NOT \RAM|memRAM~1289_q\;
\RAM|ALT_INV_memRAM~1257_q\ <= NOT \RAM|memRAM~1257_q\;
\RAM|ALT_INV_memRAM~1225_q\ <= NOT \RAM|memRAM~1225_q\;
\RAM|ALT_INV_memRAM~1193_q\ <= NOT \RAM|memRAM~1193_q\;
\RAM|ALT_INV_memRAM~2135_combout\ <= NOT \RAM|memRAM~2135_combout\;
\RAM|ALT_INV_memRAM~777_q\ <= NOT \RAM|memRAM~777_q\;
\RAM|ALT_INV_memRAM~745_q\ <= NOT \RAM|memRAM~745_q\;
\RAM|ALT_INV_memRAM~713_q\ <= NOT \RAM|memRAM~713_q\;
\RAM|ALT_INV_memRAM~681_q\ <= NOT \RAM|memRAM~681_q\;
\RAM|ALT_INV_memRAM~2134_combout\ <= NOT \RAM|memRAM~2134_combout\;
\RAM|ALT_INV_memRAM~265_q\ <= NOT \RAM|memRAM~265_q\;
\RAM|ALT_INV_memRAM~233_q\ <= NOT \RAM|memRAM~233_q\;
\RAM|ALT_INV_memRAM~201_q\ <= NOT \RAM|memRAM~201_q\;
\RAM|ALT_INV_memRAM~169_q\ <= NOT \RAM|memRAM~169_q\;
\RAM|ALT_INV_memRAM~2133_combout\ <= NOT \RAM|memRAM~2133_combout\;
\RAM|ALT_INV_memRAM~2132_combout\ <= NOT \RAM|memRAM~2132_combout\;
\RAM|ALT_INV_memRAM~1673_q\ <= NOT \RAM|memRAM~1673_q\;
\RAM|ALT_INV_memRAM~1641_q\ <= NOT \RAM|memRAM~1641_q\;
\RAM|ALT_INV_memRAM~1609_q\ <= NOT \RAM|memRAM~1609_q\;
\RAM|ALT_INV_memRAM~1577_q\ <= NOT \RAM|memRAM~1577_q\;
\RAM|ALT_INV_memRAM~2131_combout\ <= NOT \RAM|memRAM~2131_combout\;
\RAM|ALT_INV_memRAM~1161_q\ <= NOT \RAM|memRAM~1161_q\;
\RAM|ALT_INV_memRAM~1129_q\ <= NOT \RAM|memRAM~1129_q\;
\RAM|ALT_INV_memRAM~1097_q\ <= NOT \RAM|memRAM~1097_q\;
\RAM|ALT_INV_memRAM~1065_q\ <= NOT \RAM|memRAM~1065_q\;
\RAM|ALT_INV_memRAM~2130_combout\ <= NOT \RAM|memRAM~2130_combout\;
\RAM|ALT_INV_memRAM~649_q\ <= NOT \RAM|memRAM~649_q\;
\RAM|ALT_INV_memRAM~617_q\ <= NOT \RAM|memRAM~617_q\;
\RAM|ALT_INV_memRAM~585_q\ <= NOT \RAM|memRAM~585_q\;
\RAM|ALT_INV_memRAM~553_q\ <= NOT \RAM|memRAM~553_q\;
\RAM|ALT_INV_memRAM~2129_combout\ <= NOT \RAM|memRAM~2129_combout\;
\RAM|ALT_INV_memRAM~137_q\ <= NOT \RAM|memRAM~137_q\;
\RAM|ALT_INV_memRAM~105_q\ <= NOT \RAM|memRAM~105_q\;
\RAM|ALT_INV_memRAM~73_q\ <= NOT \RAM|memRAM~73_q\;
\RAM|ALT_INV_memRAM~41_q\ <= NOT \RAM|memRAM~41_q\;
\RAM|ALT_INV_memRAM~2127_combout\ <= NOT \RAM|memRAM~2127_combout\;
\RAM|ALT_INV_memRAM~2126_combout\ <= NOT \RAM|memRAM~2126_combout\;
\RAM|ALT_INV_memRAM~2056_q\ <= NOT \RAM|memRAM~2056_q\;
\RAM|ALT_INV_memRAM~1544_q\ <= NOT \RAM|memRAM~1544_q\;
\RAM|ALT_INV_memRAM~1032_q\ <= NOT \RAM|memRAM~1032_q\;
\RAM|ALT_INV_memRAM~520_q\ <= NOT \RAM|memRAM~520_q\;
\RAM|ALT_INV_memRAM~2125_combout\ <= NOT \RAM|memRAM~2125_combout\;
\RAM|ALT_INV_memRAM~1928_q\ <= NOT \RAM|memRAM~1928_q\;
\RAM|ALT_INV_memRAM~1416_q\ <= NOT \RAM|memRAM~1416_q\;
\RAM|ALT_INV_memRAM~904_q\ <= NOT \RAM|memRAM~904_q\;
\RAM|ALT_INV_memRAM~392_q\ <= NOT \RAM|memRAM~392_q\;
\RAM|ALT_INV_memRAM~2124_combout\ <= NOT \RAM|memRAM~2124_combout\;
\RAM|ALT_INV_memRAM~1800_q\ <= NOT \RAM|memRAM~1800_q\;
\RAM|ALT_INV_memRAM~1288_q\ <= NOT \RAM|memRAM~1288_q\;
\RAM|ALT_INV_memRAM~776_q\ <= NOT \RAM|memRAM~776_q\;
\RAM|ALT_INV_memRAM~264_q\ <= NOT \RAM|memRAM~264_q\;
\RAM|ALT_INV_memRAM~2123_combout\ <= NOT \RAM|memRAM~2123_combout\;
\RAM|ALT_INV_memRAM~1672_q\ <= NOT \RAM|memRAM~1672_q\;
\RAM|ALT_INV_memRAM~1160_q\ <= NOT \RAM|memRAM~1160_q\;
\RAM|ALT_INV_memRAM~648_q\ <= NOT \RAM|memRAM~648_q\;
\RAM|ALT_INV_memRAM~136_q\ <= NOT \RAM|memRAM~136_q\;
\RAM|ALT_INV_memRAM~2122_combout\ <= NOT \RAM|memRAM~2122_combout\;
\RAM|ALT_INV_memRAM~2121_combout\ <= NOT \RAM|memRAM~2121_combout\;
\RAM|ALT_INV_memRAM~2024_q\ <= NOT \RAM|memRAM~2024_q\;
\RAM|ALT_INV_memRAM~1512_q\ <= NOT \RAM|memRAM~1512_q\;
\RAM|ALT_INV_memRAM~1000_q\ <= NOT \RAM|memRAM~1000_q\;
\RAM|ALT_INV_memRAM~488_q\ <= NOT \RAM|memRAM~488_q\;
\RAM|ALT_INV_memRAM~2120_combout\ <= NOT \RAM|memRAM~2120_combout\;
\RAM|ALT_INV_memRAM~1896_q\ <= NOT \RAM|memRAM~1896_q\;
\RAM|ALT_INV_memRAM~1384_q\ <= NOT \RAM|memRAM~1384_q\;
\RAM|ALT_INV_memRAM~872_q\ <= NOT \RAM|memRAM~872_q\;
\RAM|ALT_INV_memRAM~360_q\ <= NOT \RAM|memRAM~360_q\;
\RAM|ALT_INV_memRAM~2119_combout\ <= NOT \RAM|memRAM~2119_combout\;
\RAM|ALT_INV_memRAM~1768_q\ <= NOT \RAM|memRAM~1768_q\;
\RAM|ALT_INV_memRAM~1256_q\ <= NOT \RAM|memRAM~1256_q\;
\RAM|ALT_INV_memRAM~744_q\ <= NOT \RAM|memRAM~744_q\;
\RAM|ALT_INV_memRAM~232_q\ <= NOT \RAM|memRAM~232_q\;
\RAM|ALT_INV_memRAM~2118_combout\ <= NOT \RAM|memRAM~2118_combout\;
\RAM|ALT_INV_memRAM~1640_q\ <= NOT \RAM|memRAM~1640_q\;
\RAM|ALT_INV_memRAM~1128_q\ <= NOT \RAM|memRAM~1128_q\;
\RAM|ALT_INV_memRAM~616_q\ <= NOT \RAM|memRAM~616_q\;
\RAM|ALT_INV_memRAM~104_q\ <= NOT \RAM|memRAM~104_q\;
\RAM|ALT_INV_memRAM~2117_combout\ <= NOT \RAM|memRAM~2117_combout\;
\RAM|ALT_INV_memRAM~2116_combout\ <= NOT \RAM|memRAM~2116_combout\;
\RAM|ALT_INV_memRAM~1992_q\ <= NOT \RAM|memRAM~1992_q\;
\RAM|ALT_INV_memRAM~1480_q\ <= NOT \RAM|memRAM~1480_q\;
\RAM|ALT_INV_memRAM~968_q\ <= NOT \RAM|memRAM~968_q\;
\RAM|ALT_INV_memRAM~456_q\ <= NOT \RAM|memRAM~456_q\;
\RAM|ALT_INV_memRAM~2115_combout\ <= NOT \RAM|memRAM~2115_combout\;
\RAM|ALT_INV_memRAM~1864_q\ <= NOT \RAM|memRAM~1864_q\;
\RAM|ALT_INV_memRAM~1352_q\ <= NOT \RAM|memRAM~1352_q\;
\RAM|ALT_INV_memRAM~840_q\ <= NOT \RAM|memRAM~840_q\;
\RAM|ALT_INV_memRAM~328_q\ <= NOT \RAM|memRAM~328_q\;
\RAM|ALT_INV_memRAM~2114_combout\ <= NOT \RAM|memRAM~2114_combout\;
\RAM|ALT_INV_memRAM~1736_q\ <= NOT \RAM|memRAM~1736_q\;
\RAM|ALT_INV_memRAM~1224_q\ <= NOT \RAM|memRAM~1224_q\;
\RAM|ALT_INV_memRAM~712_q\ <= NOT \RAM|memRAM~712_q\;
\RAM|ALT_INV_memRAM~200_q\ <= NOT \RAM|memRAM~200_q\;
\RAM|ALT_INV_memRAM~2113_combout\ <= NOT \RAM|memRAM~2113_combout\;
\RAM|ALT_INV_memRAM~1608_q\ <= NOT \RAM|memRAM~1608_q\;
\RAM|ALT_INV_memRAM~1096_q\ <= NOT \RAM|memRAM~1096_q\;
\RAM|ALT_INV_memRAM~584_q\ <= NOT \RAM|memRAM~584_q\;
\RAM|ALT_INV_memRAM~72_q\ <= NOT \RAM|memRAM~72_q\;
\RAM|ALT_INV_memRAM~2112_combout\ <= NOT \RAM|memRAM~2112_combout\;
\RAM|ALT_INV_memRAM~2111_combout\ <= NOT \RAM|memRAM~2111_combout\;
\RAM|ALT_INV_memRAM~1960_q\ <= NOT \RAM|memRAM~1960_q\;
\RAM|ALT_INV_memRAM~1448_q\ <= NOT \RAM|memRAM~1448_q\;
\RAM|ALT_INV_memRAM~936_q\ <= NOT \RAM|memRAM~936_q\;
\RAM|ALT_INV_memRAM~424_q\ <= NOT \RAM|memRAM~424_q\;
\RAM|ALT_INV_memRAM~2110_combout\ <= NOT \RAM|memRAM~2110_combout\;
\RAM|ALT_INV_memRAM~1832_q\ <= NOT \RAM|memRAM~1832_q\;
\RAM|ALT_INV_memRAM~1320_q\ <= NOT \RAM|memRAM~1320_q\;
\RAM|ALT_INV_memRAM~808_q\ <= NOT \RAM|memRAM~808_q\;
\RAM|ALT_INV_memRAM~296_q\ <= NOT \RAM|memRAM~296_q\;
\RAM|ALT_INV_memRAM~2109_combout\ <= NOT \RAM|memRAM~2109_combout\;
\RAM|ALT_INV_memRAM~1704_q\ <= NOT \RAM|memRAM~1704_q\;
\RAM|ALT_INV_memRAM~1192_q\ <= NOT \RAM|memRAM~1192_q\;
\RAM|ALT_INV_memRAM~680_q\ <= NOT \RAM|memRAM~680_q\;
\RAM|ALT_INV_memRAM~168_q\ <= NOT \RAM|memRAM~168_q\;
\RAM|ALT_INV_memRAM~2108_combout\ <= NOT \RAM|memRAM~2108_combout\;
\RAM|ALT_INV_memRAM~1576_q\ <= NOT \RAM|memRAM~1576_q\;
\RAM|ALT_INV_memRAM~1064_q\ <= NOT \RAM|memRAM~1064_q\;
\RAM|ALT_INV_memRAM~552_q\ <= NOT \RAM|memRAM~552_q\;
\RAM|ALT_INV_memRAM~40_q\ <= NOT \RAM|memRAM~40_q\;
\R_EX_MEM|ALT_INV_DOUT\(135) <= NOT \R_EX_MEM|DOUT\(135);
\R_EX_MEM|ALT_INV_DOUT\(134) <= NOT \R_EX_MEM|DOUT\(134);
\RAM|ALT_INV_memRAM~2106_combout\ <= NOT \RAM|memRAM~2106_combout\;
\RAM|ALT_INV_memRAM~2105_combout\ <= NOT \RAM|memRAM~2105_combout\;
\RAM|ALT_INV_memRAM~2055_q\ <= NOT \RAM|memRAM~2055_q\;
\RAM|ALT_INV_memRAM~2023_q\ <= NOT \RAM|memRAM~2023_q\;
\RAM|ALT_INV_memRAM~1991_q\ <= NOT \RAM|memRAM~1991_q\;
\RAM|ALT_INV_memRAM~1959_q\ <= NOT \RAM|memRAM~1959_q\;
\RAM|ALT_INV_memRAM~2104_combout\ <= NOT \RAM|memRAM~2104_combout\;
\RAM|ALT_INV_memRAM~1927_q\ <= NOT \RAM|memRAM~1927_q\;
\RAM|ALT_INV_memRAM~1895_q\ <= NOT \RAM|memRAM~1895_q\;
\RAM|ALT_INV_memRAM~1863_q\ <= NOT \RAM|memRAM~1863_q\;
\RAM|ALT_INV_memRAM~1831_q\ <= NOT \RAM|memRAM~1831_q\;
\RAM|ALT_INV_memRAM~2103_combout\ <= NOT \RAM|memRAM~2103_combout\;
\RAM|ALT_INV_memRAM~1799_q\ <= NOT \RAM|memRAM~1799_q\;
\RAM|ALT_INV_memRAM~1767_q\ <= NOT \RAM|memRAM~1767_q\;
\RAM|ALT_INV_memRAM~1735_q\ <= NOT \RAM|memRAM~1735_q\;
\RAM|ALT_INV_memRAM~1703_q\ <= NOT \RAM|memRAM~1703_q\;
\RAM|ALT_INV_memRAM~2102_combout\ <= NOT \RAM|memRAM~2102_combout\;
\RAM|ALT_INV_memRAM~1671_q\ <= NOT \RAM|memRAM~1671_q\;
\RAM|ALT_INV_memRAM~1639_q\ <= NOT \RAM|memRAM~1639_q\;
\RAM|ALT_INV_memRAM~1607_q\ <= NOT \RAM|memRAM~1607_q\;
\RAM|ALT_INV_memRAM~1575_q\ <= NOT \RAM|memRAM~1575_q\;
\RAM|ALT_INV_memRAM~2101_combout\ <= NOT \RAM|memRAM~2101_combout\;
\RAM|ALT_INV_memRAM~2100_combout\ <= NOT \RAM|memRAM~2100_combout\;
\RAM|ALT_INV_memRAM~1543_q\ <= NOT \RAM|memRAM~1543_q\;
\RAM|ALT_INV_memRAM~1415_q\ <= NOT \RAM|memRAM~1415_q\;
\RAM|ALT_INV_memRAM~1287_q\ <= NOT \RAM|memRAM~1287_q\;
\RAM|ALT_INV_memRAM~1159_q\ <= NOT \RAM|memRAM~1159_q\;
\RAM|ALT_INV_memRAM~2099_combout\ <= NOT \RAM|memRAM~2099_combout\;
\RAM|ALT_INV_memRAM~1511_q\ <= NOT \RAM|memRAM~1511_q\;
\RAM|ALT_INV_memRAM~1383_q\ <= NOT \RAM|memRAM~1383_q\;
\RAM|ALT_INV_memRAM~1255_q\ <= NOT \RAM|memRAM~1255_q\;
\RAM|ALT_INV_memRAM~1127_q\ <= NOT \RAM|memRAM~1127_q\;
\RAM|ALT_INV_memRAM~2098_combout\ <= NOT \RAM|memRAM~2098_combout\;
\RAM|ALT_INV_memRAM~1479_q\ <= NOT \RAM|memRAM~1479_q\;
\RAM|ALT_INV_memRAM~1351_q\ <= NOT \RAM|memRAM~1351_q\;
\RAM|ALT_INV_memRAM~1223_q\ <= NOT \RAM|memRAM~1223_q\;
\RAM|ALT_INV_memRAM~1095_q\ <= NOT \RAM|memRAM~1095_q\;
\RAM|ALT_INV_memRAM~2097_combout\ <= NOT \RAM|memRAM~2097_combout\;
\RAM|ALT_INV_memRAM~1447_q\ <= NOT \RAM|memRAM~1447_q\;
\RAM|ALT_INV_memRAM~1319_q\ <= NOT \RAM|memRAM~1319_q\;
\RAM|ALT_INV_memRAM~1191_q\ <= NOT \RAM|memRAM~1191_q\;
\RAM|ALT_INV_memRAM~1063_q\ <= NOT \RAM|memRAM~1063_q\;
\RAM|ALT_INV_memRAM~2096_combout\ <= NOT \RAM|memRAM~2096_combout\;
\RAM|ALT_INV_memRAM~2095_combout\ <= NOT \RAM|memRAM~2095_combout\;
\RAM|ALT_INV_memRAM~1031_q\ <= NOT \RAM|memRAM~1031_q\;
\RAM|ALT_INV_memRAM~999_q\ <= NOT \RAM|memRAM~999_q\;
\RAM|ALT_INV_memRAM~967_q\ <= NOT \RAM|memRAM~967_q\;
\RAM|ALT_INV_memRAM~935_q\ <= NOT \RAM|memRAM~935_q\;
\RAM|ALT_INV_memRAM~2094_combout\ <= NOT \RAM|memRAM~2094_combout\;
\RAM|ALT_INV_memRAM~903_q\ <= NOT \RAM|memRAM~903_q\;
\RAM|ALT_INV_memRAM~871_q\ <= NOT \RAM|memRAM~871_q\;
\RAM|ALT_INV_memRAM~839_q\ <= NOT \RAM|memRAM~839_q\;
\RAM|ALT_INV_memRAM~807_q\ <= NOT \RAM|memRAM~807_q\;
\RAM|ALT_INV_memRAM~2093_combout\ <= NOT \RAM|memRAM~2093_combout\;
\RAM|ALT_INV_memRAM~775_q\ <= NOT \RAM|memRAM~775_q\;
\RAM|ALT_INV_memRAM~743_q\ <= NOT \RAM|memRAM~743_q\;
\RAM|ALT_INV_memRAM~711_q\ <= NOT \RAM|memRAM~711_q\;
\RAM|ALT_INV_memRAM~679_q\ <= NOT \RAM|memRAM~679_q\;
\RAM|ALT_INV_memRAM~2092_combout\ <= NOT \RAM|memRAM~2092_combout\;
\RAM|ALT_INV_memRAM~647_q\ <= NOT \RAM|memRAM~647_q\;
\RAM|ALT_INV_memRAM~615_q\ <= NOT \RAM|memRAM~615_q\;
\RAM|ALT_INV_memRAM~583_q\ <= NOT \RAM|memRAM~583_q\;
\RAM|ALT_INV_memRAM~551_q\ <= NOT \RAM|memRAM~551_q\;
\RAM|ALT_INV_memRAM~2091_combout\ <= NOT \RAM|memRAM~2091_combout\;
\R_EX_MEM|ALT_INV_DOUT\(133) <= NOT \R_EX_MEM|DOUT\(133);
\R_EX_MEM|ALT_INV_DOUT\(132) <= NOT \R_EX_MEM|DOUT\(132);
\RAM|ALT_INV_memRAM~2090_combout\ <= NOT \RAM|memRAM~2090_combout\;
\RAM|ALT_INV_memRAM~519_q\ <= NOT \RAM|memRAM~519_q\;
\RAM|ALT_INV_memRAM~487_q\ <= NOT \RAM|memRAM~487_q\;
\RAM|ALT_INV_memRAM~455_q\ <= NOT \RAM|memRAM~455_q\;
\RAM|ALT_INV_memRAM~423_q\ <= NOT \RAM|memRAM~423_q\;
\RAM|ALT_INV_memRAM~2089_combout\ <= NOT \RAM|memRAM~2089_combout\;
\RAM|ALT_INV_memRAM~391_q\ <= NOT \RAM|memRAM~391_q\;
\RAM|ALT_INV_memRAM~359_q\ <= NOT \RAM|memRAM~359_q\;
\RAM|ALT_INV_memRAM~327_q\ <= NOT \RAM|memRAM~327_q\;
\RAM|ALT_INV_memRAM~295_q\ <= NOT \RAM|memRAM~295_q\;
\RAM|ALT_INV_memRAM~2088_combout\ <= NOT \RAM|memRAM~2088_combout\;
\RAM|ALT_INV_memRAM~263_q\ <= NOT \RAM|memRAM~263_q\;
\RAM|ALT_INV_memRAM~231_q\ <= NOT \RAM|memRAM~231_q\;
\RAM|ALT_INV_memRAM~199_q\ <= NOT \RAM|memRAM~199_q\;
\RAM|ALT_INV_memRAM~167_q\ <= NOT \RAM|memRAM~167_q\;
\RAM|ALT_INV_memRAM~2087_combout\ <= NOT \RAM|memRAM~2087_combout\;
\R_EX_MEM|ALT_INV_DOUT\(131) <= NOT \R_EX_MEM|DOUT\(131);
\R_EX_MEM|ALT_INV_DOUT\(130) <= NOT \R_EX_MEM|DOUT\(130);
\RAM|ALT_INV_memRAM~135_q\ <= NOT \RAM|memRAM~135_q\;
\RAM|ALT_INV_memRAM~103_q\ <= NOT \RAM|memRAM~103_q\;
\RAM|ALT_INV_memRAM~71_q\ <= NOT \RAM|memRAM~71_q\;
\RAM|ALT_INV_memRAM~39_q\ <= NOT \RAM|memRAM~39_q\;
\B_REG|ALT_INV_registrador~103_q\ <= NOT \B_REG|registrador~103_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(42) <= NOT \B_REG|registrador_rtl_1_bypass\(42);
\B_REG|ALT_INV_registrador~102_q\ <= NOT \B_REG|registrador~102_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(41) <= NOT \B_REG|registrador_rtl_1_bypass\(41);
\B_REG|ALT_INV_registrador~101_q\ <= NOT \B_REG|registrador~101_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(40) <= NOT \B_REG|registrador_rtl_1_bypass\(40);
\B_REG|ALT_INV_registrador~100_q\ <= NOT \B_REG|registrador~100_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(39) <= NOT \B_REG|registrador_rtl_1_bypass\(39);
\B_REG|ALT_INV_registrador~99_q\ <= NOT \B_REG|registrador~99_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(38) <= NOT \B_REG|registrador_rtl_1_bypass\(38);
\B_REG|ALT_INV_registrador~98_q\ <= NOT \B_REG|registrador~98_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(37) <= NOT \B_REG|registrador_rtl_1_bypass\(37);
\B_REG|ALT_INV_registrador~97_q\ <= NOT \B_REG|registrador~97_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(36) <= NOT \B_REG|registrador_rtl_1_bypass\(36);
\B_REG|ALT_INV_registrador~96_q\ <= NOT \B_REG|registrador~96_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(35) <= NOT \B_REG|registrador_rtl_1_bypass\(35);
\B_REG|ALT_INV_registrador~95_q\ <= NOT \B_REG|registrador~95_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(34) <= NOT \B_REG|registrador_rtl_1_bypass\(34);
\B_REG|ALT_INV_registrador~94_q\ <= NOT \B_REG|registrador~94_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(33) <= NOT \B_REG|registrador_rtl_1_bypass\(33);
\B_REG|ALT_INV_registrador~93_q\ <= NOT \B_REG|registrador~93_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(32) <= NOT \B_REG|registrador_rtl_1_bypass\(32);
\B_REG|ALT_INV_registrador~92_q\ <= NOT \B_REG|registrador~92_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(31) <= NOT \B_REG|registrador_rtl_1_bypass\(31);
\B_REG|ALT_INV_registrador~91_q\ <= NOT \B_REG|registrador~91_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(30) <= NOT \B_REG|registrador_rtl_1_bypass\(30);
\B_REG|ALT_INV_registrador~90_q\ <= NOT \B_REG|registrador~90_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(29) <= NOT \B_REG|registrador_rtl_1_bypass\(29);
\B_REG|ALT_INV_registrador~89_q\ <= NOT \B_REG|registrador~89_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(28) <= NOT \B_REG|registrador_rtl_1_bypass\(28);
\B_REG|ALT_INV_registrador~88_q\ <= NOT \B_REG|registrador~88_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(27) <= NOT \B_REG|registrador_rtl_1_bypass\(27);
\B_REG|ALT_INV_registrador~87_q\ <= NOT \B_REG|registrador~87_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(26) <= NOT \B_REG|registrador_rtl_1_bypass\(26);
\B_REG|ALT_INV_registrador~86_q\ <= NOT \B_REG|registrador~86_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(25) <= NOT \B_REG|registrador_rtl_1_bypass\(25);
\B_REG|ALT_INV_registrador~85_q\ <= NOT \B_REG|registrador~85_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(24) <= NOT \B_REG|registrador_rtl_1_bypass\(24);
\B_REG|ALT_INV_registrador~84_q\ <= NOT \B_REG|registrador~84_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(23) <= NOT \B_REG|registrador_rtl_1_bypass\(23);
\B_REG|ALT_INV_registrador~83_q\ <= NOT \B_REG|registrador~83_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(22) <= NOT \B_REG|registrador_rtl_1_bypass\(22);
\B_REG|ALT_INV_registrador~82_q\ <= NOT \B_REG|registrador~82_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(21) <= NOT \B_REG|registrador_rtl_1_bypass\(21);
\B_REG|ALT_INV_registrador~81_q\ <= NOT \B_REG|registrador~81_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(20) <= NOT \B_REG|registrador_rtl_1_bypass\(20);
\B_REG|ALT_INV_registrador~80_q\ <= NOT \B_REG|registrador~80_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(19) <= NOT \B_REG|registrador_rtl_1_bypass\(19);
\B_REG|ALT_INV_registrador~79_q\ <= NOT \B_REG|registrador~79_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(18) <= NOT \B_REG|registrador_rtl_1_bypass\(18);
\B_REG|ALT_INV_registrador~78_q\ <= NOT \B_REG|registrador~78_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(17) <= NOT \B_REG|registrador_rtl_1_bypass\(17);
\B_REG|ALT_INV_registrador~77_q\ <= NOT \B_REG|registrador~77_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(16) <= NOT \B_REG|registrador_rtl_1_bypass\(16);
\B_REG|ALT_INV_registrador~76_q\ <= NOT \B_REG|registrador~76_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(15) <= NOT \B_REG|registrador_rtl_1_bypass\(15);
\B_REG|ALT_INV_registrador~75_q\ <= NOT \B_REG|registrador~75_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(14) <= NOT \B_REG|registrador_rtl_1_bypass\(14);
\B_REG|ALT_INV_registrador~74_q\ <= NOT \B_REG|registrador~74_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(13) <= NOT \B_REG|registrador_rtl_1_bypass\(13);
\B_REG|ALT_INV_registrador~73_q\ <= NOT \B_REG|registrador~73_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(12) <= NOT \B_REG|registrador_rtl_1_bypass\(12);
\REG_ID_EX|ALT_INV_DOUT[83]~1_combout\ <= NOT \REG_ID_EX|DOUT[83]~1_combout\;
\REG_ID_EX|ALT_INV_DOUT[83]~0_combout\ <= NOT \REG_ID_EX|DOUT[83]~0_combout\;
\B_REG|ALT_INV_Equal8~1_combout\ <= NOT \B_REG|Equal8~1_combout\;
\B_REG|ALT_INV_Equal8~0_combout\ <= NOT \B_REG|Equal8~0_combout\;
\B_REG|ALT_INV_registrador~109_combout\ <= NOT \B_REG|registrador~109_combout\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(8) <= NOT \B_REG|registrador_rtl_1_bypass\(8);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(7) <= NOT \B_REG|registrador_rtl_1_bypass\(7);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(6) <= NOT \B_REG|registrador_rtl_1_bypass\(6);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(5) <= NOT \B_REG|registrador_rtl_1_bypass\(5);
\B_REG|ALT_INV_registrador~108_combout\ <= NOT \B_REG|registrador~108_combout\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(9) <= NOT \B_REG|registrador_rtl_1_bypass\(9);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(2) <= NOT \B_REG|registrador_rtl_1_bypass\(2);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(1) <= NOT \B_REG|registrador_rtl_1_bypass\(1);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(0) <= NOT \B_REG|registrador_rtl_1_bypass\(0);
\B_REG|ALT_INV_registrador~71_q\ <= NOT \B_REG|registrador~71_q\;
\B_REG|ALT_INV_registrador~107_combout\ <= NOT \B_REG|registrador~107_combout\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(4) <= NOT \B_REG|registrador_rtl_1_bypass\(4);
\B_REG|ALT_INV_registrador_rtl_1_bypass\(3) <= NOT \B_REG|registrador_rtl_1_bypass\(3);
\B_REG|ALT_INV_registrador~72_q\ <= NOT \B_REG|registrador~72_q\;
\B_REG|ALT_INV_registrador_rtl_1_bypass\(11) <= NOT \B_REG|registrador_rtl_1_bypass\(11);
\UNI_CTRL|ALT_INV_Equal10~0_combout\ <= NOT \UNI_CTRL|Equal10~0_combout\;
\UNI_CTRL|ALT_INV_Equal9~0_combout\ <= NOT \UNI_CTRL|Equal9~0_combout\;
\R_EX_MEM|ALT_INV_DOUT\(95) <= NOT \R_EX_MEM|DOUT\(95);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(42) <= NOT \B_REG|registrador_rtl_0_bypass\(42);
\B_REG|ALT_INV_registrador~70_q\ <= NOT \B_REG|registrador~70_q\;
\R_EX_MEM|ALT_INV_DOUT\(94) <= NOT \R_EX_MEM|DOUT\(94);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(41) <= NOT \B_REG|registrador_rtl_0_bypass\(41);
\B_REG|ALT_INV_registrador~69_q\ <= NOT \B_REG|registrador~69_q\;
\R_EX_MEM|ALT_INV_DOUT\(93) <= NOT \R_EX_MEM|DOUT\(93);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(40) <= NOT \B_REG|registrador_rtl_0_bypass\(40);
\B_REG|ALT_INV_registrador~68_q\ <= NOT \B_REG|registrador~68_q\;
\M_JMP|ALT_INV_saida_MUX[31]~0_combout\ <= NOT \M_JMP|saida_MUX[31]~0_combout\;
\R_EX_MEM|ALT_INV_DOUT\(92) <= NOT \R_EX_MEM|DOUT\(92);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(39) <= NOT \B_REG|registrador_rtl_0_bypass\(39);
\B_REG|ALT_INV_registrador~67_q\ <= NOT \B_REG|registrador~67_q\;
\R_EX_MEM|ALT_INV_DOUT\(91) <= NOT \R_EX_MEM|DOUT\(91);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(38) <= NOT \B_REG|registrador_rtl_0_bypass\(38);
\B_REG|ALT_INV_registrador~66_q\ <= NOT \B_REG|registrador~66_q\;
\R_EX_MEM|ALT_INV_DOUT\(90) <= NOT \R_EX_MEM|DOUT\(90);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(37) <= NOT \B_REG|registrador_rtl_0_bypass\(37);
\B_REG|ALT_INV_registrador~65_q\ <= NOT \B_REG|registrador~65_q\;
\R_EX_MEM|ALT_INV_DOUT\(89) <= NOT \R_EX_MEM|DOUT\(89);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(36) <= NOT \B_REG|registrador_rtl_0_bypass\(36);
\B_REG|ALT_INV_registrador~64_q\ <= NOT \B_REG|registrador~64_q\;
\R_EX_MEM|ALT_INV_DOUT\(88) <= NOT \R_EX_MEM|DOUT\(88);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(35) <= NOT \B_REG|registrador_rtl_0_bypass\(35);
\B_REG|ALT_INV_registrador~63_q\ <= NOT \B_REG|registrador~63_q\;
\R_EX_MEM|ALT_INV_DOUT\(87) <= NOT \R_EX_MEM|DOUT\(87);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(34) <= NOT \B_REG|registrador_rtl_0_bypass\(34);
\B_REG|ALT_INV_registrador~62_q\ <= NOT \B_REG|registrador~62_q\;
\M_PROX_PC|ALT_INV_saida_MUX[22]~22_combout\ <= NOT \M_PROX_PC|saida_MUX[22]~22_combout\;
\R_EX_MEM|ALT_INV_DOUT\(86) <= NOT \R_EX_MEM|DOUT\(86);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(33) <= NOT \B_REG|registrador_rtl_0_bypass\(33);
\B_REG|ALT_INV_registrador~61_q\ <= NOT \B_REG|registrador~61_q\;
\R_EX_MEM|ALT_INV_DOUT\(85) <= NOT \R_EX_MEM|DOUT\(85);
\REG_IF_ID|ALT_INV_DOUT\(51) <= NOT \REG_IF_ID|DOUT\(51);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(32) <= NOT \B_REG|registrador_rtl_0_bypass\(32);
\B_REG|ALT_INV_registrador~60_q\ <= NOT \B_REG|registrador~60_q\;
\R_EX_MEM|ALT_INV_DOUT\(84) <= NOT \R_EX_MEM|DOUT\(84);
\REG_IF_ID|ALT_INV_DOUT\(50) <= NOT \REG_IF_ID|DOUT\(50);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(31) <= NOT \B_REG|registrador_rtl_0_bypass\(31);
\B_REG|ALT_INV_registrador~59_q\ <= NOT \B_REG|registrador~59_q\;
\R_EX_MEM|ALT_INV_DOUT\(83) <= NOT \R_EX_MEM|DOUT\(83);
\REG_IF_ID|ALT_INV_DOUT\(49) <= NOT \REG_IF_ID|DOUT\(49);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(30) <= NOT \B_REG|registrador_rtl_0_bypass\(30);
\B_REG|ALT_INV_registrador~58_q\ <= NOT \B_REG|registrador~58_q\;
\R_EX_MEM|ALT_INV_DOUT\(82) <= NOT \R_EX_MEM|DOUT\(82);
\REG_IF_ID|ALT_INV_DOUT\(48) <= NOT \REG_IF_ID|DOUT\(48);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(29) <= NOT \B_REG|registrador_rtl_0_bypass\(29);
\B_REG|ALT_INV_registrador~57_q\ <= NOT \B_REG|registrador~57_q\;
\R_EX_MEM|ALT_INV_DOUT\(81) <= NOT \R_EX_MEM|DOUT\(81);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(28) <= NOT \B_REG|registrador_rtl_0_bypass\(28);
\B_REG|ALT_INV_registrador~56_q\ <= NOT \B_REG|registrador~56_q\;
\R_EX_MEM|ALT_INV_DOUT\(80) <= NOT \R_EX_MEM|DOUT\(80);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(27) <= NOT \B_REG|registrador_rtl_0_bypass\(27);
\B_REG|ALT_INV_registrador~55_q\ <= NOT \B_REG|registrador~55_q\;
\R_EX_MEM|ALT_INV_DOUT\(79) <= NOT \R_EX_MEM|DOUT\(79);
\B_REG|ALT_INV_saidaA[15]~33_combout\ <= NOT \B_REG|saidaA[15]~33_combout\;
\B_REG|ALT_INV_saidaA[15]~32_combout\ <= NOT \B_REG|saidaA[15]~32_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(26) <= NOT \B_REG|registrador_rtl_0_bypass\(26);
\B_REG|ALT_INV_registrador~54_q\ <= NOT \B_REG|registrador~54_q\;
\R_EX_MEM|ALT_INV_DOUT\(78) <= NOT \R_EX_MEM|DOUT\(78);
\REG_IF_ID|ALT_INV_DOUT\(44) <= NOT \REG_IF_ID|DOUT\(44);
\B_REG|ALT_INV_saidaA[14]~31_combout\ <= NOT \B_REG|saidaA[14]~31_combout\;
\B_REG|ALT_INV_saidaA[14]~30_combout\ <= NOT \B_REG|saidaA[14]~30_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(25) <= NOT \B_REG|registrador_rtl_0_bypass\(25);
\B_REG|ALT_INV_registrador~53_q\ <= NOT \B_REG|registrador~53_q\;
\R_EX_MEM|ALT_INV_DOUT\(77) <= NOT \R_EX_MEM|DOUT\(77);
\B_REG|ALT_INV_saidaA[13]~29_combout\ <= NOT \B_REG|saidaA[13]~29_combout\;
\B_REG|ALT_INV_saidaA[13]~28_combout\ <= NOT \B_REG|saidaA[13]~28_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(24) <= NOT \B_REG|registrador_rtl_0_bypass\(24);
\B_REG|ALT_INV_registrador~52_q\ <= NOT \B_REG|registrador~52_q\;
\R_EX_MEM|ALT_INV_DOUT\(76) <= NOT \R_EX_MEM|DOUT\(76);
\B_REG|ALT_INV_saidaA[12]~27_combout\ <= NOT \B_REG|saidaA[12]~27_combout\;
\B_REG|ALT_INV_saidaA[12]~26_combout\ <= NOT \B_REG|saidaA[12]~26_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(23) <= NOT \B_REG|registrador_rtl_0_bypass\(23);
\B_REG|ALT_INV_registrador~51_q\ <= NOT \B_REG|registrador~51_q\;
\R_EX_MEM|ALT_INV_DOUT\(75) <= NOT \R_EX_MEM|DOUT\(75);
\B_REG|ALT_INV_saidaA[11]~25_combout\ <= NOT \B_REG|saidaA[11]~25_combout\;
\B_REG|ALT_INV_saidaA[11]~24_combout\ <= NOT \B_REG|saidaA[11]~24_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(22) <= NOT \B_REG|registrador_rtl_0_bypass\(22);
\B_REG|ALT_INV_registrador~50_q\ <= NOT \B_REG|registrador~50_q\;
\R_EX_MEM|ALT_INV_DOUT\(74) <= NOT \R_EX_MEM|DOUT\(74);
\B_REG|ALT_INV_saidaA[10]~23_combout\ <= NOT \B_REG|saidaA[10]~23_combout\;
\B_REG|ALT_INV_saidaA[10]~22_combout\ <= NOT \B_REG|saidaA[10]~22_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(21) <= NOT \B_REG|registrador_rtl_0_bypass\(21);
\B_REG|ALT_INV_registrador~49_q\ <= NOT \B_REG|registrador~49_q\;
\R_EX_MEM|ALT_INV_DOUT\(73) <= NOT \R_EX_MEM|DOUT\(73);
\REG_IF_ID|ALT_INV_DOUT\(47) <= NOT \REG_IF_ID|DOUT\(47);
\B_REG|ALT_INV_saidaA[9]~21_combout\ <= NOT \B_REG|saidaA[9]~21_combout\;
\B_REG|ALT_INV_saidaA[9]~20_combout\ <= NOT \B_REG|saidaA[9]~20_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(20) <= NOT \B_REG|registrador_rtl_0_bypass\(20);
\B_REG|ALT_INV_registrador~48_q\ <= NOT \B_REG|registrador~48_q\;
\R_EX_MEM|ALT_INV_DOUT\(72) <= NOT \R_EX_MEM|DOUT\(72);
\B_REG|ALT_INV_saidaA[8]~19_combout\ <= NOT \B_REG|saidaA[8]~19_combout\;
\B_REG|ALT_INV_saidaA[8]~18_combout\ <= NOT \B_REG|saidaA[8]~18_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(19) <= NOT \B_REG|registrador_rtl_0_bypass\(19);
\B_REG|ALT_INV_registrador~47_q\ <= NOT \B_REG|registrador~47_q\;
\R_EX_MEM|ALT_INV_DOUT\(71) <= NOT \R_EX_MEM|DOUT\(71);
\B_REG|ALT_INV_saidaA[7]~17_combout\ <= NOT \B_REG|saidaA[7]~17_combout\;
\B_REG|ALT_INV_saidaA[7]~16_combout\ <= NOT \B_REG|saidaA[7]~16_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(18) <= NOT \B_REG|registrador_rtl_0_bypass\(18);
\B_REG|ALT_INV_registrador~46_q\ <= NOT \B_REG|registrador~46_q\;
\R_EX_MEM|ALT_INV_DOUT\(70) <= NOT \R_EX_MEM|DOUT\(70);
\B_REG|ALT_INV_saidaA[6]~15_combout\ <= NOT \B_REG|saidaA[6]~15_combout\;
\B_REG|ALT_INV_saidaA[6]~14_combout\ <= NOT \B_REG|saidaA[6]~14_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(17) <= NOT \B_REG|registrador_rtl_0_bypass\(17);
\B_REG|ALT_INV_registrador~45_q\ <= NOT \B_REG|registrador~45_q\;
\R_EX_MEM|ALT_INV_DOUT\(69) <= NOT \R_EX_MEM|DOUT\(69);
\B_REG|ALT_INV_saidaA[5]~13_combout\ <= NOT \B_REG|saidaA[5]~13_combout\;
\B_REG|ALT_INV_saidaA[5]~12_combout\ <= NOT \B_REG|saidaA[5]~12_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(16) <= NOT \B_REG|registrador_rtl_0_bypass\(16);
\B_REG|ALT_INV_registrador~44_q\ <= NOT \B_REG|registrador~44_q\;
\R_EX_MEM|ALT_INV_DOUT\(68) <= NOT \R_EX_MEM|DOUT\(68);
\B_REG|ALT_INV_saidaA[4]~11_combout\ <= NOT \B_REG|saidaA[4]~11_combout\;
\B_REG|ALT_INV_saidaA[4]~10_combout\ <= NOT \B_REG|saidaA[4]~10_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(15) <= NOT \B_REG|registrador_rtl_0_bypass\(15);
\B_REG|ALT_INV_registrador~43_q\ <= NOT \B_REG|registrador~43_q\;
\R_EX_MEM|ALT_INV_DOUT\(67) <= NOT \R_EX_MEM|DOUT\(67);
\B_REG|ALT_INV_saidaA[3]~9_combout\ <= NOT \B_REG|saidaA[3]~9_combout\;
\B_REG|ALT_INV_saidaA[3]~8_combout\ <= NOT \B_REG|saidaA[3]~8_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(14) <= NOT \B_REG|registrador_rtl_0_bypass\(14);
\B_REG|ALT_INV_registrador~42_q\ <= NOT \B_REG|registrador~42_q\;
\PC|ALT_INV_DOUT[5]~2_combout\ <= NOT \PC|DOUT[5]~2_combout\;
\R_EX_MEM|ALT_INV_DOUT\(66) <= NOT \R_EX_MEM|DOUT\(66);
\B_REG|ALT_INV_saidaA[2]~7_combout\ <= NOT \B_REG|saidaA[2]~7_combout\;
\B_REG|ALT_INV_saidaA[2]~6_combout\ <= NOT \B_REG|saidaA[2]~6_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(13) <= NOT \B_REG|registrador_rtl_0_bypass\(13);
\B_REG|ALT_INV_registrador~41_q\ <= NOT \B_REG|registrador~41_q\;
\B_REG|ALT_INV_saidaA[1]~5_combout\ <= NOT \B_REG|saidaA[1]~5_combout\;
\B_REG|ALT_INV_saidaA[1]~4_combout\ <= NOT \B_REG|saidaA[1]~4_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(12) <= NOT \B_REG|registrador_rtl_0_bypass\(12);
\B_REG|ALT_INV_registrador~40_q\ <= NOT \B_REG|registrador~40_q\;
\R_EX_MEM|ALT_INV_DOUT\(65) <= NOT \R_EX_MEM|DOUT\(65);
\R_EX_MEM|ALT_INV_DOUT\(171) <= NOT \R_EX_MEM|DOUT\(171);
\R_EX_MEM|ALT_INV_DOUT\(172) <= NOT \R_EX_MEM|DOUT\(172);
\R_EX_MEM|ALT_INV_DOUT\(170) <= NOT \R_EX_MEM|DOUT\(170);
\UNI_CTRL|ALT_INV_Equal3~0_combout\ <= NOT \UNI_CTRL|Equal3~0_combout\;
\UNI_CTRL|ALT_INV_Equal1~0_combout\ <= NOT \UNI_CTRL|Equal1~0_combout\;
\gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\ <= NOT \gravar:EDGE_DETECT_RESET|saida~combout\;
\gravar:EDGE_DETECT_RESET|ALT_INV_saidaQ~q\ <= NOT \gravar:EDGE_DETECT_RESET|saidaQ~q\;
\B_REG|ALT_INV_saidaA[0]~3_combout\ <= NOT \B_REG|saidaA[0]~3_combout\;
\B_REG|ALT_INV_saidaA[0]~2_combout\ <= NOT \B_REG|saidaA[0]~2_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(11) <= NOT \B_REG|registrador_rtl_0_bypass\(11);
\B_REG|ALT_INV_registrador~39_q\ <= NOT \B_REG|registrador~39_q\;
\B_REG|ALT_INV_saidaA[18]~1_combout\ <= NOT \B_REG|saidaA[18]~1_combout\;
\B_REG|ALT_INV_saidaA[18]~0_combout\ <= NOT \B_REG|saidaA[18]~0_combout\;
\B_REG|ALT_INV_registrador~106_combout\ <= NOT \B_REG|registrador~106_combout\;
\B_REG|ALT_INV_registrador~105_combout\ <= NOT \B_REG|registrador~105_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(8) <= NOT \B_REG|registrador_rtl_0_bypass\(8);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(7) <= NOT \B_REG|registrador_rtl_0_bypass\(7);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(6) <= NOT \B_REG|registrador_rtl_0_bypass\(6);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(5) <= NOT \B_REG|registrador_rtl_0_bypass\(5);
\B_REG|ALT_INV_registrador~104_combout\ <= NOT \B_REG|registrador~104_combout\;
\B_REG|ALT_INV_registrador_rtl_0_bypass\(4) <= NOT \B_REG|registrador_rtl_0_bypass\(4);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(3) <= NOT \B_REG|registrador_rtl_0_bypass\(3);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(2) <= NOT \B_REG|registrador_rtl_0_bypass\(2);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(1) <= NOT \B_REG|registrador_rtl_0_bypass\(1);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(0) <= NOT \B_REG|registrador_rtl_0_bypass\(0);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(10) <= NOT \B_REG|registrador_rtl_0_bypass\(10);
\B_REG|ALT_INV_registrador_rtl_0_bypass\(9) <= NOT \B_REG|registrador_rtl_0_bypass\(9);
\B_REG|ALT_INV_registrador~38_q\ <= NOT \B_REG|registrador~38_q\;
\B_REG|ALT_INV_Equal5~1_combout\ <= NOT \B_REG|Equal5~1_combout\;
\B_REG|ALT_INV_Equal5~0_combout\ <= NOT \B_REG|Equal5~0_combout\;
\R_MEM_WB|ALT_INV_DOUT\(131) <= NOT \R_MEM_WB|DOUT\(131);
\R_MEM_WB|ALT_INV_DOUT\(130) <= NOT \R_MEM_WB|DOUT\(130);
\R_MEM_WB|ALT_INV_DOUT\(129) <= NOT \R_MEM_WB|DOUT\(129);
\B_REG|ALT_INV_Equal2~0_combout\ <= NOT \B_REG|Equal2~0_combout\;
\REG_IF_ID|ALT_INV_DOUT\(54) <= NOT \REG_IF_ID|DOUT\(54);
\REG_IF_ID|ALT_INV_DOUT\(55) <= NOT \REG_IF_ID|DOUT\(55);
\REG_IF_ID|ALT_INV_DOUT\(56) <= NOT \REG_IF_ID|DOUT\(56);
\R_MEM_WB|ALT_INV_DOUT\(132) <= NOT \R_MEM_WB|DOUT\(132);
\R_MEM_WB|ALT_INV_DOUT\(128) <= NOT \R_MEM_WB|DOUT\(128);
\REG_IF_ID|ALT_INV_DOUT\(53) <= NOT \REG_IF_ID|DOUT\(53);
\REG_IF_ID|ALT_INV_DOUT\(57) <= NOT \REG_IF_ID|DOUT\(57);
\PC|ALT_INV_DOUT[5]~0_combout\ <= NOT \PC|DOUT[5]~0_combout\;
\UNI_CTRL|ALT_INV_pControle\(13) <= NOT \UNI_CTRL|pControle\(13);
\UNI_CTRL|ALT_INV_pControle[13]~0_combout\ <= NOT \UNI_CTRL|pControle[13]~0_combout\;
\REG_IF_ID|ALT_INV_DOUT\(32) <= NOT \REG_IF_ID|DOUT\(32);
\REG_IF_ID|ALT_INV_DOUT\(33) <= NOT \REG_IF_ID|DOUT\(33);
\REG_IF_ID|ALT_INV_DOUT\(34) <= NOT \REG_IF_ID|DOUT\(34);
\REG_IF_ID|ALT_INV_DOUT\(35) <= NOT \REG_IF_ID|DOUT\(35);
\REG_IF_ID|ALT_INV_DOUT\(37) <= NOT \REG_IF_ID|DOUT\(37);
\REG_IF_ID|ALT_INV_DOUT\(42) <= NOT \REG_IF_ID|DOUT\(42);
\REG_IF_ID|ALT_INV_DOUT\(59) <= NOT \REG_IF_ID|DOUT\(59);
\REG_IF_ID|ALT_INV_DOUT\(61) <= NOT \REG_IF_ID|DOUT\(61);
\REG_IF_ID|ALT_INV_DOUT\(63) <= NOT \REG_IF_ID|DOUT\(63);
\R_EX_MEM|ALT_INV_DOUT\(64) <= NOT \R_EX_MEM|DOUT\(64);
\M_HEX|ALT_INV_saida_MUX[22]~33_combout\ <= NOT \M_HEX|saida_MUX[22]~33_combout\;
\M_HEX|ALT_INV_saida_MUX[21]~32_combout\ <= NOT \M_HEX|saida_MUX[21]~32_combout\;
\M_HEX|ALT_INV_saida_MUX[23]~31_combout\ <= NOT \M_HEX|saida_MUX[23]~31_combout\;
\M_HEX|ALT_INV_saida_MUX[20]~30_combout\ <= NOT \M_HEX|saida_MUX[20]~30_combout\;
\M_HEX|ALT_INV_saida_MUX[18]~29_combout\ <= NOT \M_HEX|saida_MUX[18]~29_combout\;
\M_HEX|ALT_INV_saida_MUX[17]~28_combout\ <= NOT \M_HEX|saida_MUX[17]~28_combout\;
\M_HEX|ALT_INV_saida_MUX[19]~27_combout\ <= NOT \M_HEX|saida_MUX[19]~27_combout\;
\M_HEX|ALT_INV_saida_MUX[16]~26_combout\ <= NOT \M_HEX|saida_MUX[16]~26_combout\;
\M_HEX|ALT_INV_saida_MUX[14]~25_combout\ <= NOT \M_HEX|saida_MUX[14]~25_combout\;
\M_HEX|ALT_INV_saida_MUX[13]~24_combout\ <= NOT \M_HEX|saida_MUX[13]~24_combout\;
\M_HEX|ALT_INV_saida_MUX[15]~23_combout\ <= NOT \M_HEX|saida_MUX[15]~23_combout\;
\M_HEX|ALT_INV_saida_MUX[12]~22_combout\ <= NOT \M_HEX|saida_MUX[12]~22_combout\;
\M_HEX|ALT_INV_saida_MUX[10]~21_combout\ <= NOT \M_HEX|saida_MUX[10]~21_combout\;
\M_HEX|ALT_INV_saida_MUX[9]~20_combout\ <= NOT \M_HEX|saida_MUX[9]~20_combout\;
\M_HEX|ALT_INV_saida_MUX[11]~19_combout\ <= NOT \M_HEX|saida_MUX[11]~19_combout\;
\M_HEX|ALT_INV_saida_MUX[8]~18_combout\ <= NOT \M_HEX|saida_MUX[8]~18_combout\;
\M_HEX|ALT_INV_saida_MUX[6]~17_combout\ <= NOT \M_HEX|saida_MUX[6]~17_combout\;
\M_HEX|ALT_INV_saida_MUX[5]~16_combout\ <= NOT \M_HEX|saida_MUX[5]~16_combout\;
\M_HEX|ALT_INV_saida_MUX[7]~15_combout\ <= NOT \M_HEX|saida_MUX[7]~15_combout\;
\M_HEX|ALT_INV_saida_MUX[4]~14_combout\ <= NOT \M_HEX|saida_MUX[4]~14_combout\;
\M_HEX|ALT_INV_saida_MUX[0]~13_combout\ <= NOT \M_HEX|saida_MUX[0]~13_combout\;
\M_HEX|ALT_INV_saida_MUX[1]~12_combout\ <= NOT \M_HEX|saida_MUX[1]~12_combout\;
\M_HEX|ALT_INV_saida_MUX[2]~11_combout\ <= NOT \M_HEX|saida_MUX[2]~11_combout\;
\M_HEX|ALT_INV_saida_MUX[0]~10_combout\ <= NOT \M_HEX|saida_MUX[0]~10_combout\;
\M_HEX|ALT_INV_saida_MUX[3]~9_combout\ <= NOT \M_HEX|saida_MUX[3]~9_combout\;
\M_HEX|ALT_INV_saida_MUX[1]~8_combout\ <= NOT \M_HEX|saida_MUX[1]~8_combout\;
\M_BEQ|ALT_INV_saida_MUX~0_combout\ <= NOT \M_BEQ|saida_MUX~0_combout\;
\ULA|ALT_INV_Equal0~8_combout\ <= NOT \ULA|Equal0~8_combout\;
\ULA|ALT_INV_Equal0~7_combout\ <= NOT \ULA|Equal0~7_combout\;
\ULA|ALT_INV_Equal0~6_combout\ <= NOT \ULA|Equal0~6_combout\;
\ULA|ALT_INV_Equal0~5_combout\ <= NOT \ULA|Equal0~5_combout\;
\ULA|ALT_INV_Equal0~4_combout\ <= NOT \ULA|Equal0~4_combout\;
\ULA|ALT_INV_Equal0~3_combout\ <= NOT \ULA|Equal0~3_combout\;
\ULA|ALT_INV_Equal0~2_combout\ <= NOT \ULA|Equal0~2_combout\;
\ULA|ALT_INV_Equal0~1_combout\ <= NOT \ULA|Equal0~1_combout\;
\ULA|ALT_INV_Equal0~0_combout\ <= NOT \ULA|Equal0~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(163) <= NOT \REG_ID_EX|DOUT\(163);
\M_DD_ESCR|ALT_INV_saida_MUX[31]~31_combout\ <= NOT \M_DD_ESCR|saida_MUX[31]~31_combout\;
\R_MEM_WB|ALT_INV_DOUT\(95) <= NOT \R_MEM_WB|DOUT\(95);
\R_MEM_WB|ALT_INV_DOUT\(127) <= NOT \R_MEM_WB|DOUT\(127);
\R_MEM_WB|ALT_INV_DOUT\(31) <= NOT \R_MEM_WB|DOUT\(31);
\M_DD_ESCR|ALT_INV_saida_MUX[30]~30_combout\ <= NOT \M_DD_ESCR|saida_MUX[30]~30_combout\;
\R_MEM_WB|ALT_INV_DOUT\(94) <= NOT \R_MEM_WB|DOUT\(94);
\R_MEM_WB|ALT_INV_DOUT\(126) <= NOT \R_MEM_WB|DOUT\(126);
\R_MEM_WB|ALT_INV_DOUT\(62) <= NOT \R_MEM_WB|DOUT\(62);
\R_MEM_WB|ALT_INV_DOUT\(30) <= NOT \R_MEM_WB|DOUT\(30);
\M_DD_ESCR|ALT_INV_saida_MUX[29]~29_combout\ <= NOT \M_DD_ESCR|saida_MUX[29]~29_combout\;
\R_MEM_WB|ALT_INV_DOUT\(93) <= NOT \R_MEM_WB|DOUT\(93);
\R_MEM_WB|ALT_INV_DOUT\(125) <= NOT \R_MEM_WB|DOUT\(125);
\R_MEM_WB|ALT_INV_DOUT\(61) <= NOT \R_MEM_WB|DOUT\(61);
\R_MEM_WB|ALT_INV_DOUT\(29) <= NOT \R_MEM_WB|DOUT\(29);
\M_DD_ESCR|ALT_INV_saida_MUX[28]~28_combout\ <= NOT \M_DD_ESCR|saida_MUX[28]~28_combout\;
\R_MEM_WB|ALT_INV_DOUT\(92) <= NOT \R_MEM_WB|DOUT\(92);
\R_MEM_WB|ALT_INV_DOUT\(124) <= NOT \R_MEM_WB|DOUT\(124);
\R_MEM_WB|ALT_INV_DOUT\(60) <= NOT \R_MEM_WB|DOUT\(60);
\R_MEM_WB|ALT_INV_DOUT\(28) <= NOT \R_MEM_WB|DOUT\(28);
\M_DD_ESCR|ALT_INV_saida_MUX[27]~27_combout\ <= NOT \M_DD_ESCR|saida_MUX[27]~27_combout\;
\R_MEM_WB|ALT_INV_DOUT\(91) <= NOT \R_MEM_WB|DOUT\(91);
\R_MEM_WB|ALT_INV_DOUT\(123) <= NOT \R_MEM_WB|DOUT\(123);
\R_MEM_WB|ALT_INV_DOUT\(59) <= NOT \R_MEM_WB|DOUT\(59);
\R_MEM_WB|ALT_INV_DOUT\(27) <= NOT \R_MEM_WB|DOUT\(27);
\M_DD_ESCR|ALT_INV_saida_MUX[26]~26_combout\ <= NOT \M_DD_ESCR|saida_MUX[26]~26_combout\;
\R_MEM_WB|ALT_INV_DOUT\(90) <= NOT \R_MEM_WB|DOUT\(90);
\R_MEM_WB|ALT_INV_DOUT\(122) <= NOT \R_MEM_WB|DOUT\(122);
\R_MEM_WB|ALT_INV_DOUT\(26) <= NOT \R_MEM_WB|DOUT\(26);
\M_DD_ESCR|ALT_INV_saida_MUX[25]~25_combout\ <= NOT \M_DD_ESCR|saida_MUX[25]~25_combout\;
\R_MEM_WB|ALT_INV_DOUT\(89) <= NOT \R_MEM_WB|DOUT\(89);
\R_MEM_WB|ALT_INV_DOUT\(121) <= NOT \R_MEM_WB|DOUT\(121);
\R_MEM_WB|ALT_INV_DOUT\(25) <= NOT \R_MEM_WB|DOUT\(25);
\M_DD_ESCR|ALT_INV_saida_MUX[24]~24_combout\ <= NOT \M_DD_ESCR|saida_MUX[24]~24_combout\;
\R_MEM_WB|ALT_INV_DOUT\(88) <= NOT \R_MEM_WB|DOUT\(88);
\R_MEM_WB|ALT_INV_DOUT\(120) <= NOT \R_MEM_WB|DOUT\(120);
\R_MEM_WB|ALT_INV_DOUT\(24) <= NOT \R_MEM_WB|DOUT\(24);
\M_DD_ESCR|ALT_INV_saida_MUX[23]~23_combout\ <= NOT \M_DD_ESCR|saida_MUX[23]~23_combout\;
\R_MEM_WB|ALT_INV_DOUT\(87) <= NOT \R_MEM_WB|DOUT\(87);
\R_MEM_WB|ALT_INV_DOUT\(119) <= NOT \R_MEM_WB|DOUT\(119);
\R_MEM_WB|ALT_INV_DOUT\(63) <= NOT \R_MEM_WB|DOUT\(63);
\R_MEM_WB|ALT_INV_DOUT\(23) <= NOT \R_MEM_WB|DOUT\(23);
\M_DD_ESCR|ALT_INV_saida_MUX[22]~22_combout\ <= NOT \M_DD_ESCR|saida_MUX[22]~22_combout\;
\R_MEM_WB|ALT_INV_DOUT\(86) <= NOT \R_MEM_WB|DOUT\(86);
\R_MEM_WB|ALT_INV_DOUT\(118) <= NOT \R_MEM_WB|DOUT\(118);
\R_MEM_WB|ALT_INV_DOUT\(22) <= NOT \R_MEM_WB|DOUT\(22);
\M_DD_ESCR|ALT_INV_saida_MUX[21]~21_combout\ <= NOT \M_DD_ESCR|saida_MUX[21]~21_combout\;
\R_MEM_WB|ALT_INV_DOUT\(85) <= NOT \R_MEM_WB|DOUT\(85);
\R_MEM_WB|ALT_INV_DOUT\(117) <= NOT \R_MEM_WB|DOUT\(117);
\R_MEM_WB|ALT_INV_DOUT\(53) <= NOT \R_MEM_WB|DOUT\(53);
\R_MEM_WB|ALT_INV_DOUT\(21) <= NOT \R_MEM_WB|DOUT\(21);
\M_DD_ESCR|ALT_INV_saida_MUX[20]~20_combout\ <= NOT \M_DD_ESCR|saida_MUX[20]~20_combout\;
\R_MEM_WB|ALT_INV_DOUT\(84) <= NOT \R_MEM_WB|DOUT\(84);
\R_MEM_WB|ALT_INV_DOUT\(116) <= NOT \R_MEM_WB|DOUT\(116);
\R_MEM_WB|ALT_INV_DOUT\(58) <= NOT \R_MEM_WB|DOUT\(58);
\R_MEM_WB|ALT_INV_DOUT\(20) <= NOT \R_MEM_WB|DOUT\(20);
\M_DD_ESCR|ALT_INV_saida_MUX[19]~19_combout\ <= NOT \M_DD_ESCR|saida_MUX[19]~19_combout\;
\R_MEM_WB|ALT_INV_DOUT\(83) <= NOT \R_MEM_WB|DOUT\(83);
\R_MEM_WB|ALT_INV_DOUT\(115) <= NOT \R_MEM_WB|DOUT\(115);
\R_MEM_WB|ALT_INV_DOUT\(51) <= NOT \R_MEM_WB|DOUT\(51);
\R_MEM_WB|ALT_INV_DOUT\(19) <= NOT \R_MEM_WB|DOUT\(19);
\M_DD_ESCR|ALT_INV_saida_MUX[18]~18_combout\ <= NOT \M_DD_ESCR|saida_MUX[18]~18_combout\;
\R_MEM_WB|ALT_INV_DOUT\(82) <= NOT \R_MEM_WB|DOUT\(82);
\R_MEM_WB|ALT_INV_DOUT\(114) <= NOT \R_MEM_WB|DOUT\(114);
\R_MEM_WB|ALT_INV_DOUT\(50) <= NOT \R_MEM_WB|DOUT\(50);
\R_MEM_WB|ALT_INV_DOUT\(18) <= NOT \R_MEM_WB|DOUT\(18);
\M_DD_ESCR|ALT_INV_saida_MUX[17]~17_combout\ <= NOT \M_DD_ESCR|saida_MUX[17]~17_combout\;
\R_MEM_WB|ALT_INV_DOUT\(81) <= NOT \R_MEM_WB|DOUT\(81);
\R_MEM_WB|ALT_INV_DOUT\(113) <= NOT \R_MEM_WB|DOUT\(113);
\R_MEM_WB|ALT_INV_DOUT\(49) <= NOT \R_MEM_WB|DOUT\(49);
\R_MEM_WB|ALT_INV_DOUT\(17) <= NOT \R_MEM_WB|DOUT\(17);
\M_DD_ESCR|ALT_INV_saida_MUX[16]~16_combout\ <= NOT \M_DD_ESCR|saida_MUX[16]~16_combout\;
\R_MEM_WB|ALT_INV_DOUT\(80) <= NOT \R_MEM_WB|DOUT\(80);
\R_MEM_WB|ALT_INV_DOUT\(112) <= NOT \R_MEM_WB|DOUT\(112);
\R_MEM_WB|ALT_INV_DOUT\(48) <= NOT \R_MEM_WB|DOUT\(48);
\R_MEM_WB|ALT_INV_DOUT\(16) <= NOT \R_MEM_WB|DOUT\(16);
\M_DD_ESCR|ALT_INV_saida_MUX[15]~15_combout\ <= NOT \M_DD_ESCR|saida_MUX[15]~15_combout\;
\R_MEM_WB|ALT_INV_DOUT\(15) <= NOT \R_MEM_WB|DOUT\(15);
\R_MEM_WB|ALT_INV_DOUT\(79) <= NOT \R_MEM_WB|DOUT\(79);
\R_MEM_WB|ALT_INV_DOUT\(111) <= NOT \R_MEM_WB|DOUT\(111);
\M_DD_ESCR|ALT_INV_saida_MUX[14]~14_combout\ <= NOT \M_DD_ESCR|saida_MUX[14]~14_combout\;
\R_MEM_WB|ALT_INV_DOUT\(14) <= NOT \R_MEM_WB|DOUT\(14);
\R_MEM_WB|ALT_INV_DOUT\(78) <= NOT \R_MEM_WB|DOUT\(78);
\R_MEM_WB|ALT_INV_DOUT\(110) <= NOT \R_MEM_WB|DOUT\(110);
\M_DD_ESCR|ALT_INV_saida_MUX[13]~13_combout\ <= NOT \M_DD_ESCR|saida_MUX[13]~13_combout\;
\R_MEM_WB|ALT_INV_DOUT\(13) <= NOT \R_MEM_WB|DOUT\(13);
\R_MEM_WB|ALT_INV_DOUT\(77) <= NOT \R_MEM_WB|DOUT\(77);
\R_MEM_WB|ALT_INV_DOUT\(109) <= NOT \R_MEM_WB|DOUT\(109);
\M_DD_ESCR|ALT_INV_saida_MUX[12]~12_combout\ <= NOT \M_DD_ESCR|saida_MUX[12]~12_combout\;
\R_MEM_WB|ALT_INV_DOUT\(12) <= NOT \R_MEM_WB|DOUT\(12);
\R_MEM_WB|ALT_INV_DOUT\(76) <= NOT \R_MEM_WB|DOUT\(76);
\R_MEM_WB|ALT_INV_DOUT\(108) <= NOT \R_MEM_WB|DOUT\(108);
\M_DD_ESCR|ALT_INV_saida_MUX[11]~11_combout\ <= NOT \M_DD_ESCR|saida_MUX[11]~11_combout\;
\R_MEM_WB|ALT_INV_DOUT\(11) <= NOT \R_MEM_WB|DOUT\(11);
\R_MEM_WB|ALT_INV_DOUT\(75) <= NOT \R_MEM_WB|DOUT\(75);
\R_MEM_WB|ALT_INV_DOUT\(107) <= NOT \R_MEM_WB|DOUT\(107);
\M_DD_ESCR|ALT_INV_saida_MUX[10]~10_combout\ <= NOT \M_DD_ESCR|saida_MUX[10]~10_combout\;
\R_MEM_WB|ALT_INV_DOUT\(10) <= NOT \R_MEM_WB|DOUT\(10);
\R_MEM_WB|ALT_INV_DOUT\(74) <= NOT \R_MEM_WB|DOUT\(74);
\R_MEM_WB|ALT_INV_DOUT\(106) <= NOT \R_MEM_WB|DOUT\(106);
\M_DD_ESCR|ALT_INV_saida_MUX[9]~9_combout\ <= NOT \M_DD_ESCR|saida_MUX[9]~9_combout\;
\R_MEM_WB|ALT_INV_DOUT\(9) <= NOT \R_MEM_WB|DOUT\(9);
\R_MEM_WB|ALT_INV_DOUT\(73) <= NOT \R_MEM_WB|DOUT\(73);
\R_MEM_WB|ALT_INV_DOUT\(105) <= NOT \R_MEM_WB|DOUT\(105);
\M_DD_ESCR|ALT_INV_saida_MUX[8]~8_combout\ <= NOT \M_DD_ESCR|saida_MUX[8]~8_combout\;
\R_MEM_WB|ALT_INV_DOUT\(8) <= NOT \R_MEM_WB|DOUT\(8);
\R_MEM_WB|ALT_INV_DOUT\(72) <= NOT \R_MEM_WB|DOUT\(72);
\R_MEM_WB|ALT_INV_DOUT\(104) <= NOT \R_MEM_WB|DOUT\(104);
\M_DD_ESCR|ALT_INV_saida_MUX[7]~7_combout\ <= NOT \M_DD_ESCR|saida_MUX[7]~7_combout\;
\R_MEM_WB|ALT_INV_DOUT\(7) <= NOT \R_MEM_WB|DOUT\(7);
\R_MEM_WB|ALT_INV_DOUT\(71) <= NOT \R_MEM_WB|DOUT\(71);
\R_MEM_WB|ALT_INV_DOUT\(103) <= NOT \R_MEM_WB|DOUT\(103);
\M_DD_ESCR|ALT_INV_saida_MUX[6]~6_combout\ <= NOT \M_DD_ESCR|saida_MUX[6]~6_combout\;
\R_MEM_WB|ALT_INV_DOUT\(6) <= NOT \R_MEM_WB|DOUT\(6);
\R_MEM_WB|ALT_INV_DOUT\(70) <= NOT \R_MEM_WB|DOUT\(70);
\R_MEM_WB|ALT_INV_DOUT\(102) <= NOT \R_MEM_WB|DOUT\(102);
\M_DD_ESCR|ALT_INV_saida_MUX[5]~5_combout\ <= NOT \M_DD_ESCR|saida_MUX[5]~5_combout\;
\R_MEM_WB|ALT_INV_DOUT\(5) <= NOT \R_MEM_WB|DOUT\(5);
\R_MEM_WB|ALT_INV_DOUT\(69) <= NOT \R_MEM_WB|DOUT\(69);
\R_MEM_WB|ALT_INV_DOUT\(101) <= NOT \R_MEM_WB|DOUT\(101);
\M_DD_ESCR|ALT_INV_saida_MUX[4]~4_combout\ <= NOT \M_DD_ESCR|saida_MUX[4]~4_combout\;
\R_MEM_WB|ALT_INV_DOUT\(4) <= NOT \R_MEM_WB|DOUT\(4);
\R_MEM_WB|ALT_INV_DOUT\(68) <= NOT \R_MEM_WB|DOUT\(68);
\R_MEM_WB|ALT_INV_DOUT\(100) <= NOT \R_MEM_WB|DOUT\(100);
\M_DD_ESCR|ALT_INV_saida_MUX[3]~3_combout\ <= NOT \M_DD_ESCR|saida_MUX[3]~3_combout\;
\R_MEM_WB|ALT_INV_DOUT\(3) <= NOT \R_MEM_WB|DOUT\(3);
\R_MEM_WB|ALT_INV_DOUT\(67) <= NOT \R_MEM_WB|DOUT\(67);
\R_MEM_WB|ALT_INV_DOUT\(99) <= NOT \R_MEM_WB|DOUT\(99);
\M_DD_ESCR|ALT_INV_saida_MUX[2]~2_combout\ <= NOT \M_DD_ESCR|saida_MUX[2]~2_combout\;
\R_MEM_WB|ALT_INV_DOUT\(2) <= NOT \R_MEM_WB|DOUT\(2);
\R_MEM_WB|ALT_INV_DOUT\(66) <= NOT \R_MEM_WB|DOUT\(66);
\R_MEM_WB|ALT_INV_DOUT\(98) <= NOT \R_MEM_WB|DOUT\(98);
\M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \M_DD_ESCR|saida_MUX[1]~1_combout\;
\R_MEM_WB|ALT_INV_DOUT\(1) <= NOT \R_MEM_WB|DOUT\(1);
\R_MEM_WB|ALT_INV_DOUT\(65) <= NOT \R_MEM_WB|DOUT\(65);
\R_MEM_WB|ALT_INV_DOUT\(97) <= NOT \R_MEM_WB|DOUT\(97);
\M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \M_DD_ESCR|saida_MUX[0]~0_combout\;
\R_MEM_WB|ALT_INV_DOUT\(0) <= NOT \R_MEM_WB|DOUT\(0);
\R_MEM_WB|ALT_INV_DOUT\(64) <= NOT \R_MEM_WB|DOUT\(64);
\R_MEM_WB|ALT_INV_DOUT\(133) <= NOT \R_MEM_WB|DOUT\(133);
\R_MEM_WB|ALT_INV_DOUT\(134) <= NOT \R_MEM_WB|DOUT\(134);
\R_MEM_WB|ALT_INV_DOUT\(96) <= NOT \R_MEM_WB|DOUT\(96);
\ULA|bit31|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit30|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit29|ALT_INV_cout~combout\ <= NOT \ULA|bit29|cout~combout\;
\ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit29|ALT_INV_cout~0_combout\ <= NOT \ULA|bit29|cout~0_combout\;
\ULA|bit28|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit27|ALT_INV_cout~0_combout\ <= NOT \ULA|bit27|cout~0_combout\;
\ULA|bit26|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit26|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit26|MUX_INV_A|saida_MUX~0_combout\;
\ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit24|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit22|ALT_INV_cout~0_combout\ <= NOT \ULA|bit22|cout~0_combout\;
\ULA|bit21|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit19|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit17|ALT_INV_cout~0_combout\ <= NOT \ULA|bit17|cout~0_combout\;
\ULA|bit16|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit14|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit12|ALT_INV_cout~0_combout\ <= NOT \ULA|bit12|cout~0_combout\;
\ULA|bit11|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit09|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit08|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit08|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit07|ALT_INV_cout~combout\ <= NOT \ULA|bit07|cout~combout\;
\ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit07|ALT_INV_cout~0_combout\ <= NOT \ULA|bit07|cout~0_combout\;
\ULA|bit06|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit05|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit04|ALT_INV_cout~combout\ <= NOT \ULA|bit04|cout~combout\;
\ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit03|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit03|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit02|ALT_INV_cout~combout\ <= NOT \ULA|bit02|cout~combout\;
\ULA|bit02|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit01|ALT_INV_cout~combout\ <= NOT \ULA|bit01|cout~combout\;
\ULA|bit01|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\;
\ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\;
\ULAcntrl|ALT_INV_saida[0]~2_combout\ <= NOT \ULAcntrl|saida[0]~2_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\;
\ULA|bit00|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit00|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit00|MUX_INV_A|saida_MUX~0_combout\;
\ULA|bit31|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(63) <= NOT \REG_ID_EX|DOUT\(63);
\ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\ <= NOT \ULA|bit06|MUX_RESULT|Equal0~0_combout\;
\ULA|bit29|MUX_RESULT|ALT_INV_Equal1~0_combout\ <= NOT \ULA|bit29|MUX_RESULT|Equal1~0_combout\;
\ULA|bit30|ALT_INV_cout~2_combout\ <= NOT \ULA|bit30|cout~2_combout\;
\ULA|bit30|ALT_INV_cout~1_combout\ <= NOT \ULA|bit30|cout~1_combout\;
\ULA|bit30|ALT_INV_cout~0_combout\ <= NOT \ULA|bit30|cout~0_combout\;
\ULA|bit30|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit30|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit30|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(62) <= NOT \REG_ID_EX|DOUT\(62);
\ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit29|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(61) <= NOT \REG_ID_EX|DOUT\(61);
\ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit28|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(60) <= NOT \REG_ID_EX|DOUT\(60);
\ULA|bit27|ALT_INV_cout~combout\ <= NOT \ULA|bit27|cout~combout\;
\ULA|bit27|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(59) <= NOT \REG_ID_EX|DOUT\(59);
\ULA|bit26|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(58) <= NOT \REG_ID_EX|DOUT\(58);
\ULA|bit25|ALT_INV_cout~combout\ <= NOT \ULA|bit25|cout~combout\;
\ULA|bit25|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit25|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit25|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit25|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(57) <= NOT \REG_ID_EX|DOUT\(57);
\ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(56) <= NOT \REG_ID_EX|DOUT\(56);
\ULA|bit23|ALT_INV_cout~2_combout\ <= NOT \ULA|bit23|cout~2_combout\;
\ULA|bit23|ALT_INV_cout~1_combout\ <= NOT \ULA|bit23|cout~1_combout\;
\ULA|bit23|ALT_INV_cout~0_combout\ <= NOT \ULA|bit23|cout~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(55) <= NOT \REG_ID_EX|DOUT\(55);
\ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit22|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(54) <= NOT \REG_ID_EX|DOUT\(54);
\ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit21|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(53) <= NOT \REG_ID_EX|DOUT\(53);
\ULA|bit20|ALT_INV_cout~combout\ <= NOT \ULA|bit20|cout~combout\;
\ULA|bit20|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit20|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit20|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit20|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(52) <= NOT \REG_ID_EX|DOUT\(52);
\ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(51) <= NOT \REG_ID_EX|DOUT\(51);
\ULA|bit18|ALT_INV_cout~2_combout\ <= NOT \ULA|bit18|cout~2_combout\;
\ULA|bit18|ALT_INV_cout~1_combout\ <= NOT \ULA|bit18|cout~1_combout\;
\ULA|bit18|ALT_INV_cout~0_combout\ <= NOT \ULA|bit18|cout~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(50) <= NOT \REG_ID_EX|DOUT\(50);
\ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit17|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(49) <= NOT \REG_ID_EX|DOUT\(49);
\ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(112) <= NOT \REG_ID_EX|DOUT\(112);
\ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit16|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(48) <= NOT \REG_ID_EX|DOUT\(48);
\ULA|bit15|ALT_INV_cout~combout\ <= NOT \ULA|bit15|cout~combout\;
\ULA|bit15|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit15|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit15|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit15|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(47) <= NOT \REG_ID_EX|DOUT\(47);
\ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(194) <= NOT \REG_ID_EX|DOUT\(194);
\ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(46) <= NOT \REG_ID_EX|DOUT\(46);
\ULA|bit13|ALT_INV_cout~2_combout\ <= NOT \ULA|bit13|cout~2_combout\;
\ULA|bit13|ALT_INV_cout~1_combout\ <= NOT \ULA|bit13|cout~1_combout\;
\ULA|bit13|ALT_INV_cout~0_combout\ <= NOT \ULA|bit13|cout~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(193) <= NOT \REG_ID_EX|DOUT\(193);
\REG_ID_EX|ALT_INV_DOUT\(45) <= NOT \REG_ID_EX|DOUT\(45);
\ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(192) <= NOT \REG_ID_EX|DOUT\(192);
\ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit12|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(44) <= NOT \REG_ID_EX|DOUT\(44);
\ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(191) <= NOT \REG_ID_EX|DOUT\(191);
\ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit11|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(43) <= NOT \REG_ID_EX|DOUT\(43);
\ULA|bit10|ALT_INV_cout~combout\ <= NOT \ULA|bit10|cout~combout\;
\ULA|bit10|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit10|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit10|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit10|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(42) <= NOT \REG_ID_EX|DOUT\(42);
\ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(41) <= NOT \REG_ID_EX|DOUT\(41);
\ULA|bit08|ALT_INV_cout~2_combout\ <= NOT \ULA|bit08|cout~2_combout\;
\ULA|bit08|ALT_INV_cout~1_combout\ <= NOT \ULA|bit08|cout~1_combout\;
\ULA|bit08|ALT_INV_cout~0_combout\ <= NOT \ULA|bit08|cout~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(40) <= NOT \REG_ID_EX|DOUT\(40);
\ULA|bit07|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(195) <= NOT \REG_ID_EX|DOUT\(195);
\ULA|bit07|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit07|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(39) <= NOT \REG_ID_EX|DOUT\(39);
\ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit06|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(38) <= NOT \REG_ID_EX|DOUT\(38);
\ULA|bit05|ALT_INV_cout~combout\ <= NOT \ULA|bit05|cout~combout\;
\ULA|bit05|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit05|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit05|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(37) <= NOT \REG_ID_EX|DOUT\(37);
\ULA|bit04|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit04|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit04|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(36) <= NOT \REG_ID_EX|DOUT\(36);
\ULA|bit03|ALT_INV_cout~2_combout\ <= NOT \ULA|bit03|cout~2_combout\;
\ULA|bit03|ALT_INV_cout~1_combout\ <= NOT \ULA|bit03|cout~1_combout\;
\ULA|bit03|ALT_INV_cout~0_combout\ <= NOT \ULA|bit03|cout~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(35) <= NOT \REG_ID_EX|DOUT\(35);
\ULA|bit02|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit02|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit02|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(34) <= NOT \REG_ID_EX|DOUT\(34);
\ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\;
\ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit01|MUX_INV_A|saida_MUX~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(33) <= NOT \REG_ID_EX|DOUT\(33);
\ULA|bit00|ALT_INV_cout~0_combout\ <= NOT \ULA|bit00|cout~0_combout\;
\ULAcntrl|ALT_INV_saida[2]~1_combout\ <= NOT \ULAcntrl|saida[2]~1_combout\;
\REG_ID_EX|ALT_INV_DOUT\(167) <= NOT \REG_ID_EX|DOUT\(167);
\REG_ID_EX|ALT_INV_DOUT\(32) <= NOT \REG_ID_EX|DOUT\(32);
\ULAcntrl|ALT_INV_saida[3]~0_combout\ <= NOT \ULAcntrl|saida[3]~0_combout\;
\ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~0_combout\ <= NOT \ULA|bit00|MUX_RESULT|saida_MUX~0_combout\;
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\;
\REG_ID_EX|ALT_INV_DOUT\(177) <= NOT \REG_ID_EX|DOUT\(177);
\REG_ID_EX|ALT_INV_DOUT\(183) <= NOT \REG_ID_EX|DOUT\(183);
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\;
\REG_ID_EX|ALT_INV_DOUT\(176) <= NOT \REG_ID_EX|DOUT\(176);
\REG_ID_EX|ALT_INV_DOUT\(182) <= NOT \REG_ID_EX|DOUT\(182);
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\;
\REG_ID_EX|ALT_INV_DOUT\(184) <= NOT \REG_ID_EX|DOUT\(184);
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\;
\REG_ID_EX|ALT_INV_DOUT\(174) <= NOT \REG_ID_EX|DOUT\(174);
\REG_ID_EX|ALT_INV_DOUT\(180) <= NOT \REG_ID_EX|DOUT\(180);
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\;
\REG_ID_EX|ALT_INV_DOUT\(175) <= NOT \REG_ID_EX|DOUT\(175);
\REG_ID_EX|ALT_INV_DOUT\(181) <= NOT \REG_ID_EX|DOUT\(181);
\ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\ <= NOT \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\;
\REG_ID_EX|ALT_INV_DOUT\(179) <= NOT \REG_ID_EX|DOUT\(179);
\REG_ID_EX|ALT_INV_DOUT\(166) <= NOT \REG_ID_EX|DOUT\(166);
\REG_ID_EX|ALT_INV_DOUT\(185) <= NOT \REG_ID_EX|DOUT\(185);
\PC|ALT_INV_DOUT\(31) <= NOT \PC|DOUT\(31);
\PC|ALT_INV_DOUT\(30) <= NOT \PC|DOUT\(30);
\PC|ALT_INV_DOUT\(29) <= NOT \PC|DOUT\(29);
\PC|ALT_INV_DOUT\(28) <= NOT \PC|DOUT\(28);
\PC|ALT_INV_DOUT\(27) <= NOT \PC|DOUT\(27);
\PC|ALT_INV_DOUT\(26) <= NOT \PC|DOUT\(26);
\PC|ALT_INV_DOUT\(25) <= NOT \PC|DOUT\(25);
\PC|ALT_INV_DOUT\(24) <= NOT \PC|DOUT\(24);
\PC|ALT_INV_DOUT\(23) <= NOT \PC|DOUT\(23);
\PC|ALT_INV_DOUT\(22) <= NOT \PC|DOUT\(22);
\PC|ALT_INV_DOUT\(21) <= NOT \PC|DOUT\(21);
\PC|ALT_INV_DOUT\(20) <= NOT \PC|DOUT\(20);
\PC|ALT_INV_DOUT\(19) <= NOT \PC|DOUT\(19);
\PC|ALT_INV_DOUT\(18) <= NOT \PC|DOUT\(18);
\PC|ALT_INV_DOUT\(17) <= NOT \PC|DOUT\(17);
\PC|ALT_INV_DOUT\(16) <= NOT \PC|DOUT\(16);
\PC|ALT_INV_DOUT\(15) <= NOT \PC|DOUT\(15);
\PC|ALT_INV_DOUT\(14) <= NOT \PC|DOUT\(14);
\PC|ALT_INV_DOUT\(13) <= NOT \PC|DOUT\(13);
\PC|ALT_INV_DOUT\(12) <= NOT \PC|DOUT\(12);
\PC|ALT_INV_DOUT\(11) <= NOT \PC|DOUT\(11);
\PC|ALT_INV_DOUT\(10) <= NOT \PC|DOUT\(10);
\PC|ALT_INV_DOUT\(9) <= NOT \PC|DOUT\(9);
\PC|ALT_INV_DOUT\(8) <= NOT \PC|DOUT\(8);
\PC|ALT_INV_DOUT\(7) <= NOT \PC|DOUT\(7);
\PC|ALT_INV_DOUT\(6) <= NOT \PC|DOUT\(6);
\PC|ALT_INV_DOUT\(5) <= NOT \PC|DOUT\(5);
\PC|ALT_INV_DOUT\(4) <= NOT \PC|DOUT\(4);
\PC|ALT_INV_DOUT\(3) <= NOT \PC|DOUT\(3);
\PC|ALT_INV_DOUT\(2) <= NOT \PC|DOUT\(2);
\PC|ALT_INV_DOUT\(1) <= NOT \PC|DOUT\(1);
\PC|ALT_INV_DOUT\(0) <= NOT \PC|DOUT\(0);
\B_REG|ALT_INV_saidaA[16]~94_combout\ <= NOT \B_REG|saidaA[16]~94_combout\;
\B_REG|ALT_INV_saidaA[17]~90_combout\ <= NOT \B_REG|saidaA[17]~90_combout\;
\B_REG|ALT_INV_saidaA[18]~86_combout\ <= NOT \B_REG|saidaA[18]~86_combout\;
\B_REG|ALT_INV_saidaA[19]~82_combout\ <= NOT \B_REG|saidaA[19]~82_combout\;
\B_REG|ALT_INV_saidaA[20]~78_combout\ <= NOT \B_REG|saidaA[20]~78_combout\;
\B_REG|ALT_INV_saidaA[21]~74_combout\ <= NOT \B_REG|saidaA[21]~74_combout\;
\B_REG|ALT_INV_saidaA[22]~70_combout\ <= NOT \B_REG|saidaA[22]~70_combout\;
\B_REG|ALT_INV_saidaA[23]~66_combout\ <= NOT \B_REG|saidaA[23]~66_combout\;
\B_REG|ALT_INV_saidaA[24]~62_combout\ <= NOT \B_REG|saidaA[24]~62_combout\;
\B_REG|ALT_INV_saidaA[25]~58_combout\ <= NOT \B_REG|saidaA[25]~58_combout\;
\B_REG|ALT_INV_saidaA[26]~54_combout\ <= NOT \B_REG|saidaA[26]~54_combout\;
\B_REG|ALT_INV_saidaA[27]~50_combout\ <= NOT \B_REG|saidaA[27]~50_combout\;
\B_REG|ALT_INV_saidaA[28]~46_combout\ <= NOT \B_REG|saidaA[28]~46_combout\;
\B_REG|ALT_INV_saidaA[29]~42_combout\ <= NOT \B_REG|saidaA[29]~42_combout\;
\B_REG|ALT_INV_saidaA[30]~38_combout\ <= NOT \B_REG|saidaA[30]~38_combout\;
\B_REG|ALT_INV_saidaA[31]~34_combout\ <= NOT \B_REG|saidaA[31]~34_combout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\;
\B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \B_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\;
\REG_IF_ID|ALT_INV_DOUT\(46) <= NOT \REG_IF_ID|DOUT\(46);
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\;
\REG_IF_ID|ALT_INV_DOUT\(45) <= NOT \REG_IF_ID|DOUT\(45);
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\REG_IF_ID|ALT_INV_DOUT\(43) <= NOT \REG_IF_ID|DOUT\(43);
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \B_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\REG_IF_ID|ALT_INV_DOUT\(58) <= NOT \REG_IF_ID|DOUT\(58);
\REG_IF_ID|ALT_INV_DOUT\(60) <= NOT \REG_IF_ID|DOUT\(60);
\REG_ID_EX|ALT_INV_DOUT\(95) <= NOT \REG_ID_EX|DOUT\(95);
\REG_ID_EX|ALT_INV_DOUT\(94) <= NOT \REG_ID_EX|DOUT\(94);
\REG_ID_EX|ALT_INV_DOUT\(93) <= NOT \REG_ID_EX|DOUT\(93);
\REG_ID_EX|ALT_INV_DOUT\(92) <= NOT \REG_ID_EX|DOUT\(92);
\REG_ID_EX|ALT_INV_DOUT\(91) <= NOT \REG_ID_EX|DOUT\(91);
\REG_ID_EX|ALT_INV_DOUT\(90) <= NOT \REG_ID_EX|DOUT\(90);
\REG_ID_EX|ALT_INV_DOUT\(89) <= NOT \REG_ID_EX|DOUT\(89);
\REG_ID_EX|ALT_INV_DOUT\(88) <= NOT \REG_ID_EX|DOUT\(88);
\REG_ID_EX|ALT_INV_DOUT\(87) <= NOT \REG_ID_EX|DOUT\(87);
\REG_ID_EX|ALT_INV_DOUT\(86) <= NOT \REG_ID_EX|DOUT\(86);
\REG_ID_EX|ALT_INV_DOUT\(85) <= NOT \REG_ID_EX|DOUT\(85);
\REG_ID_EX|ALT_INV_DOUT\(84) <= NOT \REG_ID_EX|DOUT\(84);
\REG_ID_EX|ALT_INV_DOUT\(83) <= NOT \REG_ID_EX|DOUT\(83);
\REG_ID_EX|ALT_INV_DOUT\(82) <= NOT \REG_ID_EX|DOUT\(82);
\REG_ID_EX|ALT_INV_DOUT\(81) <= NOT \REG_ID_EX|DOUT\(81);
\REG_ID_EX|ALT_INV_DOUT\(80) <= NOT \REG_ID_EX|DOUT\(80);
\REG_ID_EX|ALT_INV_DOUT\(79) <= NOT \REG_ID_EX|DOUT\(79);
\REG_ID_EX|ALT_INV_DOUT\(78) <= NOT \REG_ID_EX|DOUT\(78);
\REG_ID_EX|ALT_INV_DOUT\(77) <= NOT \REG_ID_EX|DOUT\(77);
\REG_ID_EX|ALT_INV_DOUT\(76) <= NOT \REG_ID_EX|DOUT\(76);
\REG_ID_EX|ALT_INV_DOUT\(75) <= NOT \REG_ID_EX|DOUT\(75);
\REG_ID_EX|ALT_INV_DOUT\(74) <= NOT \REG_ID_EX|DOUT\(74);
\REG_ID_EX|ALT_INV_DOUT\(73) <= NOT \REG_ID_EX|DOUT\(73);
\REG_ID_EX|ALT_INV_DOUT\(72) <= NOT \REG_ID_EX|DOUT\(72);
\REG_ID_EX|ALT_INV_DOUT\(71) <= NOT \REG_ID_EX|DOUT\(71);
\REG_ID_EX|ALT_INV_DOUT\(70) <= NOT \REG_ID_EX|DOUT\(70);
\REG_ID_EX|ALT_INV_DOUT\(69) <= NOT \REG_ID_EX|DOUT\(69);
\REG_ID_EX|ALT_INV_DOUT\(68) <= NOT \REG_ID_EX|DOUT\(68);
\REG_ID_EX|ALT_INV_DOUT\(67) <= NOT \REG_ID_EX|DOUT\(67);
\REG_ID_EX|ALT_INV_DOUT\(66) <= NOT \REG_ID_EX|DOUT\(66);
\REG_ID_EX|ALT_INV_DOUT\(65) <= NOT \REG_ID_EX|DOUT\(65);
\REG_ID_EX|ALT_INV_DOUT\(64) <= NOT \REG_ID_EX|DOUT\(64);
\INC_PC4|ALT_INV_Add0~117_sumout\ <= NOT \INC_PC4|Add0~117_sumout\;
\INC_PC4|ALT_INV_Add0~113_sumout\ <= NOT \INC_PC4|Add0~113_sumout\;
\INC_PC4|ALT_INV_Add0~109_sumout\ <= NOT \INC_PC4|Add0~109_sumout\;
\INC_PC4|ALT_INV_Add0~105_sumout\ <= NOT \INC_PC4|Add0~105_sumout\;
\INC_PC4|ALT_INV_Add0~101_sumout\ <= NOT \INC_PC4|Add0~101_sumout\;
\INC_PC4|ALT_INV_Add0~97_sumout\ <= NOT \INC_PC4|Add0~97_sumout\;
\INC_PC4|ALT_INV_Add0~93_sumout\ <= NOT \INC_PC4|Add0~93_sumout\;
\INC_PC4|ALT_INV_Add0~89_sumout\ <= NOT \INC_PC4|Add0~89_sumout\;
\INC_PC4|ALT_INV_Add0~85_sumout\ <= NOT \INC_PC4|Add0~85_sumout\;
\INC_PC4|ALT_INV_Add0~81_sumout\ <= NOT \INC_PC4|Add0~81_sumout\;
\INC_PC4|ALT_INV_Add0~77_sumout\ <= NOT \INC_PC4|Add0~77_sumout\;
\INC_PC4|ALT_INV_Add0~73_sumout\ <= NOT \INC_PC4|Add0~73_sumout\;
\INC_PC4|ALT_INV_Add0~69_sumout\ <= NOT \INC_PC4|Add0~69_sumout\;
\INC_PC4|ALT_INV_Add0~65_sumout\ <= NOT \INC_PC4|Add0~65_sumout\;
\INC_PC4|ALT_INV_Add0~61_sumout\ <= NOT \INC_PC4|Add0~61_sumout\;
\INC_PC4|ALT_INV_Add0~57_sumout\ <= NOT \INC_PC4|Add0~57_sumout\;
\INC_PC4|ALT_INV_Add0~53_sumout\ <= NOT \INC_PC4|Add0~53_sumout\;
\INC_PC4|ALT_INV_Add0~49_sumout\ <= NOT \INC_PC4|Add0~49_sumout\;
\INC_PC4|ALT_INV_Add0~45_sumout\ <= NOT \INC_PC4|Add0~45_sumout\;
\INC_PC4|ALT_INV_Add0~41_sumout\ <= NOT \INC_PC4|Add0~41_sumout\;
\INC_PC4|ALT_INV_Add0~37_sumout\ <= NOT \INC_PC4|Add0~37_sumout\;
\INC_PC4|ALT_INV_Add0~33_sumout\ <= NOT \INC_PC4|Add0~33_sumout\;
\INC_PC4|ALT_INV_Add0~29_sumout\ <= NOT \INC_PC4|Add0~29_sumout\;
\INC_PC4|ALT_INV_Add0~25_sumout\ <= NOT \INC_PC4|Add0~25_sumout\;
\INC_PC4|ALT_INV_Add0~21_sumout\ <= NOT \INC_PC4|Add0~21_sumout\;
\INC_PC4|ALT_INV_Add0~17_sumout\ <= NOT \INC_PC4|Add0~17_sumout\;
\INC_PC4|ALT_INV_Add0~13_sumout\ <= NOT \INC_PC4|Add0~13_sumout\;
\INC_PC4|ALT_INV_Add0~9_sumout\ <= NOT \INC_PC4|Add0~9_sumout\;
\INC_PC4|ALT_INV_Add0~5_sumout\ <= NOT \INC_PC4|Add0~5_sumout\;
\INC_PC4|ALT_INV_Add0~1_sumout\ <= NOT \INC_PC4|Add0~1_sumout\;

\PC_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => ww_PC_OUT(0));

\PC_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => ww_PC_OUT(1));

\PC_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => ww_PC_OUT(2));

\PC_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => ww_PC_OUT(3));

\PC_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => ww_PC_OUT(4));

\PC_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => ww_PC_OUT(5));

\PC_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => ww_PC_OUT(6));

\PC_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => ww_PC_OUT(7));

\PC_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => ww_PC_OUT(8));

\PC_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => ww_PC_OUT(9));

\PC_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => ww_PC_OUT(10));

\PC_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => ww_PC_OUT(11));

\PC_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => ww_PC_OUT(12));

\PC_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => ww_PC_OUT(13));

\PC_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => ww_PC_OUT(14));

\PC_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => ww_PC_OUT(15));

\PC_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => ww_PC_OUT(16));

\PC_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => ww_PC_OUT(17));

\PC_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => ww_PC_OUT(18));

\PC_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => ww_PC_OUT(19));

\PC_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => ww_PC_OUT(20));

\PC_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => ww_PC_OUT(21));

\PC_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => ww_PC_OUT(22));

\PC_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => ww_PC_OUT(23));

\PC_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => ww_PC_OUT(24));

\PC_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => ww_PC_OUT(25));

\PC_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => ww_PC_OUT(26));

\PC_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => ww_PC_OUT(27));

\PC_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => ww_PC_OUT(28));

\PC_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => ww_PC_OUT(29));

\PC_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => ww_PC_OUT(30));

\PC_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => ww_PC_OUT(31));

\PC4_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => ww_PC4_OUT(0));

\PC4_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => ww_PC4_OUT(1));

\PC4_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~1_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(2));

\PC4_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~5_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(3));

\PC4_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~9_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(4));

\PC4_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~13_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(5));

\PC4_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~17_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(6));

\PC4_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~21_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(7));

\PC4_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~25_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(8));

\PC4_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~29_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(9));

\PC4_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~33_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(10));

\PC4_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~37_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(11));

\PC4_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~41_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(12));

\PC4_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~45_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(13));

\PC4_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~49_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(14));

\PC4_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~53_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(15));

\PC4_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~57_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(16));

\PC4_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~61_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(17));

\PC4_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~65_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(18));

\PC4_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~69_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(19));

\PC4_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~73_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(20));

\PC4_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~77_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(21));

\PC4_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~81_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(22));

\PC4_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~85_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(23));

\PC4_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~89_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(24));

\PC4_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~93_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(25));

\PC4_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~97_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(26));

\PC4_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~101_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(27));

\PC4_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~105_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(28));

\PC4_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~109_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(29));

\PC4_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~113_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(30));

\PC4_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \INC_PC4|Add0~117_sumout\,
	devoe => ww_devoe,
	o => ww_PC4_OUT(31));

\ULA_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(0));

\ULA_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(1));

\ULA_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(2));

\ULA_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(3));

\ULA_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(4));

\ULA_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(5));

\ULA_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(6));

\ULA_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(7));

\ULA_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(8));

\ULA_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(9));

\ULA_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(10));

\ULA_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(11));

\ULA_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(12));

\ULA_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(13));

\ULA_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(14));

\ULA_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(15));

\ULA_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(16));

\ULA_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(17));

\ULA_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(18));

\ULA_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(19));

\ULA_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(20));

\ULA_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(21));

\ULA_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(22));

\ULA_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(23));

\ULA_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(24));

\ULA_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(25));

\ULA_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(26));

\ULA_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(27));

\ULA_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(28));

\ULA_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(29));

\ULA_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(30));

\ULA_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_ULA_OUT(31));

\DadoEsc_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(0));

\DadoEsc_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(1));

\DadoEsc_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(2));

\DadoEsc_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(3));

\DadoEsc_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(4));

\DadoEsc_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(5));

\DadoEsc_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(6));

\DadoEsc_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(7));

\DadoEsc_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(8));

\DadoEsc_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(9));

\DadoEsc_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(10));

\DadoEsc_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(11));

\DadoEsc_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(12));

\DadoEsc_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(13));

\DadoEsc_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(14));

\DadoEsc_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(15));

\DadoEsc_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(16));

\DadoEsc_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(17));

\DadoEsc_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(18));

\DadoEsc_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(19));

\DadoEsc_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(20));

\DadoEsc_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(21));

\DadoEsc_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(22));

\DadoEsc_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(23));

\DadoEsc_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(24));

\DadoEsc_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(25));

\DadoEsc_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(26));

\DadoEsc_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(27));

\DadoEsc_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(28));

\DadoEsc_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(29));

\DadoEsc_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(30));

\DadoEsc_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_DD_ESCR|saida_MUX[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_DadoEsc_OUT(31));

\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[24]~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[25]~1_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[26]~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[27]~3_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[28]~4_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[29]~5_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[30]~6_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_HEX|saida_MUX[31]~7_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \M_BEQ|ALT_INV_saida_MUX~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Equal0~9_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX0|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX1|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX2|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX3|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX4|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DEC_HEX5|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\gravar:EDGE_DETECT_CLK|saidaQ~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gravar:EDGE_DETECT_CLK|saidaQ~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	combout => \gravar:EDGE_DETECT_CLK|saidaQ~0_combout\);

\gravar:EDGE_DETECT_CLK|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \gravar:EDGE_DETECT_CLK|saidaQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gravar:EDGE_DETECT_CLK|saidaQ~q\);

\gravar:EDGE_DETECT_CLK|saida\ : cyclonev_lcell_comb
-- Equation(s):
-- \gravar:EDGE_DETECT_CLK|saida~combout\ = LCELL((!\KEY[0]~input_o\ & !\gravar:EDGE_DETECT_CLK|saidaQ~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \gravar:EDGE_DETECT_CLK|ALT_INV_saidaQ~q\,
	combout => \gravar:EDGE_DETECT_CLK|saida~combout\);

\FPGA_RESET_N~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FPGA_RESET_N,
	o => \FPGA_RESET_N~input_o\);

\gravar:EDGE_DETECT_RESET|saidaQ~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gravar:EDGE_DETECT_RESET|saidaQ~0_combout\ = !\FPGA_RESET_N~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_RESET_N~input_o\,
	combout => \gravar:EDGE_DETECT_RESET|saidaQ~0_combout\);

\gravar:EDGE_DETECT_RESET|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \gravar:EDGE_DETECT_RESET|saidaQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gravar:EDGE_DETECT_RESET|saidaQ~q\);

\gravar:EDGE_DETECT_RESET|saida\ : cyclonev_lcell_comb
-- Equation(s):
-- \gravar:EDGE_DETECT_RESET|saida~combout\ = (!\FPGA_RESET_N~input_o\ & !\gravar:EDGE_DETECT_RESET|saidaQ~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_RESET_N~input_o\,
	datab => \gravar:EDGE_DETECT_RESET|ALT_INV_saidaQ~q\,
	combout => \gravar:EDGE_DETECT_RESET|saida~combout\);

\REG_IF_ID|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \PC|DOUT\(0),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(0));

\REG_ID_EX|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(0),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(0));

\R_EX_MEM|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(0),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(64));

\B_REG|registrador_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(16));

\B_REG|registrador_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(15));

\B_REG|registrador~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[4]~4_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~76_q\);

\B_REG|registrador_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(17));

\B_REG|registrador~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[6]~6_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~78_q\);

\B_REG|registrador_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(18));

\B_REG|registrador~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[7]~7_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~79_q\);

\ROM|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~13_combout\ = ( \PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & ((\PC|DOUT\(5)) # (\PC|DOUT\(4))))) # (\PC|DOUT\(2) & (!\PC|DOUT\(3) $ 
-- (((\PC|DOUT\(4) & !\PC|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100111001100001000000000000001001001110011000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~13_combout\);

\REG_IF_ID|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~13_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(45));

\REG_ID_EX|DOUT[193]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(45),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(193));

\UNI_CTRL|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal3~0_combout\ = (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	combout => \UNI_CTRL|Equal3~0_combout\);

\UNI_CTRL|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal3~1_combout\ = (\REG_IF_ID|DOUT\(58) & \UNI_CTRL|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(58),
	datab => \UNI_CTRL|ALT_INV_Equal3~0_combout\,
	combout => \UNI_CTRL|Equal3~1_combout\);

\REG_ID_EX|DOUT[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|Equal3~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(171));

\ROM|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~17_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(5))))) # 
-- (\PC|DOUT\(2) & (\PC|DOUT\(4) & ((!\PC|DOUT\(3)) # (\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010010000101000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~17_combout\);

\REG_IF_ID|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~17_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(50));

\REG_ID_EX|DOUT[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(50),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(188));

\M_RtRd31|saida_MUX[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_RtRd31|saida_MUX[2]~3_combout\ = (!\REG_ID_EX|DOUT\(166) & (((\REG_ID_EX|DOUT\(188)) # (\REG_ID_EX|DOUT\(171))))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(193) & (!\REG_ID_EX|DOUT\(171))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101010111010000110101011101000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(193),
	datac => \REG_ID_EX|ALT_INV_DOUT\(171),
	datad => \REG_ID_EX|ALT_INV_DOUT\(188),
	combout => \M_RtRd31|saida_MUX[2]~3_combout\);

\R_EX_MEM|DOUT[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_RtRd31|saida_MUX[2]~3_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(162));

\R_MEM_WB|DOUT[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(162),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(130));

\ROM|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~14_combout\ = ( \PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & (((\PC|DOUT\(5))))) # (\PC|DOUT\(3) & (\PC|DOUT\(4) & ((\PC|DOUT\(5)) # (\PC|DOUT\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001111001000000000000000000001110011110010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~14_combout\);

\REG_IF_ID|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~14_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(46));

\REG_ID_EX|DOUT[194]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(46),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(194));

\ROM|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~18_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (\PC|DOUT\(3) & (!\PC|DOUT\(4) & (!\PC|DOUT\(2) $ (\PC|DOUT\(5))))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2)) # ((!\PC|DOUT\(3)) # ((!\PC|DOUT\(4)) # (\PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111001000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~18_combout\);

\REG_IF_ID|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~18_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(51));

\REG_ID_EX|DOUT[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(51),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(189));

\M_RtRd31|saida_MUX[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_RtRd31|saida_MUX[3]~4_combout\ = (!\REG_ID_EX|DOUT\(166) & (((\REG_ID_EX|DOUT\(189)) # (\REG_ID_EX|DOUT\(171))))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(194) & (!\REG_ID_EX|DOUT\(171))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101010111010000110101011101000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(194),
	datac => \REG_ID_EX|ALT_INV_DOUT\(171),
	datad => \REG_ID_EX|ALT_INV_DOUT\(189),
	combout => \M_RtRd31|saida_MUX[3]~4_combout\);

\R_EX_MEM|DOUT[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_RtRd31|saida_MUX[3]~4_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(163));

\R_MEM_WB|DOUT[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(163),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(131));

\ROM|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~10_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(4) $ (\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~10_combout\);

\REG_IF_ID|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~10_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(47));

\REG_ID_EX|DOUT[195]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(47),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(195));

\M_RtRd31|saida_MUX[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_RtRd31|saida_MUX[4]~1_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(171)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(195) & !\REG_ID_EX|DOUT\(171)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000011010000110100001101000011010000110100001101000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(195),
	datac => \REG_ID_EX|ALT_INV_DOUT\(171),
	combout => \M_RtRd31|saida_MUX[4]~1_combout\);

\R_EX_MEM|DOUT[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_RtRd31|saida_MUX[4]~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(164));

\R_MEM_WB|DOUT[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(164),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(132));

\ROM|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~15_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (((!\PC|DOUT\(3)) # (!\PC|DOUT\(4))))) # (\PC|DOUT\(5) & 
-- ((!\PC|DOUT\(2) & ((!\PC|DOUT\(4)))) # (\PC|DOUT\(2) & (!\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011100100000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~15_combout\);

\ROM|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~16_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(2) & ((\PC|DOUT\(4)) # (\PC|DOUT\(3)))) # 
-- (\PC|DOUT\(2) & (!\PC|DOUT\(3))))) # (\PC|DOUT\(5) & (((\PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111000001111001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~16_combout\);

\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\B_REG|registrador_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(129),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(3));

\B_REG|registrador_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~16_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(4));

\B_REG|registrador~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~107_combout\ = !\B_REG|registrador_rtl_1_bypass\(3) $ (!\B_REG|registrador_rtl_1_bypass\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_1_bypass\(3),
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(4),
	combout => \B_REG|registrador~107_combout\);

\B_REG|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => VCC,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~71_q\);

\B_REG|registrador_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(135),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(0));

\B_REG|registrador_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(128),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(1));

\B_REG|registrador_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~15_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(2));

\B_REG|registrador_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(132),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(9));

\B_REG|registrador~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~108_combout\ = (\B_REG|registrador_rtl_1_bypass\(0) & (!\B_REG|registrador_rtl_1_bypass\(9) & (!\B_REG|registrador_rtl_1_bypass\(1) $ (\B_REG|registrador_rtl_1_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000010000010000000001000001000000000100000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_1_bypass\(0),
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(1),
	datac => \B_REG|ALT_INV_registrador_rtl_1_bypass\(2),
	datad => \B_REG|ALT_INV_registrador_rtl_1_bypass\(9),
	combout => \B_REG|registrador~108_combout\);

\B_REG|registrador_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(130),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(5));

\B_REG|registrador_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~17_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(6));

\B_REG|registrador_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(131),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(7));

\B_REG|registrador_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~18_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(8));

\B_REG|registrador~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~109_combout\ = (!\B_REG|registrador_rtl_1_bypass\(5) & (!\B_REG|registrador_rtl_1_bypass\(6) & (!\B_REG|registrador_rtl_1_bypass\(7) $ (\B_REG|registrador_rtl_1_bypass\(8))))) # (\B_REG|registrador_rtl_1_bypass\(5) & 
-- (\B_REG|registrador_rtl_1_bypass\(6) & (!\B_REG|registrador_rtl_1_bypass\(7) $ (\B_REG|registrador_rtl_1_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_1_bypass\(5),
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(6),
	datac => \B_REG|ALT_INV_registrador_rtl_1_bypass\(7),
	datad => \B_REG|ALT_INV_registrador_rtl_1_bypass\(8),
	combout => \B_REG|registrador~109_combout\);

\REG_IF_ID|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~15_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(48));

\REG_IF_ID|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~16_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(49));

\B_REG|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal8~0_combout\ = ( \REG_IF_ID|DOUT\(49) & ( (\R_MEM_WB|DOUT\(129) & (!\R_MEM_WB|DOUT\(132) & (!\R_MEM_WB|DOUT\(128) $ (\REG_IF_ID|DOUT\(48))))) ) ) # ( !\REG_IF_ID|DOUT\(49) & ( (!\R_MEM_WB|DOUT\(129) & (!\R_MEM_WB|DOUT\(132) & 
-- (!\R_MEM_WB|DOUT\(128) $ (\REG_IF_ID|DOUT\(48))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000010000000010000000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(128),
	datab => \R_MEM_WB|ALT_INV_DOUT\(129),
	datac => \R_MEM_WB|ALT_INV_DOUT\(132),
	datad => \REG_IF_ID|ALT_INV_DOUT\(48),
	datae => \REG_IF_ID|ALT_INV_DOUT\(49),
	combout => \B_REG|Equal8~0_combout\);

\B_REG|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal8~1_combout\ = ( \REG_IF_ID|DOUT\(50) & ( \REG_IF_ID|DOUT\(51) & ( (\R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(131)) ) ) ) # ( !\REG_IF_ID|DOUT\(50) & ( \REG_IF_ID|DOUT\(51) & ( (!\R_MEM_WB|DOUT\(130) & \R_MEM_WB|DOUT\(131)) ) ) ) # ( 
-- \REG_IF_ID|DOUT\(50) & ( !\REG_IF_ID|DOUT\(51) & ( (\R_MEM_WB|DOUT\(130) & !\R_MEM_WB|DOUT\(131)) ) ) ) # ( !\REG_IF_ID|DOUT\(50) & ( !\REG_IF_ID|DOUT\(51) & ( (!\R_MEM_WB|DOUT\(130) & (!\R_MEM_WB|DOUT\(131) & ((\REG_IF_ID|DOUT\(49)) # 
-- (\REG_IF_ID|DOUT\(48))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000010001000100010000100010001000100001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(130),
	datab => \R_MEM_WB|ALT_INV_DOUT\(131),
	datac => \REG_IF_ID|ALT_INV_DOUT\(48),
	datad => \REG_IF_ID|ALT_INV_DOUT\(49),
	datae => \REG_IF_ID|ALT_INV_DOUT\(50),
	dataf => \REG_IF_ID|ALT_INV_DOUT\(51),
	combout => \B_REG|Equal8~1_combout\);

\REG_ID_EX|DOUT[83]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_ID_EX|DOUT[83]~0_combout\ = ( !\B_REG|Equal8~0_combout\ & ( \B_REG|Equal8~1_combout\ & ( ((!\B_REG|registrador~107_combout\ & (\B_REG|registrador~108_combout\ & \B_REG|registrador~109_combout\))) # (\B_REG|registrador~71_q\) ) ) ) # ( 
-- \B_REG|Equal8~0_combout\ & ( !\B_REG|Equal8~1_combout\ & ( ((!\B_REG|registrador~107_combout\ & (\B_REG|registrador~108_combout\ & \B_REG|registrador~109_combout\))) # (\B_REG|registrador~71_q\) ) ) ) # ( !\B_REG|Equal8~0_combout\ & ( 
-- !\B_REG|Equal8~1_combout\ & ( ((!\B_REG|registrador~107_combout\ & (\B_REG|registrador~108_combout\ & \B_REG|registrador~109_combout\))) # (\B_REG|registrador~71_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101100110011001110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador~107_combout\,
	datab => \B_REG|ALT_INV_registrador~71_q\,
	datac => \B_REG|ALT_INV_registrador~108_combout\,
	datad => \B_REG|ALT_INV_registrador~109_combout\,
	datae => \B_REG|ALT_INV_Equal8~0_combout\,
	dataf => \B_REG|ALT_INV_Equal8~1_combout\,
	combout => \REG_ID_EX|DOUT[83]~0_combout\);

\REG_ID_EX|DOUT[83]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_ID_EX|DOUT[83]~1_combout\ = ( \B_REG|Equal8~1_combout\ & ( ((!\B_REG|registrador~107_combout\ & (\B_REG|registrador~108_combout\ & \B_REG|registrador~109_combout\))) # (\B_REG|Equal8~0_combout\) ) ) # ( !\B_REG|Equal8~1_combout\ & ( 
-- (!\B_REG|registrador~107_combout\ & (\B_REG|registrador~108_combout\ & \B_REG|registrador~109_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111100000010000000100000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador~107_combout\,
	datab => \B_REG|ALT_INV_registrador~108_combout\,
	datac => \B_REG|ALT_INV_registrador~109_combout\,
	datad => \B_REG|ALT_INV_Equal8~0_combout\,
	datae => \B_REG|ALT_INV_Equal8~1_combout\,
	combout => \REG_ID_EX|DOUT[83]~1_combout\);

\B_REG|saidaB[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[7]~7_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(18) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[7]~7_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~79_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[7]~7_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(18),
	datac => \B_REG|ALT_INV_registrador~79_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[7]~7_combout\);

\B_REG|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal3~0_combout\ = (!\REG_IF_ID|DOUT\(48) & (!\REG_IF_ID|DOUT\(49) & (!\REG_IF_ID|DOUT\(50) & !\REG_IF_ID|DOUT\(51))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(48),
	datab => \REG_IF_ID|ALT_INV_DOUT\(49),
	datac => \REG_IF_ID|ALT_INV_DOUT\(50),
	datad => \REG_IF_ID|ALT_INV_DOUT\(51),
	combout => \B_REG|Equal3~0_combout\);

\REG_ID_EX|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[7]~7_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(71));

\R_EX_MEM|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(71),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(103));

\UNI_CTRL|Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal13~0_combout\ = ( \REG_IF_ID|DOUT\(58) & ( (\REG_IF_ID|DOUT\(63) & (\REG_IF_ID|DOUT\(61) & (\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|Equal13~0_combout\);

\REG_ID_EX|DOUT[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|Equal13~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(160));

\R_EX_MEM|DOUT[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(160),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(169));

\ROM|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~23_combout\ = ( \PC|DOUT\(2) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(6) & (!\PC|DOUT\(5) & (\PC|DOUT\(4) & !\PC|DOUT\(3)))) ) ) ) # ( \PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(6) & ((!\PC|DOUT\(4) & ((!\PC|DOUT\(3)))) # (\PC|DOUT\(4) & 
-- ((\PC|DOUT\(3)) # (\PC|DOUT\(5)))))) ) ) ) # ( !\PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(6) & ((!\PC|DOUT\(5) & (\PC|DOUT\(4) & !\PC|DOUT\(3))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(3)) # (\PC|DOUT\(4)))))) # (\PC|DOUT\(6) & (!\PC|DOUT\(5) & 
-- ((\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001000110101000100000101000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(5),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(2),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~23_combout\);

\REG_IF_ID|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~23_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(37));

\REG_ID_EX|DOUT[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(37),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(185));

\REG_ID_EX|DOUT[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(63),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(179));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(179)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(185)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(185),
	datab => \REG_ID_EX|ALT_INV_DOUT\(166),
	datac => \REG_ID_EX|ALT_INV_DOUT\(179),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\);

\ROM|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~6_combout\ = ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(2) & (!\PC|DOUT\(3) & \PC|DOUT\(4))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(4)))))) # (\PC|DOUT\(5) & (!\PC|DOUT\(3) $ (((!\PC|DOUT\(2) & \PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100011000110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~6_combout\);

\REG_IF_ID|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~6_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(33));

\REG_ID_EX|DOUT[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(33),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(181));

\REG_ID_EX|DOUT[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(59),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(175));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(175)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(181)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(181),
	datac => \REG_ID_EX|ALT_INV_DOUT\(175),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\);

\ROM|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~7_combout\ = ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (\PC|DOUT\(4))))) # (\PC|DOUT\(3) & (((\PC|DOUT\(4) & !\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~7_combout\);

\REG_IF_ID|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~7_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(32));

\REG_ID_EX|DOUT[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(32),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(180));

\REG_ID_EX|DOUT[174]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(58),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(174));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(174)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(180)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(180),
	datac => \REG_ID_EX|ALT_INV_DOUT\(174),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\);

\ROM|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~4_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (\PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000100001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~4_combout\);

\REG_IF_ID|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~4_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(42));

\REG_ID_EX|DOUT[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(42),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(184));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\ = (\REG_ID_EX|DOUT\(166) & \REG_ID_EX|DOUT\(184))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(184),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\);

\ROM|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~21_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(5) & ((!\PC|DOUT\(3))))) # (\PC|DOUT\(2) & (\PC|DOUT\(4) & (!\PC|DOUT\(5) $ (!\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010010000000000010000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~21_combout\);

\REG_IF_ID|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~21_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(34));

\REG_ID_EX|DOUT[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(34),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(182));

\REG_ID_EX|DOUT[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(60),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(176));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(176)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(182)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(182),
	datac => \REG_ID_EX|ALT_INV_DOUT\(176),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\);

\ROM|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~22_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (\PC|DOUT\(2))))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (!\PC|DOUT\(4) $ (\PC|DOUT\(2))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(2) & (\PC|DOUT\(5))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011100000000001000000000001000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~22_combout\);

\REG_IF_ID|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~22_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(35));

\REG_ID_EX|DOUT[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(35),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(183));

\REG_ID_EX|DOUT[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(61),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(177));

\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ = (!\REG_ID_EX|DOUT\(166) & ((\REG_ID_EX|DOUT\(177)))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(183)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(183),
	datac => \REG_ID_EX|ALT_INV_DOUT\(177),
	combout => \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\);

\ULAcntrl|saida[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|saida[0]~2_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) ) # ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000110000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULAcntrl|saida[0]~2_combout\);

\B_REG|registrador_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(11));

\B_REG|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[0]~0_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~72_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\B_REG|saidaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[0]~0_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(11) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[0]~0_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~72_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(11),
	datac => \B_REG|ALT_INV_registrador~72_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[0]~0_combout\);

\REG_ID_EX|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[0]~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(64));

\R_EX_MEM|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(64),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(96));

\RAM|memRAM~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~39_q\);

\ULAcntrl|saida[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|saida[3]~0_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULAcntrl|saida[3]~0_combout\);

\B_REG|registrador_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(12));

\B_REG|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[1]~1_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~73_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\B_REG|saidaB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[1]~1_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(12) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[1]~1_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~73_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(12),
	datac => \B_REG|ALT_INV_registrador~73_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[1]~1_combout\);

\REG_ID_EX|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[1]~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(65));

\R_EX_MEM|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(65),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(97));

\RAM|memRAM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~40_q\);

\UNI_CTRL|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal9~0_combout\ = ( !\REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(59) & \REG_IF_ID|DOUT\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|Equal9~0_combout\);

\UNI_CTRL|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal10~0_combout\ = ( \REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(59) & \REG_IF_ID|DOUT\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|Equal10~0_combout\);

\UNI_CTRL|smRtIm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|smRtIm~0_combout\ = (!\UNI_CTRL|Equal1~0_combout\ & (!\UNI_CTRL|Equal9~0_combout\ & !\UNI_CTRL|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_Equal1~0_combout\,
	datab => \UNI_CTRL|ALT_INV_Equal9~0_combout\,
	datac => \UNI_CTRL|ALT_INV_Equal10~0_combout\,
	combout => \UNI_CTRL|smRtIm~0_combout\);

\REG_ID_EX|DOUT[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|smRtIm~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(167));

\ULAcntrl|saida[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULAcntrl|saida[2]~1_combout\ = ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\ & 
-- ((!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\)) # (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & 
-- \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\)))) ) ) ) # ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000100010010000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULAcntrl|saida[2]~1_combout\);

\ULA|bit01|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(65)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(181)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(181),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(65),
	combout => \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\);

\REG_ID_EX|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[2]~7_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(34));

\ULA|bit02|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(34))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(34),
	combout => \ULA|bit02|MUX_INV_A|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(13));

\B_REG|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[2]~2_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~74_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\B_REG|saidaB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[2]~2_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(13) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[2]~2_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~74_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[2]~2_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(13),
	datac => \B_REG|ALT_INV_registrador~74_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[2]~2_combout\);

\REG_ID_EX|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[2]~2_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(66));

\ULA|bit02|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(66)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(182)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(182),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(66),
	combout => \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\);

\REG_ID_EX|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[3]~9_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(35));

\B_REG|registrador_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(14));

\B_REG|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[3]~3_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~75_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\B_REG|saidaB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[3]~3_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(14) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[3]~3_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~75_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(14),
	datac => \B_REG|ALT_INV_registrador~75_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[3]~3_combout\);

\REG_ID_EX|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[3]~3_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(67));

\ULA|bit03|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit03|cout~0_combout\ = ( \REG_ID_EX|DOUT\(35) & ( \REG_ID_EX|DOUT\(67) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183) & \REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(35) & ( 
-- \REG_ID_EX|DOUT\(67) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167)) # (\REG_ID_EX|DOUT\(183))))) ) ) ) # ( \REG_ID_EX|DOUT\(35) & ( !\REG_ID_EX|DOUT\(67) & ( !\ULAcntrl|saida[3]~0_combout\ $ 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183)) # (!\REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(35) & ( !\REG_ID_EX|DOUT\(67) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((\REG_ID_EX|DOUT\(183) & 
-- \REG_ID_EX|DOUT\(167))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001110010010011011011000110001110010011100111000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(183),
	datab => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(35),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(67),
	combout => \ULA|bit03|cout~0_combout\);

\ULA|bit03|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit03|cout~1_combout\ = ( \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit03|cout~0_combout\ & ( ((!\ULA|bit00|cout~0_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit00|cout~0_combout\ & ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\)))) # (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit03|cout~0_combout\ & 
-- ( (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit00|cout~0_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit00|cout~0_combout\ & ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # 
-- (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|ALT_INV_cout~0_combout\,
	datab => \ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit02|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit02|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit03|ALT_INV_cout~0_combout\,
	combout => \ULA|bit03|cout~1_combout\);

\ULA|bit03|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit03|cout~2_combout\ = ( \REG_ID_EX|DOUT\(35) & ( \REG_ID_EX|DOUT\(67) & ( (!\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183) & \REG_ID_EX|DOUT\(167)))))) ) ) ) # ( !\REG_ID_EX|DOUT\(35) & ( 
-- \REG_ID_EX|DOUT\(67) & ( (\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183) & \REG_ID_EX|DOUT\(167)))))) ) ) ) # ( \REG_ID_EX|DOUT\(35) & ( !\REG_ID_EX|DOUT\(67) & ( (!\ULAcntrl|saida[3]~0_combout\ & 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183)) # (!\REG_ID_EX|DOUT\(167)))))) ) ) ) # ( !\REG_ID_EX|DOUT\(35) & ( !\REG_ID_EX|DOUT\(67) & ( (\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(183)) # 
-- (!\REG_ID_EX|DOUT\(167)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000001001100100000110001000000101100010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(183),
	datab => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(35),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(67),
	combout => \ULA|bit03|cout~2_combout\);

\REG_ID_EX|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[4]~11_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(36));

\ULA|bit04|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(36))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(36),
	combout => \ULA|bit04|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit04|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(68)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(184)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(68),
	combout => \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit04|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & 
-- (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit04|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & \ULA|bit04|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ $ (((\ULA|bit03|cout~2_combout\) # (\ULA|bit03|cout~1_combout\))))) ) ) ) # ( !\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ $ (((!\ULA|bit03|cout~1_combout\ & !\ULA|bit03|cout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000100000000010101000000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit03|ALT_INV_cout~1_combout\,
	datac => \ULA|bit03|ALT_INV_cout~2_combout\,
	datad => \ULA|bit04|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit04|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(132));

\ULA|bit04|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit04|cout~combout\ = (!\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit03|cout~1_combout\ & !\ULA|bit03|cout~2_combout\)))) # (\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit03|cout~1_combout\ & (!\ULA|bit03|cout~2_combout\ & !\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111110001000000011111000100000001111100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit03|ALT_INV_cout~1_combout\,
	datab => \ULA|bit03|ALT_INV_cout~2_combout\,
	datac => \ULA|bit04|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit04|cout~combout\);

\REG_ID_EX|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[5]~13_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(37));

\ULA|bit05|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(37))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(37),
	combout => \ULA|bit05|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit05|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(69)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(185)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(185),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(69),
	combout => \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit05|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit05|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit05|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit04|cout~combout\ $ (!\ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit05|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit04|ALT_INV_cout~combout\,
	datac => \ULA|bit05|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit05|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit05|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(133));

\ULA|bit05|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit05|cout~combout\ = ( !\ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit05|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit03|cout~1_combout\ & 
-- !\ULA|bit03|cout~2_combout\)))) # (\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit03|cout~1_combout\ & (!\ULA|bit03|cout~2_combout\ & !\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ & ( 
-- !\ULA|bit05|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit03|cout~1_combout\ & !\ULA|bit03|cout~2_combout\)))) # (\ULA|bit04|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit03|cout~1_combout\ & (!\ULA|bit03|cout~2_combout\ & !\ULA|bit04|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit05|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit05|MUX_INV_B|saida_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit03|ALT_INV_cout~1_combout\,
	datab => \ULA|bit03|ALT_INV_cout~2_combout\,
	datac => \ULA|bit04|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit05|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit05|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit05|cout~combout\);

\REG_ID_EX|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[6]~15_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(38));

\ULA|bit06|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(38))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(38),
	combout => \ULA|bit06|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit06|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(70)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(184)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(70),
	combout => \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit06|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit05|cout~combout\ $ (!\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit05|ALT_INV_cout~combout\,
	datac => \ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit06|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(134));

\REG_ID_EX|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[7]~17_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(39));

\ULA|bit07|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|cout~0_combout\ = ( \REG_ID_EX|DOUT\(71) & ( \REG_ID_EX|DOUT\(195) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (!\REG_ID_EX|DOUT\(39))) ) ) ) # ( !\REG_ID_EX|DOUT\(71) & ( \REG_ID_EX|DOUT\(195) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\ $ (!\REG_ID_EX|DOUT\(39)))) ) ) ) # ( \REG_ID_EX|DOUT\(71) & ( !\REG_ID_EX|DOUT\(195) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(167) $ 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (\REG_ID_EX|DOUT\(39)))) ) ) ) # ( !\REG_ID_EX|DOUT\(71) & ( !\REG_ID_EX|DOUT\(195) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (\REG_ID_EX|DOUT\(39))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101100101100110100101101001100101101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(39),
	datae => \REG_ID_EX|ALT_INV_DOUT\(71),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(195),
	combout => \ULA|bit07|cout~0_combout\);

\ULA|bit06|MUX_RESULT|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit06|MUX_RESULT|Equal0~0_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & 
-- (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) ) # ( !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( 
-- (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000000000000110000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULA|bit06|MUX_RESULT|Equal0~0_combout\);

\ULA|bit07|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(39))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(39),
	combout => \ULA|bit07|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit07|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(71))) # (\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(195))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101101100001110010110110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(71),
	datad => \REG_ID_EX|ALT_INV_DOUT\(195),
	combout => \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit07|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit07|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit07|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit07|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit07|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit07|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit07|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit07|cout~0_combout\ $ (((!\ULA|bit05|cout~combout\ & (!\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit05|cout~combout\ & ((!\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit05|ALT_INV_cout~combout\,
	datab => \ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit07|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit07|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(135));

\RAM|memRAM~2791\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2791_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2791_combout\);

\RAM|memRAM~2792\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2792_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2791_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2791_combout\,
	combout => \RAM|memRAM~2792_combout\);

\RAM|memRAM~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~552_q\);

\RAM|memRAM~2823\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2823_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2823_combout\);

\RAM|memRAM~2824\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2824_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2823_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2823_combout\,
	combout => \RAM|memRAM~2824_combout\);

\RAM|memRAM~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1064_q\);

\RAM|memRAM~2855\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2855_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2855_combout\);

\RAM|memRAM~2856\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2856_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2855_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2855_combout\,
	combout => \RAM|memRAM~2856_combout\);

\RAM|memRAM~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1576_q\);

\RAM|memRAM~2108\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2108_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1576_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1064_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~552_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~40_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~40_q\,
	datab => \RAM|ALT_INV_memRAM~552_q\,
	datac => \RAM|ALT_INV_memRAM~1064_q\,
	datad => \RAM|ALT_INV_memRAM~1576_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2108_combout\);

\RAM|memRAM~2767\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2767_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2767_combout\);

\RAM|memRAM~2768\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2768_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2767_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2767_combout\,
	combout => \RAM|memRAM~2768_combout\);

\RAM|memRAM~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~168_q\);

\RAM|memRAM~2799\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2799_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2799_combout\);

\RAM|memRAM~2800\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2800_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2799_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2799_combout\,
	combout => \RAM|memRAM~2800_combout\);

\RAM|memRAM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~680_q\);

\RAM|memRAM~2825\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2825_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2825_combout\);

\RAM|memRAM~2826\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2826_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2825_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2825_combout\,
	combout => \RAM|memRAM~2826_combout\);

\RAM|memRAM~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1192_q\);

\RAM|memRAM~2863\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2863_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2863_combout\);

\RAM|memRAM~2864\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2864_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2863_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2863_combout\,
	combout => \RAM|memRAM~2864_combout\);

\RAM|memRAM~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1704_q\);

\RAM|memRAM~2109\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2109_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1704_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1192_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~680_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~168_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~168_q\,
	datab => \RAM|ALT_INV_memRAM~680_q\,
	datac => \RAM|ALT_INV_memRAM~1192_q\,
	datad => \RAM|ALT_INV_memRAM~1704_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2109_combout\);

\RAM|memRAM~2775\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2775_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2775_combout\);

\RAM|memRAM~2776\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2776_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2775_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2775_combout\,
	combout => \RAM|memRAM~2776_combout\);

\RAM|memRAM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~296_q\);

\RAM|memRAM~2807\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2807_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2807_combout\);

\RAM|memRAM~2808\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2808_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2807_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2807_combout\,
	combout => \RAM|memRAM~2808_combout\);

\RAM|memRAM~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~808_q\);

\RAM|memRAM~2827\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2827_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2827_combout\);

\RAM|memRAM~2828\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2828_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2827_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2827_combout\,
	combout => \RAM|memRAM~2828_combout\);

\RAM|memRAM~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1320_q\);

\RAM|memRAM~2871\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2871_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2871_combout\);

\RAM|memRAM~2872\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2872_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2871_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2871_combout\,
	combout => \RAM|memRAM~2872_combout\);

\RAM|memRAM~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1832_q\);

\RAM|memRAM~2110\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2110_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1832_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1320_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~808_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~296_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~296_q\,
	datab => \RAM|ALT_INV_memRAM~808_q\,
	datac => \RAM|ALT_INV_memRAM~1320_q\,
	datad => \RAM|ALT_INV_memRAM~1832_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2110_combout\);

\RAM|memRAM~2783\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2783_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2783_combout\);

\RAM|memRAM~2784\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2784_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2783_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2783_combout\,
	combout => \RAM|memRAM~2784_combout\);

\RAM|memRAM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~424_q\);

\RAM|memRAM~2815\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2815_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2815_combout\);

\RAM|memRAM~2816\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2816_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2815_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2815_combout\,
	combout => \RAM|memRAM~2816_combout\);

\RAM|memRAM~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~936_q\);

\RAM|memRAM~2829\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2829_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2829_combout\);

\RAM|memRAM~2830\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2830_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2829_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2829_combout\,
	combout => \RAM|memRAM~2830_combout\);

\RAM|memRAM~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1448_q\);

\RAM|memRAM~2879\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2879_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2879_combout\);

\RAM|memRAM~2880\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2880_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2879_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2879_combout\,
	combout => \RAM|memRAM~2880_combout\);

\RAM|memRAM~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1960_q\);

\RAM|memRAM~2111\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2111_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1960_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1448_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~936_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~424_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~424_q\,
	datab => \RAM|ALT_INV_memRAM~936_q\,
	datac => \RAM|ALT_INV_memRAM~1448_q\,
	datad => \RAM|ALT_INV_memRAM~1960_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2111_combout\);

\RAM|memRAM~2112\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2112_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2111_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2110_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2109_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2108_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2108_combout\,
	datab => \RAM|ALT_INV_memRAM~2109_combout\,
	datac => \RAM|ALT_INV_memRAM~2110_combout\,
	datad => \RAM|ALT_INV_memRAM~2111_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2112_combout\);

\RAM|memRAM~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~72_q\);

\RAM|memRAM~2793\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2793_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2793_combout\);

\RAM|memRAM~2794\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2794_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2793_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2793_combout\,
	combout => \RAM|memRAM~2794_combout\);

\RAM|memRAM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~584_q\);

\RAM|memRAM~2831\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2831_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2831_combout\);

\RAM|memRAM~2832\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2832_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2831_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2831_combout\,
	combout => \RAM|memRAM~2832_combout\);

\RAM|memRAM~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1096_q\);

\RAM|memRAM~2857\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2857_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2857_combout\);

\RAM|memRAM~2858\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2858_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2857_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2857_combout\,
	combout => \RAM|memRAM~2858_combout\);

\RAM|memRAM~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1608_q\);

\RAM|memRAM~2113\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2113_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1608_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1096_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~584_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~72_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~72_q\,
	datab => \RAM|ALT_INV_memRAM~584_q\,
	datac => \RAM|ALT_INV_memRAM~1096_q\,
	datad => \RAM|ALT_INV_memRAM~1608_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2113_combout\);

\RAM|memRAM~2769\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2769_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2769_combout\);

\RAM|memRAM~2770\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2770_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2769_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2769_combout\,
	combout => \RAM|memRAM~2770_combout\);

\RAM|memRAM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~200_q\);

\RAM|memRAM~2801\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2801_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2801_combout\);

\RAM|memRAM~2802\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2802_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2801_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2801_combout\,
	combout => \RAM|memRAM~2802_combout\);

\RAM|memRAM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~712_q\);

\RAM|memRAM~2833\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2833_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2833_combout\);

\RAM|memRAM~2834\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2834_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2833_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2833_combout\,
	combout => \RAM|memRAM~2834_combout\);

\RAM|memRAM~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1224_q\);

\RAM|memRAM~2865\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2865_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2865_combout\);

\RAM|memRAM~2866\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2866_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2865_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2865_combout\,
	combout => \RAM|memRAM~2866_combout\);

\RAM|memRAM~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1736_q\);

\RAM|memRAM~2114\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2114_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1736_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1224_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~712_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~200_q\,
	datab => \RAM|ALT_INV_memRAM~712_q\,
	datac => \RAM|ALT_INV_memRAM~1224_q\,
	datad => \RAM|ALT_INV_memRAM~1736_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2114_combout\);

\RAM|memRAM~2777\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2777_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2777_combout\);

\RAM|memRAM~2778\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2778_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2777_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2777_combout\,
	combout => \RAM|memRAM~2778_combout\);

\RAM|memRAM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~328_q\);

\RAM|memRAM~2809\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2809_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2809_combout\);

\RAM|memRAM~2810\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2810_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2809_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2809_combout\,
	combout => \RAM|memRAM~2810_combout\);

\RAM|memRAM~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~840_q\);

\RAM|memRAM~2835\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2835_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2835_combout\);

\RAM|memRAM~2836\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2836_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2835_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2835_combout\,
	combout => \RAM|memRAM~2836_combout\);

\RAM|memRAM~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1352_q\);

\RAM|memRAM~2873\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2873_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2873_combout\);

\RAM|memRAM~2874\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2874_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2873_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2873_combout\,
	combout => \RAM|memRAM~2874_combout\);

\RAM|memRAM~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1864_q\);

\RAM|memRAM~2115\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2115_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1864_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1352_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~840_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~328_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~328_q\,
	datab => \RAM|ALT_INV_memRAM~840_q\,
	datac => \RAM|ALT_INV_memRAM~1352_q\,
	datad => \RAM|ALT_INV_memRAM~1864_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2115_combout\);

\RAM|memRAM~2785\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2785_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2785_combout\);

\RAM|memRAM~2786\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2786_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2785_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2785_combout\,
	combout => \RAM|memRAM~2786_combout\);

\RAM|memRAM~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~456_q\);

\RAM|memRAM~2817\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2817_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2817_combout\);

\RAM|memRAM~2818\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2818_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2817_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2817_combout\,
	combout => \RAM|memRAM~2818_combout\);

\RAM|memRAM~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~968_q\);

\RAM|memRAM~2837\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2837_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2837_combout\);

\RAM|memRAM~2838\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2838_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2837_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2837_combout\,
	combout => \RAM|memRAM~2838_combout\);

\RAM|memRAM~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1480_q\);

\RAM|memRAM~2881\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2881_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2881_combout\);

\RAM|memRAM~2882\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2882_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2881_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2881_combout\,
	combout => \RAM|memRAM~2882_combout\);

\RAM|memRAM~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1992_q\);

\RAM|memRAM~2116\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2116_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1992_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1480_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~968_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~456_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~456_q\,
	datab => \RAM|ALT_INV_memRAM~968_q\,
	datac => \RAM|ALT_INV_memRAM~1480_q\,
	datad => \RAM|ALT_INV_memRAM~1992_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2116_combout\);

\RAM|memRAM~2117\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2117_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2116_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2115_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2114_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2113_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2113_combout\,
	datab => \RAM|ALT_INV_memRAM~2114_combout\,
	datac => \RAM|ALT_INV_memRAM~2115_combout\,
	datad => \RAM|ALT_INV_memRAM~2116_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2117_combout\);

\RAM|memRAM~2763\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2763_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2763_combout\);

\RAM|memRAM~2764\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2764_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2763_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2763_combout\,
	combout => \RAM|memRAM~2764_combout\);

\RAM|memRAM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~104_q\);

\RAM|memRAM~2795\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2795_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2795_combout\);

\RAM|memRAM~2796\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2796_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2795_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2795_combout\,
	combout => \RAM|memRAM~2796_combout\);

\RAM|memRAM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~616_q\);

\RAM|memRAM~2839\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2839_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2839_combout\);

\RAM|memRAM~2840\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2840_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2839_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2839_combout\,
	combout => \RAM|memRAM~2840_combout\);

\RAM|memRAM~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1128_q\);

\RAM|memRAM~2859\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2859_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2859_combout\);

\RAM|memRAM~2860\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2860_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2859_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2859_combout\,
	combout => \RAM|memRAM~2860_combout\);

\RAM|memRAM~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1640_q\);

\RAM|memRAM~2118\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2118_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1640_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1128_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~616_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~104_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~104_q\,
	datab => \RAM|ALT_INV_memRAM~616_q\,
	datac => \RAM|ALT_INV_memRAM~1128_q\,
	datad => \RAM|ALT_INV_memRAM~1640_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2118_combout\);

\RAM|memRAM~2771\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2771_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2771_combout\);

\RAM|memRAM~2772\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2772_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2771_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2771_combout\,
	combout => \RAM|memRAM~2772_combout\);

\RAM|memRAM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~232_q\);

\RAM|memRAM~2803\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2803_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2803_combout\);

\RAM|memRAM~2804\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2804_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2803_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2803_combout\,
	combout => \RAM|memRAM~2804_combout\);

\RAM|memRAM~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~744_q\);

\RAM|memRAM~2841\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2841_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2841_combout\);

\RAM|memRAM~2842\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2842_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2841_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2841_combout\,
	combout => \RAM|memRAM~2842_combout\);

\RAM|memRAM~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1256_q\);

\RAM|memRAM~2867\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2867_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2867_combout\);

\RAM|memRAM~2868\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2868_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2867_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2867_combout\,
	combout => \RAM|memRAM~2868_combout\);

\RAM|memRAM~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1768_q\);

\RAM|memRAM~2119\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2119_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1768_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1256_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~744_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~232_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~232_q\,
	datab => \RAM|ALT_INV_memRAM~744_q\,
	datac => \RAM|ALT_INV_memRAM~1256_q\,
	datad => \RAM|ALT_INV_memRAM~1768_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2119_combout\);

\RAM|memRAM~2779\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2779_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2779_combout\);

\RAM|memRAM~2780\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2780_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2779_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2779_combout\,
	combout => \RAM|memRAM~2780_combout\);

\RAM|memRAM~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~360_q\);

\RAM|memRAM~2811\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2811_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2811_combout\);

\RAM|memRAM~2812\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2812_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2811_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2811_combout\,
	combout => \RAM|memRAM~2812_combout\);

\RAM|memRAM~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~872_q\);

\RAM|memRAM~2843\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2843_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2843_combout\);

\RAM|memRAM~2844\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2844_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2843_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2843_combout\,
	combout => \RAM|memRAM~2844_combout\);

\RAM|memRAM~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1384_q\);

\RAM|memRAM~2875\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2875_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2875_combout\);

\RAM|memRAM~2876\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2876_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2875_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2875_combout\,
	combout => \RAM|memRAM~2876_combout\);

\RAM|memRAM~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1896_q\);

\RAM|memRAM~2120\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2120_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1896_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1384_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~872_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~360_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~360_q\,
	datab => \RAM|ALT_INV_memRAM~872_q\,
	datac => \RAM|ALT_INV_memRAM~1384_q\,
	datad => \RAM|ALT_INV_memRAM~1896_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2120_combout\);

\RAM|memRAM~2787\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2787_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2787_combout\);

\RAM|memRAM~2788\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2788_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2787_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2787_combout\,
	combout => \RAM|memRAM~2788_combout\);

\RAM|memRAM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~488_q\);

\RAM|memRAM~2819\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2819_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2819_combout\);

\RAM|memRAM~2820\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2820_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2819_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2819_combout\,
	combout => \RAM|memRAM~2820_combout\);

\RAM|memRAM~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1000_q\);

\RAM|memRAM~2845\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2845_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2845_combout\);

\RAM|memRAM~2846\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2846_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2845_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2845_combout\,
	combout => \RAM|memRAM~2846_combout\);

\RAM|memRAM~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1512_q\);

\RAM|memRAM~2883\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2883_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2883_combout\);

\RAM|memRAM~2884\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2884_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2883_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2883_combout\,
	combout => \RAM|memRAM~2884_combout\);

\RAM|memRAM~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2024_q\);

\RAM|memRAM~2121\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2121_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2024_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1512_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1000_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~488_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~488_q\,
	datab => \RAM|ALT_INV_memRAM~1000_q\,
	datac => \RAM|ALT_INV_memRAM~1512_q\,
	datad => \RAM|ALT_INV_memRAM~2024_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2121_combout\);

\RAM|memRAM~2122\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2122_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2121_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2120_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2119_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2118_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2118_combout\,
	datab => \RAM|ALT_INV_memRAM~2119_combout\,
	datac => \RAM|ALT_INV_memRAM~2120_combout\,
	datad => \RAM|ALT_INV_memRAM~2121_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2122_combout\);

\RAM|memRAM~2765\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2765_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2765_combout\);

\RAM|memRAM~2766\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2766_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2765_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2765_combout\,
	combout => \RAM|memRAM~2766_combout\);

\RAM|memRAM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~136_q\);

\RAM|memRAM~2797\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2797_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2797_combout\);

\RAM|memRAM~2798\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2798_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2797_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2797_combout\,
	combout => \RAM|memRAM~2798_combout\);

\RAM|memRAM~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~648_q\);

\RAM|memRAM~2847\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2847_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2847_combout\);

\RAM|memRAM~2848\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2848_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2847_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2847_combout\,
	combout => \RAM|memRAM~2848_combout\);

\RAM|memRAM~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1160_q\);

\RAM|memRAM~2861\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2861_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2861_combout\);

\RAM|memRAM~2862\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2862_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2861_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2861_combout\,
	combout => \RAM|memRAM~2862_combout\);

\RAM|memRAM~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1672_q\);

\RAM|memRAM~2123\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2123_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1672_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1160_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~648_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~136_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~136_q\,
	datab => \RAM|ALT_INV_memRAM~648_q\,
	datac => \RAM|ALT_INV_memRAM~1160_q\,
	datad => \RAM|ALT_INV_memRAM~1672_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2123_combout\);

\RAM|memRAM~2773\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2773_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2773_combout\);

\RAM|memRAM~2774\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2774_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2773_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2773_combout\,
	combout => \RAM|memRAM~2774_combout\);

\RAM|memRAM~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~264_q\);

\RAM|memRAM~2805\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2805_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2805_combout\);

\RAM|memRAM~2806\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2806_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2805_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2805_combout\,
	combout => \RAM|memRAM~2806_combout\);

\RAM|memRAM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~776_q\);

\RAM|memRAM~2849\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2849_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2849_combout\);

\RAM|memRAM~2850\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2850_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2849_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2849_combout\,
	combout => \RAM|memRAM~2850_combout\);

\RAM|memRAM~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1288_q\);

\RAM|memRAM~2869\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2869_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2869_combout\);

\RAM|memRAM~2870\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2870_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2869_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2869_combout\,
	combout => \RAM|memRAM~2870_combout\);

\RAM|memRAM~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1800_q\);

\RAM|memRAM~2124\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2124_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1800_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1288_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~776_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~264_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~264_q\,
	datab => \RAM|ALT_INV_memRAM~776_q\,
	datac => \RAM|ALT_INV_memRAM~1288_q\,
	datad => \RAM|ALT_INV_memRAM~1800_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2124_combout\);

\RAM|memRAM~2781\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2781_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2781_combout\);

\RAM|memRAM~2782\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2782_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2781_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2781_combout\,
	combout => \RAM|memRAM~2782_combout\);

\RAM|memRAM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~392_q\);

\RAM|memRAM~2813\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2813_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2813_combout\);

\RAM|memRAM~2814\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2814_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2813_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2813_combout\,
	combout => \RAM|memRAM~2814_combout\);

\RAM|memRAM~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~904_q\);

\RAM|memRAM~2851\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2851_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2851_combout\);

\RAM|memRAM~2852\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2852_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2851_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2851_combout\,
	combout => \RAM|memRAM~2852_combout\);

\RAM|memRAM~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1416_q\);

\RAM|memRAM~2877\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2877_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2877_combout\);

\RAM|memRAM~2878\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2878_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2877_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2877_combout\,
	combout => \RAM|memRAM~2878_combout\);

\RAM|memRAM~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1928_q\);

\RAM|memRAM~2125\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2125_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1928_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1416_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~904_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~392_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~392_q\,
	datab => \RAM|ALT_INV_memRAM~904_q\,
	datac => \RAM|ALT_INV_memRAM~1416_q\,
	datad => \RAM|ALT_INV_memRAM~1928_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2125_combout\);

\RAM|memRAM~2789\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2789_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2789_combout\);

\RAM|memRAM~2790\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2790_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2789_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2789_combout\,
	combout => \RAM|memRAM~2790_combout\);

\RAM|memRAM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~520_q\);

\RAM|memRAM~2821\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2821_combout\ = ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2821_combout\);

\RAM|memRAM~2822\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2822_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2821_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2821_combout\,
	combout => \RAM|memRAM~2822_combout\);

\RAM|memRAM~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1032_q\);

\RAM|memRAM~2853\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2853_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2853_combout\);

\RAM|memRAM~2854\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2854_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2853_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2853_combout\,
	combout => \RAM|memRAM~2854_combout\);

\RAM|memRAM~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1544_q\);

\RAM|memRAM~2885\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2885_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (\R_EX_MEM|DOUT\(131) & (\R_EX_MEM|DOUT\(132) & \R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2885_combout\);

\RAM|memRAM~2886\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2886_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2885_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2885_combout\,
	combout => \RAM|memRAM~2886_combout\);

\RAM|memRAM~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(97),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2056_q\);

\RAM|memRAM~2126\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2126_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2056_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1544_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1032_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~520_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~520_q\,
	datab => \RAM|ALT_INV_memRAM~1032_q\,
	datac => \RAM|ALT_INV_memRAM~1544_q\,
	datad => \RAM|ALT_INV_memRAM~2056_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2126_combout\);

\RAM|memRAM~2127\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2127_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2126_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2125_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2124_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2123_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2123_combout\,
	datab => \RAM|ALT_INV_memRAM~2124_combout\,
	datac => \RAM|ALT_INV_memRAM~2125_combout\,
	datad => \RAM|ALT_INV_memRAM~2126_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2127_combout\);

\RAM|memRAM~2128\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2128_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2127_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2122_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2117_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2112_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2112_combout\,
	datab => \RAM|ALT_INV_memRAM~2117_combout\,
	datac => \RAM|ALT_INV_memRAM~2122_combout\,
	datad => \RAM|ALT_INV_memRAM~2127_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2128_combout\);

\R_MEM_WB|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2128_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(97));

\ULA|bit01|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit00|cout~0_combout\ $ 
-- (!\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010000001010101111100101000100000100000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit00|ALT_INV_cout~0_combout\,
	datac => \ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit01|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(129));

\R_MEM_WB|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(129),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(65));

\UNI_CTRL|pControle[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|pControle[13]~0_combout\ = ( !\REG_IF_ID|DOUT\(33) & ( !\REG_IF_ID|DOUT\(32) & ( (!\REG_IF_ID|DOUT\(42) & (!\REG_IF_ID|DOUT\(37) & (\REG_IF_ID|DOUT\(35) & !\REG_IF_ID|DOUT\(34)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(42),
	datab => \REG_IF_ID|ALT_INV_DOUT\(37),
	datac => \REG_IF_ID|ALT_INV_DOUT\(35),
	datad => \REG_IF_ID|ALT_INV_DOUT\(34),
	datae => \REG_IF_ID|ALT_INV_DOUT\(33),
	dataf => \REG_IF_ID|ALT_INV_DOUT\(32),
	combout => \UNI_CTRL|pControle[13]~0_combout\);

\PC|DOUT[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~0_combout\ = ( \REG_IF_ID|DOUT\(58) & ( \UNI_CTRL|pControle[13]~0_combout\ & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) ) ) # ( !\REG_IF_ID|DOUT\(58) & ( 
-- \UNI_CTRL|pControle[13]~0_combout\ & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & !\REG_IF_ID|DOUT\(60))) ) ) ) # ( \REG_IF_ID|DOUT\(58) & ( !\UNI_CTRL|pControle[13]~0_combout\ & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & 
-- (\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) ) ) # ( !\REG_IF_ID|DOUT\(58) & ( !\UNI_CTRL|pControle[13]~0_combout\ & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000010001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	dataf => \UNI_CTRL|ALT_INV_pControle[13]~0_combout\,
	combout => \PC|DOUT[5]~0_combout\);

\M_PROX_PC|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[1]~1_combout\ = (!\UNI_CTRL|pControle\(13) & (!\PC|DOUT[5]~0_combout\ & (\R_EX_MEM|DOUT\(65)))) # (\UNI_CTRL|pControle\(13) & (((!\PC|DOUT[5]~0_combout\ & \R_EX_MEM|DOUT\(65))) # (\B_REG|saidaA[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011101000011000101110100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_pControle\(13),
	datab => \PC|ALT_INV_DOUT[5]~0_combout\,
	datac => \R_EX_MEM|ALT_INV_DOUT\(65),
	datad => \B_REG|ALT_INV_saidaA[1]~5_combout\,
	combout => \M_PROX_PC|saida_MUX[1]~1_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & 
-- (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(19));

\B_REG|registrador~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[8]~8_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~80_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\B_REG|saidaB[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[8]~8_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(19) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[8]~8_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~80_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[8]~8_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(19),
	datac => \B_REG|ALT_INV_registrador~80_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[8]~8_combout\);

\REG_ID_EX|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[8]~8_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(72));

\R_EX_MEM|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(72),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(104));

\RAM|memRAM~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~47_q\);

\RAM|memRAM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~79_q\);

\RAM|memRAM~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~111_q\);

\RAM|memRAM~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~143_q\);

\RAM|memRAM~2255\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2255_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~143_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~111_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~79_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~47_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~47_q\,
	datab => \RAM|ALT_INV_memRAM~79_q\,
	datac => \RAM|ALT_INV_memRAM~111_q\,
	datad => \RAM|ALT_INV_memRAM~143_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2255_combout\);

\RAM|memRAM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~559_q\);

\RAM|memRAM~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~591_q\);

\RAM|memRAM~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~623_q\);

\RAM|memRAM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~655_q\);

\RAM|memRAM~2256\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2256_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~655_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~623_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~591_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~559_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~559_q\,
	datab => \RAM|ALT_INV_memRAM~591_q\,
	datac => \RAM|ALT_INV_memRAM~623_q\,
	datad => \RAM|ALT_INV_memRAM~655_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2256_combout\);

\RAM|memRAM~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1071_q\);

\RAM|memRAM~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1103_q\);

\RAM|memRAM~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1135_q\);

\RAM|memRAM~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1167_q\);

\RAM|memRAM~2257\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2257_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1167_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1135_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1103_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1071_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1071_q\,
	datab => \RAM|ALT_INV_memRAM~1103_q\,
	datac => \RAM|ALT_INV_memRAM~1135_q\,
	datad => \RAM|ALT_INV_memRAM~1167_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2257_combout\);

\RAM|memRAM~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1583_q\);

\RAM|memRAM~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1615_q\);

\RAM|memRAM~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1647_q\);

\RAM|memRAM~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1679_q\);

\RAM|memRAM~2258\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2258_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1679_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1647_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1615_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1583_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1583_q\,
	datab => \RAM|ALT_INV_memRAM~1615_q\,
	datac => \RAM|ALT_INV_memRAM~1647_q\,
	datad => \RAM|ALT_INV_memRAM~1679_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2258_combout\);

\RAM|memRAM~2259\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2259_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2258_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2257_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2256_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2255_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2255_combout\,
	datab => \RAM|ALT_INV_memRAM~2256_combout\,
	datac => \RAM|ALT_INV_memRAM~2257_combout\,
	datad => \RAM|ALT_INV_memRAM~2258_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2259_combout\);

\RAM|memRAM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~175_q\);

\RAM|memRAM~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~207_q\);

\RAM|memRAM~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~239_q\);

\RAM|memRAM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~271_q\);

\RAM|memRAM~2260\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2260_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~271_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~239_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~207_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~175_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~175_q\,
	datab => \RAM|ALT_INV_memRAM~207_q\,
	datac => \RAM|ALT_INV_memRAM~239_q\,
	datad => \RAM|ALT_INV_memRAM~271_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2260_combout\);

\RAM|memRAM~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~687_q\);

\RAM|memRAM~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~719_q\);

\RAM|memRAM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~751_q\);

\RAM|memRAM~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~783_q\);

\RAM|memRAM~2261\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2261_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~783_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~751_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~719_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~687_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~687_q\,
	datab => \RAM|ALT_INV_memRAM~719_q\,
	datac => \RAM|ALT_INV_memRAM~751_q\,
	datad => \RAM|ALT_INV_memRAM~783_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2261_combout\);

\RAM|memRAM~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1199_q\);

\RAM|memRAM~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1231_q\);

\RAM|memRAM~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1263_q\);

\RAM|memRAM~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1295_q\);

\RAM|memRAM~2262\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2262_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1295_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1263_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1231_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1199_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1199_q\,
	datab => \RAM|ALT_INV_memRAM~1231_q\,
	datac => \RAM|ALT_INV_memRAM~1263_q\,
	datad => \RAM|ALT_INV_memRAM~1295_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2262_combout\);

\RAM|memRAM~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1711_q\);

\RAM|memRAM~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1743_q\);

\RAM|memRAM~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1775_q\);

\RAM|memRAM~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1807_q\);

\RAM|memRAM~2263\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2263_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1807_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1775_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1743_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1711_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1711_q\,
	datab => \RAM|ALT_INV_memRAM~1743_q\,
	datac => \RAM|ALT_INV_memRAM~1775_q\,
	datad => \RAM|ALT_INV_memRAM~1807_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2263_combout\);

\RAM|memRAM~2264\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2264_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2263_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2262_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2261_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2260_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2260_combout\,
	datab => \RAM|ALT_INV_memRAM~2261_combout\,
	datac => \RAM|ALT_INV_memRAM~2262_combout\,
	datad => \RAM|ALT_INV_memRAM~2263_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2264_combout\);

\RAM|memRAM~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~303_q\);

\RAM|memRAM~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~335_q\);

\RAM|memRAM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~367_q\);

\RAM|memRAM~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~399_q\);

\RAM|memRAM~2265\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2265_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~399_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~367_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~335_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~303_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~303_q\,
	datab => \RAM|ALT_INV_memRAM~335_q\,
	datac => \RAM|ALT_INV_memRAM~367_q\,
	datad => \RAM|ALT_INV_memRAM~399_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2265_combout\);

\RAM|memRAM~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~815_q\);

\RAM|memRAM~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~847_q\);

\RAM|memRAM~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~879_q\);

\RAM|memRAM~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~911_q\);

\RAM|memRAM~2266\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2266_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~911_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~879_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~847_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~815_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~815_q\,
	datab => \RAM|ALT_INV_memRAM~847_q\,
	datac => \RAM|ALT_INV_memRAM~879_q\,
	datad => \RAM|ALT_INV_memRAM~911_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2266_combout\);

\RAM|memRAM~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1327_q\);

\RAM|memRAM~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1359_q\);

\RAM|memRAM~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1391_q\);

\RAM|memRAM~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1423_q\);

\RAM|memRAM~2267\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2267_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1423_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1391_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1359_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1327_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1327_q\,
	datab => \RAM|ALT_INV_memRAM~1359_q\,
	datac => \RAM|ALT_INV_memRAM~1391_q\,
	datad => \RAM|ALT_INV_memRAM~1423_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2267_combout\);

\RAM|memRAM~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1839_q\);

\RAM|memRAM~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1871_q\);

\RAM|memRAM~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1903_q\);

\RAM|memRAM~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1935_q\);

\RAM|memRAM~2268\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2268_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1935_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1903_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1871_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1839_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1839_q\,
	datab => \RAM|ALT_INV_memRAM~1871_q\,
	datac => \RAM|ALT_INV_memRAM~1903_q\,
	datad => \RAM|ALT_INV_memRAM~1935_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2268_combout\);

\RAM|memRAM~2269\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2269_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2268_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2267_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2266_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2265_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2265_combout\,
	datab => \RAM|ALT_INV_memRAM~2266_combout\,
	datac => \RAM|ALT_INV_memRAM~2267_combout\,
	datad => \RAM|ALT_INV_memRAM~2268_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2269_combout\);

\RAM|memRAM~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~431_q\);

\RAM|memRAM~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~943_q\);

\RAM|memRAM~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1455_q\);

\RAM|memRAM~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1967_q\);

\RAM|memRAM~2270\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2270_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1967_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1455_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~943_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~431_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~431_q\,
	datab => \RAM|ALT_INV_memRAM~943_q\,
	datac => \RAM|ALT_INV_memRAM~1455_q\,
	datad => \RAM|ALT_INV_memRAM~1967_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2270_combout\);

\RAM|memRAM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~463_q\);

\RAM|memRAM~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~975_q\);

\RAM|memRAM~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1487_q\);

\RAM|memRAM~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1999_q\);

\RAM|memRAM~2271\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2271_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1999_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1487_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~975_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~463_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~463_q\,
	datab => \RAM|ALT_INV_memRAM~975_q\,
	datac => \RAM|ALT_INV_memRAM~1487_q\,
	datad => \RAM|ALT_INV_memRAM~1999_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2271_combout\);

\RAM|memRAM~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~495_q\);

\RAM|memRAM~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1007_q\);

\RAM|memRAM~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1519_q\);

\RAM|memRAM~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2031_q\);

\RAM|memRAM~2272\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2272_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2031_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1519_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1007_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~495_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~495_q\,
	datab => \RAM|ALT_INV_memRAM~1007_q\,
	datac => \RAM|ALT_INV_memRAM~1519_q\,
	datad => \RAM|ALT_INV_memRAM~2031_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2272_combout\);

\RAM|memRAM~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~527_q\);

\RAM|memRAM~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1039_q\);

\RAM|memRAM~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1551_q\);

\RAM|memRAM~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(104),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2063_q\);

\RAM|memRAM~2273\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2273_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2063_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1551_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1039_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~527_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~527_q\,
	datab => \RAM|ALT_INV_memRAM~1039_q\,
	datac => \RAM|ALT_INV_memRAM~1551_q\,
	datad => \RAM|ALT_INV_memRAM~2063_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2273_combout\);

\RAM|memRAM~2274\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2274_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2273_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2272_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2271_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2270_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2270_combout\,
	datab => \RAM|ALT_INV_memRAM~2271_combout\,
	datac => \RAM|ALT_INV_memRAM~2272_combout\,
	datad => \RAM|ALT_INV_memRAM~2273_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2274_combout\);

\RAM|memRAM~2275\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2275_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2274_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2269_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2264_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2259_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2259_combout\,
	datab => \RAM|ALT_INV_memRAM~2264_combout\,
	datac => \RAM|ALT_INV_memRAM~2269_combout\,
	datad => \RAM|ALT_INV_memRAM~2274_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2275_combout\);

\R_MEM_WB|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2275_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(104));

\ULA|bit07|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit07|cout~combout\ = ( \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ & ( ((!\ULA|bit05|cout~combout\ & ((\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit05|cout~combout\ & 
-- (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\) ) ) # ( !\ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ & ( (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\ & 
-- ((!\ULA|bit05|cout~combout\ & ((\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit05|cout~combout\ & (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit05|ALT_INV_cout~combout\,
	datab => \ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit07|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit07|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit07|cout~combout\);

\ULA|bit08|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(72)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(184)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(72),
	combout => \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit08|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(40))) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(40)))) ) ) ) # ( \ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\ULA|bit07|cout~combout\ $ (!\REG_ID_EX|DOUT\(40))))) ) ) ) # ( !\ULA|bit08|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\ULA|bit07|cout~combout\ $ (\REG_ID_EX|DOUT\(40))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100100001000100100000010001001000100111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datac => \ULA|bit07|ALT_INV_cout~combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(40),
	datae => \ULA|bit08|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit08|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(136));

\R_MEM_WB|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(136),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(72));

\INC_PC4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~1_sumout\ = SUM(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \INC_PC4|Add0~2\ = CARRY(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \INC_PC4|Add0~1_sumout\,
	cout => \INC_PC4|Add0~2\);

\INC_PC4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~5_sumout\ = SUM(( \PC|DOUT\(3) ) + ( GND ) + ( \INC_PC4|Add0~2\ ))
-- \INC_PC4|Add0~6\ = CARRY(( \PC|DOUT\(3) ) + ( GND ) + ( \INC_PC4|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(3),
	cin => \INC_PC4|Add0~2\,
	sumout => \INC_PC4|Add0~5_sumout\,
	cout => \INC_PC4|Add0~6\);

\INC_PC4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~9_sumout\ = SUM(( \PC|DOUT\(4) ) + ( GND ) + ( \INC_PC4|Add0~6\ ))
-- \INC_PC4|Add0~10\ = CARRY(( \PC|DOUT\(4) ) + ( GND ) + ( \INC_PC4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(4),
	cin => \INC_PC4|Add0~6\,
	sumout => \INC_PC4|Add0~9_sumout\,
	cout => \INC_PC4|Add0~10\);

\INC_PC4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~13_sumout\ = SUM(( \PC|DOUT\(5) ) + ( GND ) + ( \INC_PC4|Add0~10\ ))
-- \INC_PC4|Add0~14\ = CARRY(( \PC|DOUT\(5) ) + ( GND ) + ( \INC_PC4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(5),
	cin => \INC_PC4|Add0~10\,
	sumout => \INC_PC4|Add0~13_sumout\,
	cout => \INC_PC4|Add0~14\);

\INC_PC4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~17_sumout\ = SUM(( \PC|DOUT\(6) ) + ( GND ) + ( \INC_PC4|Add0~14\ ))
-- \INC_PC4|Add0~18\ = CARRY(( \PC|DOUT\(6) ) + ( GND ) + ( \INC_PC4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(6),
	cin => \INC_PC4|Add0~14\,
	sumout => \INC_PC4|Add0~17_sumout\,
	cout => \INC_PC4|Add0~18\);

\INC_PC4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~21_sumout\ = SUM(( \PC|DOUT\(7) ) + ( GND ) + ( \INC_PC4|Add0~18\ ))
-- \INC_PC4|Add0~22\ = CARRY(( \PC|DOUT\(7) ) + ( GND ) + ( \INC_PC4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(7),
	cin => \INC_PC4|Add0~18\,
	sumout => \INC_PC4|Add0~21_sumout\,
	cout => \INC_PC4|Add0~22\);

\REG_IF_ID|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~21_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(7));

\REG_ID_EX|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(7),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(7));

\REG_IF_ID|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~17_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(6));

\REG_ID_EX|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(6),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(6));

\REG_IF_ID|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~13_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(5));

\REG_ID_EX|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(5),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(5));

\REG_IF_ID|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~9_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(4));

\REG_ID_EX|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(4),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(4));

\REG_IF_ID|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~5_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(3));

\REG_ID_EX|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(3),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(3));

\REG_IF_ID|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~1_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(2));

\REG_ID_EX|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(2),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(2));

\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \REG_ID_EX|DOUT\(2) ) + ( \REG_ID_EX|DOUT\(180) ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \REG_ID_EX|DOUT\(2) ) + ( \REG_ID_EX|DOUT\(180) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(2),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(180),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \REG_ID_EX|DOUT\(3) ) + ( \REG_ID_EX|DOUT\(181) ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \REG_ID_EX|DOUT\(3) ) + ( \REG_ID_EX|DOUT\(181) ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(3),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(181),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \REG_ID_EX|DOUT\(4) ) + ( \REG_ID_EX|DOUT\(182) ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \REG_ID_EX|DOUT\(4) ) + ( \REG_ID_EX|DOUT\(182) ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(4),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(182),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \REG_ID_EX|DOUT\(5) ) + ( \REG_ID_EX|DOUT\(183) ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \REG_ID_EX|DOUT\(5) ) + ( \REG_ID_EX|DOUT\(183) ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(5),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(183),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \REG_ID_EX|DOUT\(6) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \REG_ID_EX|DOUT\(6) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(6),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(184),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \REG_ID_EX|DOUT\(7) ) + ( \REG_ID_EX|DOUT\(185) ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \REG_ID_EX|DOUT\(7) ) + ( \REG_ID_EX|DOUT\(185) ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(7),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(185),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \REG_ID_EX|DOUT\(8) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \REG_ID_EX|DOUT\(8) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(8),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(184),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

\R_EX_MEM|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~25_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(72));

\REG_ID_EX|DOUT[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|Equal10~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(162));

\R_EX_MEM|DOUT[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(162),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(172));

\REG_ID_EX|DOUT[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|Equal9~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(163));

\R_EX_MEM|DOUT[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(163),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(171));

\PC|DOUT[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~2_combout\ = ( \R_EX_MEM|DOUT\(171) & ( (!\UNI_CTRL|pControle\(13) & ((\R_EX_MEM|DOUT\(170)) # (\UNI_CTRL|Equal3~0_combout\))) ) ) # ( !\R_EX_MEM|DOUT\(171) & ( (!\UNI_CTRL|pControle\(13) & (((\R_EX_MEM|DOUT\(170) & \R_EX_MEM|DOUT\(172))) # 
-- (\UNI_CTRL|Equal3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001100010011000100110001000100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_Equal3~0_combout\,
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \R_EX_MEM|ALT_INV_DOUT\(170),
	datad => \R_EX_MEM|ALT_INV_DOUT\(172),
	datae => \R_EX_MEM|ALT_INV_DOUT\(171),
	combout => \PC|DOUT[5]~2_combout\);

\M_PROX_PC|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[8]~8_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(42) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[8]~19_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(72) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[8]~19_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(42),
	datac => \INC_PC4|ALT_INV_Add0~25_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(72),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[8]~8_combout\);

\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[8]~8_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

\INC_PC4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~25_sumout\ = SUM(( \PC|DOUT\(8) ) + ( GND ) + ( \INC_PC4|Add0~22\ ))
-- \INC_PC4|Add0~26\ = CARRY(( \PC|DOUT\(8) ) + ( GND ) + ( \INC_PC4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(8),
	cin => \INC_PC4|Add0~22\,
	sumout => \INC_PC4|Add0~25_sumout\,
	cout => \INC_PC4|Add0~26\);

\REG_IF_ID|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~25_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(8));

\REG_ID_EX|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(8),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(8));

\R_EX_MEM|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(8),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(8));

\R_MEM_WB|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(8),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(8));

\M_DD_ESCR|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[8]~8_combout\ = ( \R_MEM_WB|DOUT\(8) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(72)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(104))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(8) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(72)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(104))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(104),
	datad => \R_MEM_WB|ALT_INV_DOUT\(72),
	datae => \R_MEM_WB|ALT_INV_DOUT\(8),
	combout => \M_DD_ESCR|saida_MUX[8]~8_combout\);

\ROM|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~5_combout\ = ( !\PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~5_combout\);

\REG_IF_ID|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~5_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(57));

\ROM|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~20_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (((\PC|DOUT\(3) & \PC|DOUT\(2))) # (\PC|DOUT\(4)))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2))) # (\PC|DOUT\(4) & (\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001100101011000000001000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~20_combout\);

\REG_IF_ID|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~20_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(53));

\ROM|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~19_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (\PC|DOUT\(2))))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( ((!\PC|DOUT\(5) & (\PC|DOUT\(3) & \PC|DOUT\(2))) # (\PC|DOUT\(5) & (!\PC|DOUT\(3)))) # (\PC|DOUT\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101111011000000001000000000001000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~19_combout\);

\REG_IF_ID|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~19_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(56));

\ROM|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~8_combout\ = ( !\PC|DOUT\(5) & ( !\PC|DOUT\(6) & ( (\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(7),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~8_combout\);

\REG_IF_ID|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~8_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(55));

\ROM|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~9_combout\ = ( !\PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(3) & 
-- (\PC|DOUT\(2) & (\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~9_combout\);

\REG_IF_ID|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~9_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(54));

\B_REG|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal2~0_combout\ = ( !\REG_IF_ID|DOUT\(53) & ( (!\REG_IF_ID|DOUT\(57) & (!\REG_IF_ID|DOUT\(56) & (!\REG_IF_ID|DOUT\(55) & !\REG_IF_ID|DOUT\(54)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(57),
	datab => \REG_IF_ID|ALT_INV_DOUT\(56),
	datac => \REG_IF_ID|ALT_INV_DOUT\(55),
	datad => \REG_IF_ID|ALT_INV_DOUT\(54),
	datae => \REG_IF_ID|ALT_INV_DOUT\(53),
	combout => \B_REG|Equal2~0_combout\);

\B_REG|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal5~0_combout\ = ( \R_MEM_WB|DOUT\(130) & ( \R_MEM_WB|DOUT\(131) & ( (\REG_IF_ID|DOUT\(56) & (\REG_IF_ID|DOUT\(55) & (!\REG_IF_ID|DOUT\(54) $ (\R_MEM_WB|DOUT\(129))))) ) ) ) # ( !\R_MEM_WB|DOUT\(130) & ( \R_MEM_WB|DOUT\(131) & ( 
-- (\REG_IF_ID|DOUT\(56) & (!\REG_IF_ID|DOUT\(55) & (!\REG_IF_ID|DOUT\(54) $ (\R_MEM_WB|DOUT\(129))))) ) ) ) # ( \R_MEM_WB|DOUT\(130) & ( !\R_MEM_WB|DOUT\(131) & ( (!\REG_IF_ID|DOUT\(56) & (\REG_IF_ID|DOUT\(55) & (!\REG_IF_ID|DOUT\(54) $ 
-- (\R_MEM_WB|DOUT\(129))))) ) ) ) # ( !\R_MEM_WB|DOUT\(130) & ( !\R_MEM_WB|DOUT\(131) & ( (!\REG_IF_ID|DOUT\(56) & (!\REG_IF_ID|DOUT\(55) & (!\REG_IF_ID|DOUT\(54) $ (\R_MEM_WB|DOUT\(129))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(56),
	datab => \REG_IF_ID|ALT_INV_DOUT\(55),
	datac => \REG_IF_ID|ALT_INV_DOUT\(54),
	datad => \R_MEM_WB|ALT_INV_DOUT\(129),
	datae => \R_MEM_WB|ALT_INV_DOUT\(130),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(131),
	combout => \B_REG|Equal5~0_combout\);

\B_REG|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|Equal5~1_combout\ = ( !\B_REG|Equal2~0_combout\ & ( \B_REG|Equal5~0_combout\ & ( (!\REG_IF_ID|DOUT\(57) & (!\R_MEM_WB|DOUT\(132) & (!\REG_IF_ID|DOUT\(53) $ (\R_MEM_WB|DOUT\(128))))) # (\REG_IF_ID|DOUT\(57) & (\R_MEM_WB|DOUT\(132) & 
-- (!\REG_IF_ID|DOUT\(53) $ (\R_MEM_WB|DOUT\(128))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(57),
	datab => \REG_IF_ID|ALT_INV_DOUT\(53),
	datac => \R_MEM_WB|ALT_INV_DOUT\(128),
	datad => \R_MEM_WB|ALT_INV_DOUT\(132),
	datae => \B_REG|ALT_INV_Equal2~0_combout\,
	dataf => \B_REG|ALT_INV_Equal5~0_combout\,
	combout => \B_REG|Equal5~1_combout\);

\B_REG|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => VCC,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~38_q\);

\B_REG|registrador_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(132),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(9));

\B_REG|registrador_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~5_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(10));

\B_REG|registrador_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(135),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(0));

\B_REG|registrador_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(128),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(1));

\B_REG|registrador_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~20_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(2));

\B_REG|registrador_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(129),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(3));

\B_REG|registrador_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~9_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(4));

\B_REG|registrador~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~104_combout\ = ( \B_REG|registrador_rtl_0_bypass\(4) & ( (\B_REG|registrador_rtl_0_bypass\(0) & (\B_REG|registrador_rtl_0_bypass\(3) & (!\B_REG|registrador_rtl_0_bypass\(1) $ (\B_REG|registrador_rtl_0_bypass\(2))))) ) ) # ( 
-- !\B_REG|registrador_rtl_0_bypass\(4) & ( (\B_REG|registrador_rtl_0_bypass\(0) & (!\B_REG|registrador_rtl_0_bypass\(3) & (!\B_REG|registrador_rtl_0_bypass\(1) $ (\B_REG|registrador_rtl_0_bypass\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000000000000100000101000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(0),
	datab => \B_REG|ALT_INV_registrador_rtl_0_bypass\(1),
	datac => \B_REG|ALT_INV_registrador_rtl_0_bypass\(2),
	datad => \B_REG|ALT_INV_registrador_rtl_0_bypass\(3),
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(4),
	combout => \B_REG|registrador~104_combout\);

\B_REG|registrador_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(130),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(5));

\B_REG|registrador_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~8_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(6));

\B_REG|registrador_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_MEM_WB|DOUT\(131),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(7));

\B_REG|registrador_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~19_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(8));

\B_REG|registrador~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~105_combout\ = (!\B_REG|registrador_rtl_0_bypass\(5) & (!\B_REG|registrador_rtl_0_bypass\(6) & (!\B_REG|registrador_rtl_0_bypass\(7) $ (\B_REG|registrador_rtl_0_bypass\(8))))) # (\B_REG|registrador_rtl_0_bypass\(5) & 
-- (\B_REG|registrador_rtl_0_bypass\(6) & (!\B_REG|registrador_rtl_0_bypass\(7) $ (\B_REG|registrador_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(5),
	datab => \B_REG|ALT_INV_registrador_rtl_0_bypass\(6),
	datac => \B_REG|ALT_INV_registrador_rtl_0_bypass\(7),
	datad => \B_REG|ALT_INV_registrador_rtl_0_bypass\(8),
	combout => \B_REG|registrador~105_combout\);

\B_REG|registrador~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~106_combout\ = (\B_REG|registrador~104_combout\ & (\B_REG|registrador~105_combout\ & (!\B_REG|registrador_rtl_0_bypass\(9) $ (\B_REG|registrador_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001001000000000000100100000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(9),
	datab => \B_REG|ALT_INV_registrador_rtl_0_bypass\(10),
	datac => \B_REG|ALT_INV_registrador~104_combout\,
	datad => \B_REG|ALT_INV_registrador~105_combout\,
	combout => \B_REG|registrador~106_combout\);

\B_REG|saidaA[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[18]~0_combout\ = ((\B_REG|registrador~38_q\ & !\B_REG|registrador~106_combout\)) # (\B_REG|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_Equal2~0_combout\,
	datab => \B_REG|ALT_INV_registrador~38_q\,
	datac => \B_REG|ALT_INV_registrador~106_combout\,
	combout => \B_REG|saidaA[18]~0_combout\);

\B_REG|saidaA[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[18]~1_combout\ = (!\B_REG|Equal2~0_combout\ & ((\B_REG|registrador~106_combout\) # (\B_REG|registrador~38_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_Equal2~0_combout\,
	datab => \B_REG|ALT_INV_registrador~38_q\,
	datac => \B_REG|ALT_INV_registrador~106_combout\,
	combout => \B_REG|saidaA[18]~1_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\B_REG|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[8]~8_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~47_q\);

\B_REG|registrador_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(19));

\B_REG|saidaA[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[8]~18_combout\ = ( \B_REG|registrador_rtl_0_bypass\(19) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~47_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(19) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~47_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~47_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(19),
	combout => \B_REG|saidaA[8]~18_combout\);

\B_REG|saidaA[8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[8]~19_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[8]~18_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[8]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[8]~8_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[8]~18_combout\,
	combout => \B_REG|saidaA[8]~19_combout\);

\REG_ID_EX|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[8]~19_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(40));

\ULA|bit08|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit08|cout~0_combout\ = ( \REG_ID_EX|DOUT\(40) & ( \REG_ID_EX|DOUT\(72) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184) & \REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(40) & ( 
-- \REG_ID_EX|DOUT\(72) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167)) # (\REG_ID_EX|DOUT\(184))))) ) ) ) # ( \REG_ID_EX|DOUT\(40) & ( !\REG_ID_EX|DOUT\(72) & ( !\ULAcntrl|saida[3]~0_combout\ $ 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184)) # (!\REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(40) & ( !\REG_ID_EX|DOUT\(72) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (((\REG_ID_EX|DOUT\(184) & 
-- \REG_ID_EX|DOUT\(167))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001110010010011011011000110001110010011100111000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(40),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(72),
	combout => \ULA|bit08|cout~0_combout\);

\ULA|bit08|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit08|cout~1_combout\ = ( \ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit08|cout~0_combout\ & ( ((!\ULA|bit05|cout~combout\ & ((\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\))) # 
-- (\ULA|bit05|cout~combout\ & (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit07|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit08|cout~0_combout\ & ( 
-- (\ULA|bit07|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit05|cout~combout\ & ((\ULA|bit06|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit05|cout~combout\ & (\ULA|bit06|MUX_INV_A|saida_MUX~0_combout\ & 
-- \ULA|bit06|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit05|ALT_INV_cout~combout\,
	datab => \ULA|bit06|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit06|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit07|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit07|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit08|ALT_INV_cout~0_combout\,
	combout => \ULA|bit08|cout~1_combout\);

\ULA|bit08|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit08|cout~2_combout\ = ( \REG_ID_EX|DOUT\(40) & ( \REG_ID_EX|DOUT\(72) & ( (!\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184) & \REG_ID_EX|DOUT\(167)))))) ) ) ) # ( !\REG_ID_EX|DOUT\(40) & ( 
-- \REG_ID_EX|DOUT\(72) & ( (\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184) & \REG_ID_EX|DOUT\(167)))))) ) ) ) # ( \REG_ID_EX|DOUT\(40) & ( !\REG_ID_EX|DOUT\(72) & ( (!\ULAcntrl|saida[3]~0_combout\ & 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184)) # (!\REG_ID_EX|DOUT\(167)))))) ) ) ) # ( !\REG_ID_EX|DOUT\(40) & ( !\REG_ID_EX|DOUT\(72) & ( (\ULAcntrl|saida[3]~0_combout\ & (!\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(184)) # 
-- (!\REG_ID_EX|DOUT\(167)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000001001100100000110001000000101100010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(40),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(72),
	combout => \ULA|bit08|cout~2_combout\);

\B_REG|registrador_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(20));

\B_REG|registrador~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[9]~9_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~81_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\B_REG|saidaB[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[9]~9_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(20) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[9]~9_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~81_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[9]~9_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(20),
	datac => \B_REG|ALT_INV_registrador~81_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[9]~9_combout\);

\REG_ID_EX|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[9]~9_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(73));

\R_EX_MEM|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(73),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(105));

\RAM|memRAM~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~48_q\);

\RAM|memRAM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~176_q\);

\RAM|memRAM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~304_q\);

\RAM|memRAM~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~432_q\);

\RAM|memRAM~2276\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2276_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~432_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~304_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~176_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~48_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~48_q\,
	datab => \RAM|ALT_INV_memRAM~176_q\,
	datac => \RAM|ALT_INV_memRAM~304_q\,
	datad => \RAM|ALT_INV_memRAM~432_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2276_combout\);

\RAM|memRAM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~80_q\);

\RAM|memRAM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~208_q\);

\RAM|memRAM~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~336_q\);

\RAM|memRAM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~464_q\);

\RAM|memRAM~2277\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2277_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~464_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~336_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~208_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~80_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~80_q\,
	datab => \RAM|ALT_INV_memRAM~208_q\,
	datac => \RAM|ALT_INV_memRAM~336_q\,
	datad => \RAM|ALT_INV_memRAM~464_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2277_combout\);

\RAM|memRAM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~112_q\);

\RAM|memRAM~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~240_q\);

\RAM|memRAM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~368_q\);

\RAM|memRAM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~496_q\);

\RAM|memRAM~2278\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2278_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~496_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~368_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~240_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~112_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~112_q\,
	datab => \RAM|ALT_INV_memRAM~240_q\,
	datac => \RAM|ALT_INV_memRAM~368_q\,
	datad => \RAM|ALT_INV_memRAM~496_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2278_combout\);

\RAM|memRAM~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~144_q\);

\RAM|memRAM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~272_q\);

\RAM|memRAM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~400_q\);

\RAM|memRAM~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~528_q\);

\RAM|memRAM~2279\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2279_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~528_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~400_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~272_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~144_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~144_q\,
	datab => \RAM|ALT_INV_memRAM~272_q\,
	datac => \RAM|ALT_INV_memRAM~400_q\,
	datad => \RAM|ALT_INV_memRAM~528_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2279_combout\);

\RAM|memRAM~2280\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2280_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2279_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2278_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2277_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2276_combout\,
	datab => \RAM|ALT_INV_memRAM~2277_combout\,
	datac => \RAM|ALT_INV_memRAM~2278_combout\,
	datad => \RAM|ALT_INV_memRAM~2279_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2280_combout\);

\RAM|memRAM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~560_q\);

\RAM|memRAM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~688_q\);

\RAM|memRAM~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~816_q\);

\RAM|memRAM~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~944_q\);

\RAM|memRAM~2281\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2281_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~944_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~816_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~688_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~560_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~560_q\,
	datab => \RAM|ALT_INV_memRAM~688_q\,
	datac => \RAM|ALT_INV_memRAM~816_q\,
	datad => \RAM|ALT_INV_memRAM~944_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2281_combout\);

\RAM|memRAM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~592_q\);

\RAM|memRAM~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~720_q\);

\RAM|memRAM~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~848_q\);

\RAM|memRAM~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~976_q\);

\RAM|memRAM~2282\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2282_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~976_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~848_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~720_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~592_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~592_q\,
	datab => \RAM|ALT_INV_memRAM~720_q\,
	datac => \RAM|ALT_INV_memRAM~848_q\,
	datad => \RAM|ALT_INV_memRAM~976_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2282_combout\);

\RAM|memRAM~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~624_q\);

\RAM|memRAM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~752_q\);

\RAM|memRAM~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~880_q\);

\RAM|memRAM~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1008_q\);

\RAM|memRAM~2283\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2283_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1008_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~880_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~752_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~624_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~624_q\,
	datab => \RAM|ALT_INV_memRAM~752_q\,
	datac => \RAM|ALT_INV_memRAM~880_q\,
	datad => \RAM|ALT_INV_memRAM~1008_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2283_combout\);

\RAM|memRAM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~656_q\);

\RAM|memRAM~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~784_q\);

\RAM|memRAM~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~912_q\);

\RAM|memRAM~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1040_q\);

\RAM|memRAM~2284\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2284_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1040_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~912_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~784_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~656_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~656_q\,
	datab => \RAM|ALT_INV_memRAM~784_q\,
	datac => \RAM|ALT_INV_memRAM~912_q\,
	datad => \RAM|ALT_INV_memRAM~1040_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2284_combout\);

\RAM|memRAM~2285\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2285_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2284_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2283_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2282_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2281_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2281_combout\,
	datab => \RAM|ALT_INV_memRAM~2282_combout\,
	datac => \RAM|ALT_INV_memRAM~2283_combout\,
	datad => \RAM|ALT_INV_memRAM~2284_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2285_combout\);

\RAM|memRAM~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1072_q\);

\RAM|memRAM~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1104_q\);

\RAM|memRAM~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1136_q\);

\RAM|memRAM~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1168_q\);

\RAM|memRAM~2286\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2286_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1168_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1136_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1104_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1072_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1072_q\,
	datab => \RAM|ALT_INV_memRAM~1104_q\,
	datac => \RAM|ALT_INV_memRAM~1136_q\,
	datad => \RAM|ALT_INV_memRAM~1168_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2286_combout\);

\RAM|memRAM~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1200_q\);

\RAM|memRAM~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1232_q\);

\RAM|memRAM~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1264_q\);

\RAM|memRAM~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1296_q\);

\RAM|memRAM~2287\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2287_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1296_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1264_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1232_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1200_q\,
	datab => \RAM|ALT_INV_memRAM~1232_q\,
	datac => \RAM|ALT_INV_memRAM~1264_q\,
	datad => \RAM|ALT_INV_memRAM~1296_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2287_combout\);

\RAM|memRAM~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1328_q\);

\RAM|memRAM~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1360_q\);

\RAM|memRAM~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1392_q\);

\RAM|memRAM~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1424_q\);

\RAM|memRAM~2288\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2288_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1424_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1392_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1360_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1328_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1328_q\,
	datab => \RAM|ALT_INV_memRAM~1360_q\,
	datac => \RAM|ALT_INV_memRAM~1392_q\,
	datad => \RAM|ALT_INV_memRAM~1424_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2288_combout\);

\RAM|memRAM~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1456_q\);

\RAM|memRAM~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1488_q\);

\RAM|memRAM~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1520_q\);

\RAM|memRAM~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1552_q\);

\RAM|memRAM~2289\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2289_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1552_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1520_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1488_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1456_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1456_q\,
	datab => \RAM|ALT_INV_memRAM~1488_q\,
	datac => \RAM|ALT_INV_memRAM~1520_q\,
	datad => \RAM|ALT_INV_memRAM~1552_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2289_combout\);

\RAM|memRAM~2290\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2290_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2289_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2288_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2287_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2286_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2286_combout\,
	datab => \RAM|ALT_INV_memRAM~2287_combout\,
	datac => \RAM|ALT_INV_memRAM~2288_combout\,
	datad => \RAM|ALT_INV_memRAM~2289_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2290_combout\);

\RAM|memRAM~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1584_q\);

\RAM|memRAM~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1712_q\);

\RAM|memRAM~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1840_q\);

\RAM|memRAM~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1968_q\);

\RAM|memRAM~2291\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2291_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1968_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1840_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1712_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1584_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1584_q\,
	datab => \RAM|ALT_INV_memRAM~1712_q\,
	datac => \RAM|ALT_INV_memRAM~1840_q\,
	datad => \RAM|ALT_INV_memRAM~1968_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2291_combout\);

\RAM|memRAM~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1616_q\);

\RAM|memRAM~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1744_q\);

\RAM|memRAM~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1872_q\);

\RAM|memRAM~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2000_q\);

\RAM|memRAM~2292\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2292_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2000_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1872_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1744_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1616_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1616_q\,
	datab => \RAM|ALT_INV_memRAM~1744_q\,
	datac => \RAM|ALT_INV_memRAM~1872_q\,
	datad => \RAM|ALT_INV_memRAM~2000_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2292_combout\);

\RAM|memRAM~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1648_q\);

\RAM|memRAM~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1776_q\);

\RAM|memRAM~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1904_q\);

\RAM|memRAM~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2032_q\);

\RAM|memRAM~2293\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2293_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2032_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1904_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1776_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1648_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1648_q\,
	datab => \RAM|ALT_INV_memRAM~1776_q\,
	datac => \RAM|ALT_INV_memRAM~1904_q\,
	datad => \RAM|ALT_INV_memRAM~2032_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2293_combout\);

\RAM|memRAM~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1680_q\);

\RAM|memRAM~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1808_q\);

\RAM|memRAM~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1936_q\);

\RAM|memRAM~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(105),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2064_q\);

\RAM|memRAM~2294\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2294_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2064_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1936_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1808_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1680_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1680_q\,
	datab => \RAM|ALT_INV_memRAM~1808_q\,
	datac => \RAM|ALT_INV_memRAM~1936_q\,
	datad => \RAM|ALT_INV_memRAM~2064_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2294_combout\);

\RAM|memRAM~2295\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2295_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2294_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2293_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2292_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2291_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2291_combout\,
	datab => \RAM|ALT_INV_memRAM~2292_combout\,
	datac => \RAM|ALT_INV_memRAM~2293_combout\,
	datad => \RAM|ALT_INV_memRAM~2294_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2295_combout\);

\RAM|memRAM~2296\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2296_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2295_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2290_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2285_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2280_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2280_combout\,
	datab => \RAM|ALT_INV_memRAM~2285_combout\,
	datac => \RAM|ALT_INV_memRAM~2290_combout\,
	datad => \RAM|ALT_INV_memRAM~2295_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2296_combout\);

\R_MEM_WB|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2296_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(105));

\ULA|bit09|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(73)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(195)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(195),
	datad => \REG_ID_EX|ALT_INV_DOUT\(73),
	combout => \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit09|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ $ (((\ULA|bit08|cout~2_combout\) # (\ULA|bit08|cout~1_combout\))))) ) ) ) # ( !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ $ (((!\ULA|bit08|cout~1_combout\ & !\ULA|bit08|cout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000100000000010101000000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit08|ALT_INV_cout~1_combout\,
	datac => \ULA|bit08|ALT_INV_cout~2_combout\,
	datad => \ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit09|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(137));

\R_MEM_WB|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(137),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(73));

\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \REG_ID_EX|DOUT\(9) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \REG_ID_EX|DOUT\(9) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(9),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(195),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

\R_EX_MEM|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~29_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(73));

\M_PROX_PC|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[9]~9_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(47) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[9]~21_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(73) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[9]~21_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(47),
	datac => \INC_PC4|ALT_INV_Add0~29_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(73),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[9]~9_combout\);

\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[9]~9_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

\INC_PC4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~29_sumout\ = SUM(( \PC|DOUT\(9) ) + ( GND ) + ( \INC_PC4|Add0~26\ ))
-- \INC_PC4|Add0~30\ = CARRY(( \PC|DOUT\(9) ) + ( GND ) + ( \INC_PC4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(9),
	cin => \INC_PC4|Add0~26\,
	sumout => \INC_PC4|Add0~29_sumout\,
	cout => \INC_PC4|Add0~30\);

\REG_IF_ID|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~29_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(9));

\REG_ID_EX|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(9),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(9));

\R_EX_MEM|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(9),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(9));

\R_MEM_WB|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(9),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(9));

\M_DD_ESCR|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[9]~9_combout\ = ( \R_MEM_WB|DOUT\(9) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(73)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(105))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(9) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(73)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(105))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(105),
	datad => \R_MEM_WB|ALT_INV_DOUT\(73),
	datae => \R_MEM_WB|ALT_INV_DOUT\(9),
	combout => \M_DD_ESCR|saida_MUX[9]~9_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\B_REG|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[9]~9_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~48_q\);

\B_REG|registrador_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(20));

\B_REG|saidaA[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[9]~20_combout\ = ( \B_REG|registrador_rtl_0_bypass\(20) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~48_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(20) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~48_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~48_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(20),
	combout => \B_REG|saidaA[9]~20_combout\);

\B_REG|saidaA[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[9]~21_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[9]~20_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[9]~9_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[9]~20_combout\,
	combout => \B_REG|saidaA[9]~21_combout\);

\REG_ID_EX|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[9]~21_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(41));

\ULA|bit09|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(41))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(41),
	combout => \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(21));

\B_REG|registrador~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[10]~10_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~82_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\B_REG|saidaB[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[10]~10_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(21) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[10]~10_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~82_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[10]~10_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(21),
	datac => \B_REG|ALT_INV_registrador~82_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[10]~10_combout\);

\REG_ID_EX|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[10]~10_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(74));

\R_EX_MEM|DOUT[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(74),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(106));

\RAM|memRAM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~49_q\);

\RAM|memRAM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~561_q\);

\RAM|memRAM~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1073_q\);

\RAM|memRAM~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1585_q\);

\RAM|memRAM~2297\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2297_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1585_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1073_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~561_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~49_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~49_q\,
	datab => \RAM|ALT_INV_memRAM~561_q\,
	datac => \RAM|ALT_INV_memRAM~1073_q\,
	datad => \RAM|ALT_INV_memRAM~1585_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2297_combout\);

\RAM|memRAM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~177_q\);

\RAM|memRAM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~689_q\);

\RAM|memRAM~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1201_q\);

\RAM|memRAM~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1713_q\);

\RAM|memRAM~2298\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2298_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1713_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1201_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~689_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~177_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~177_q\,
	datab => \RAM|ALT_INV_memRAM~689_q\,
	datac => \RAM|ALT_INV_memRAM~1201_q\,
	datad => \RAM|ALT_INV_memRAM~1713_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2298_combout\);

\RAM|memRAM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~305_q\);

\RAM|memRAM~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~817_q\);

\RAM|memRAM~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1329_q\);

\RAM|memRAM~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1841_q\);

\RAM|memRAM~2299\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2299_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1841_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1329_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~817_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~305_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~305_q\,
	datab => \RAM|ALT_INV_memRAM~817_q\,
	datac => \RAM|ALT_INV_memRAM~1329_q\,
	datad => \RAM|ALT_INV_memRAM~1841_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2299_combout\);

\RAM|memRAM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~433_q\);

\RAM|memRAM~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~945_q\);

\RAM|memRAM~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1457_q\);

\RAM|memRAM~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1969_q\);

\RAM|memRAM~2300\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2300_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1969_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1457_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~945_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~433_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~433_q\,
	datab => \RAM|ALT_INV_memRAM~945_q\,
	datac => \RAM|ALT_INV_memRAM~1457_q\,
	datad => \RAM|ALT_INV_memRAM~1969_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2300_combout\);

\RAM|memRAM~2301\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2301_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2300_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2299_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2298_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2297_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2297_combout\,
	datab => \RAM|ALT_INV_memRAM~2298_combout\,
	datac => \RAM|ALT_INV_memRAM~2299_combout\,
	datad => \RAM|ALT_INV_memRAM~2300_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2301_combout\);

\RAM|memRAM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~81_q\);

\RAM|memRAM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~593_q\);

\RAM|memRAM~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1105_q\);

\RAM|memRAM~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1617_q\);

\RAM|memRAM~2302\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2302_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1617_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1105_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~593_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~81_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~81_q\,
	datab => \RAM|ALT_INV_memRAM~593_q\,
	datac => \RAM|ALT_INV_memRAM~1105_q\,
	datad => \RAM|ALT_INV_memRAM~1617_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2302_combout\);

\RAM|memRAM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~209_q\);

\RAM|memRAM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~721_q\);

\RAM|memRAM~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1233_q\);

\RAM|memRAM~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1745_q\);

\RAM|memRAM~2303\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2303_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1745_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1233_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~721_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~209_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~209_q\,
	datab => \RAM|ALT_INV_memRAM~721_q\,
	datac => \RAM|ALT_INV_memRAM~1233_q\,
	datad => \RAM|ALT_INV_memRAM~1745_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2303_combout\);

\RAM|memRAM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~337_q\);

\RAM|memRAM~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~849_q\);

\RAM|memRAM~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1361_q\);

\RAM|memRAM~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1873_q\);

\RAM|memRAM~2304\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2304_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1873_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1361_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~849_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~337_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~337_q\,
	datab => \RAM|ALT_INV_memRAM~849_q\,
	datac => \RAM|ALT_INV_memRAM~1361_q\,
	datad => \RAM|ALT_INV_memRAM~1873_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2304_combout\);

\RAM|memRAM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~465_q\);

\RAM|memRAM~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~977_q\);

\RAM|memRAM~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1489_q\);

\RAM|memRAM~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2001_q\);

\RAM|memRAM~2305\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2305_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2001_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1489_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~977_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~465_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~465_q\,
	datab => \RAM|ALT_INV_memRAM~977_q\,
	datac => \RAM|ALT_INV_memRAM~1489_q\,
	datad => \RAM|ALT_INV_memRAM~2001_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2305_combout\);

\RAM|memRAM~2306\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2306_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2305_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2304_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2303_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2302_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2302_combout\,
	datab => \RAM|ALT_INV_memRAM~2303_combout\,
	datac => \RAM|ALT_INV_memRAM~2304_combout\,
	datad => \RAM|ALT_INV_memRAM~2305_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2306_combout\);

\RAM|memRAM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~113_q\);

\RAM|memRAM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~625_q\);

\RAM|memRAM~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1137_q\);

\RAM|memRAM~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1649_q\);

\RAM|memRAM~2307\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2307_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1649_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1137_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~625_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~113_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~113_q\,
	datab => \RAM|ALT_INV_memRAM~625_q\,
	datac => \RAM|ALT_INV_memRAM~1137_q\,
	datad => \RAM|ALT_INV_memRAM~1649_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2307_combout\);

\RAM|memRAM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~241_q\);

\RAM|memRAM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~753_q\);

\RAM|memRAM~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1265_q\);

\RAM|memRAM~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1777_q\);

\RAM|memRAM~2308\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2308_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1777_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1265_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~753_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~241_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~241_q\,
	datab => \RAM|ALT_INV_memRAM~753_q\,
	datac => \RAM|ALT_INV_memRAM~1265_q\,
	datad => \RAM|ALT_INV_memRAM~1777_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2308_combout\);

\RAM|memRAM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~369_q\);

\RAM|memRAM~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~881_q\);

\RAM|memRAM~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1393_q\);

\RAM|memRAM~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1905_q\);

\RAM|memRAM~2309\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2309_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1905_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1393_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~881_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~369_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~369_q\,
	datab => \RAM|ALT_INV_memRAM~881_q\,
	datac => \RAM|ALT_INV_memRAM~1393_q\,
	datad => \RAM|ALT_INV_memRAM~1905_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2309_combout\);

\RAM|memRAM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~497_q\);

\RAM|memRAM~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1009_q\);

\RAM|memRAM~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1521_q\);

\RAM|memRAM~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2033_q\);

\RAM|memRAM~2310\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2310_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2033_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1521_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1009_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~497_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~497_q\,
	datab => \RAM|ALT_INV_memRAM~1009_q\,
	datac => \RAM|ALT_INV_memRAM~1521_q\,
	datad => \RAM|ALT_INV_memRAM~2033_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2310_combout\);

\RAM|memRAM~2311\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2311_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2310_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2309_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2308_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2307_combout\,
	datab => \RAM|ALT_INV_memRAM~2308_combout\,
	datac => \RAM|ALT_INV_memRAM~2309_combout\,
	datad => \RAM|ALT_INV_memRAM~2310_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2311_combout\);

\RAM|memRAM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~145_q\);

\RAM|memRAM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~273_q\);

\RAM|memRAM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~401_q\);

\RAM|memRAM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~529_q\);

\RAM|memRAM~2312\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2312_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~529_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~401_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~273_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~145_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~145_q\,
	datab => \RAM|ALT_INV_memRAM~273_q\,
	datac => \RAM|ALT_INV_memRAM~401_q\,
	datad => \RAM|ALT_INV_memRAM~529_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2312_combout\);

\RAM|memRAM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~657_q\);

\RAM|memRAM~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~785_q\);

\RAM|memRAM~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~913_q\);

\RAM|memRAM~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1041_q\);

\RAM|memRAM~2313\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2313_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1041_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~913_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~785_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~657_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~657_q\,
	datab => \RAM|ALT_INV_memRAM~785_q\,
	datac => \RAM|ALT_INV_memRAM~913_q\,
	datad => \RAM|ALT_INV_memRAM~1041_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2313_combout\);

\RAM|memRAM~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1169_q\);

\RAM|memRAM~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1297_q\);

\RAM|memRAM~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1425_q\);

\RAM|memRAM~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1553_q\);

\RAM|memRAM~2314\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2314_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1553_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1425_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1297_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1169_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1169_q\,
	datab => \RAM|ALT_INV_memRAM~1297_q\,
	datac => \RAM|ALT_INV_memRAM~1425_q\,
	datad => \RAM|ALT_INV_memRAM~1553_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2314_combout\);

\RAM|memRAM~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1681_q\);

\RAM|memRAM~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1809_q\);

\RAM|memRAM~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1937_q\);

\RAM|memRAM~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(106),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2065_q\);

\RAM|memRAM~2315\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2315_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2065_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1937_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1809_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1681_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1681_q\,
	datab => \RAM|ALT_INV_memRAM~1809_q\,
	datac => \RAM|ALT_INV_memRAM~1937_q\,
	datad => \RAM|ALT_INV_memRAM~2065_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2315_combout\);

\RAM|memRAM~2316\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2316_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2315_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2314_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2313_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2312_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2312_combout\,
	datab => \RAM|ALT_INV_memRAM~2313_combout\,
	datac => \RAM|ALT_INV_memRAM~2314_combout\,
	datad => \RAM|ALT_INV_memRAM~2315_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2316_combout\);

\RAM|memRAM~2317\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2317_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2316_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2311_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2306_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2301_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2301_combout\,
	datab => \RAM|ALT_INV_memRAM~2306_combout\,
	datac => \RAM|ALT_INV_memRAM~2311_combout\,
	datad => \RAM|ALT_INV_memRAM~2316_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2317_combout\);

\R_MEM_WB|DOUT[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2317_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(106));

\ULA|bit10|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(74)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(184)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(184),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(74),
	combout => \ULA|bit10|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit10|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( 
-- \ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- ((\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)))) # (\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ $ 
-- (((\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000010111100000100001011110000010000101111000001000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit10|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit10|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit10|MUX_RESULT|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ = (!\ULAcntrl|saida[0]~2_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\);

\ULA|bit10|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( ((!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit08|cout~2_combout\)) # (\ULA|bit08|cout~1_combout\) ) ) ) # ( !\ULA|bit10|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit08|cout~1_combout\ & (!\ULA|bit08|cout~2_combout\ & 
-- (!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit10|MUX_RESULT|saida_MUX~1_combout\ & ( !\ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000100000001111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit08|ALT_INV_cout~1_combout\,
	datab => \ULA|bit08|ALT_INV_cout~2_combout\,
	datac => \ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit10|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(138));

\R_MEM_WB|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(138),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(74));

\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \REG_ID_EX|DOUT\(10) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \REG_ID_EX|DOUT\(10) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(10),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(184),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

\R_EX_MEM|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~33_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(74));

\M_PROX_PC|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[10]~10_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(42) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[10]~23_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(74) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[10]~23_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(42),
	datac => \INC_PC4|ALT_INV_Add0~33_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(74),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[10]~10_combout\);

\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[10]~10_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

\INC_PC4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~33_sumout\ = SUM(( \PC|DOUT\(10) ) + ( GND ) + ( \INC_PC4|Add0~30\ ))
-- \INC_PC4|Add0~34\ = CARRY(( \PC|DOUT\(10) ) + ( GND ) + ( \INC_PC4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(10),
	cin => \INC_PC4|Add0~30\,
	sumout => \INC_PC4|Add0~33_sumout\,
	cout => \INC_PC4|Add0~34\);

\REG_IF_ID|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~33_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(10));

\REG_ID_EX|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(10),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(10));

\R_EX_MEM|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(10),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(10));

\R_MEM_WB|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(10),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(10));

\M_DD_ESCR|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[10]~10_combout\ = ( \R_MEM_WB|DOUT\(10) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(74)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(106))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(10) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(74)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(106))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(106),
	datad => \R_MEM_WB|ALT_INV_DOUT\(74),
	datae => \R_MEM_WB|ALT_INV_DOUT\(10),
	combout => \M_DD_ESCR|saida_MUX[10]~10_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\B_REG|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[10]~10_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~49_q\);

\B_REG|registrador_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(21));

\B_REG|saidaA[10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[10]~22_combout\ = ( \B_REG|registrador_rtl_0_bypass\(21) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~49_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(21) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~49_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~49_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(21),
	combout => \B_REG|saidaA[10]~22_combout\);

\B_REG|saidaA[10]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[10]~23_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[10]~22_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[10]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[10]~10_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[10]~22_combout\,
	combout => \B_REG|saidaA[10]~23_combout\);

\REG_ID_EX|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[10]~23_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(42));

\ULA|bit10|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(42))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(42),
	combout => \ULA|bit10|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit10|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit10|cout~combout\ = ( !\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit08|cout~1_combout\ & 
-- !\ULA|bit08|cout~2_combout\)))) # (\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit08|cout~1_combout\ & (!\ULA|bit08|cout~2_combout\ & !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & ( 
-- !\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit08|cout~1_combout\ & !\ULA|bit08|cout~2_combout\)))) # (\ULA|bit09|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit08|cout~1_combout\ & (!\ULA|bit08|cout~2_combout\ & !\ULA|bit09|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit10|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit10|MUX_INV_B|saida_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit08|ALT_INV_cout~1_combout\,
	datab => \ULA|bit08|ALT_INV_cout~2_combout\,
	datac => \ULA|bit09|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit09|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit10|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit10|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit10|cout~combout\);

\B_REG|registrador_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(22));

\B_REG|registrador~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[11]~11_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~83_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\B_REG|saidaB[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[11]~11_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(22) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[11]~11_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~83_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[11]~11_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(22),
	datac => \B_REG|ALT_INV_registrador~83_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[11]~11_combout\);

\REG_ID_EX|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[11]~11_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(75));

\R_EX_MEM|DOUT[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(75),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(107));

\RAM|memRAM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~50_q\);

\RAM|memRAM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~82_q\);

\RAM|memRAM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~114_q\);

\RAM|memRAM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~146_q\);

\RAM|memRAM~2318\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2318_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~146_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~114_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~82_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~50_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~50_q\,
	datab => \RAM|ALT_INV_memRAM~82_q\,
	datac => \RAM|ALT_INV_memRAM~114_q\,
	datad => \RAM|ALT_INV_memRAM~146_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2318_combout\);

\RAM|memRAM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~562_q\);

\RAM|memRAM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~594_q\);

\RAM|memRAM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~626_q\);

\RAM|memRAM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~658_q\);

\RAM|memRAM~2319\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2319_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~658_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~626_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~594_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~562_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~562_q\,
	datab => \RAM|ALT_INV_memRAM~594_q\,
	datac => \RAM|ALT_INV_memRAM~626_q\,
	datad => \RAM|ALT_INV_memRAM~658_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2319_combout\);

\RAM|memRAM~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1074_q\);

\RAM|memRAM~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1106_q\);

\RAM|memRAM~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1138_q\);

\RAM|memRAM~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1170_q\);

\RAM|memRAM~2320\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2320_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1170_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1138_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1106_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1074_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1074_q\,
	datab => \RAM|ALT_INV_memRAM~1106_q\,
	datac => \RAM|ALT_INV_memRAM~1138_q\,
	datad => \RAM|ALT_INV_memRAM~1170_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2320_combout\);

\RAM|memRAM~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1586_q\);

\RAM|memRAM~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1618_q\);

\RAM|memRAM~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1650_q\);

\RAM|memRAM~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1682_q\);

\RAM|memRAM~2321\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2321_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1682_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1650_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1618_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1586_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1586_q\,
	datab => \RAM|ALT_INV_memRAM~1618_q\,
	datac => \RAM|ALT_INV_memRAM~1650_q\,
	datad => \RAM|ALT_INV_memRAM~1682_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2321_combout\);

\RAM|memRAM~2322\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2322_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2321_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2320_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2319_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2318_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2318_combout\,
	datab => \RAM|ALT_INV_memRAM~2319_combout\,
	datac => \RAM|ALT_INV_memRAM~2320_combout\,
	datad => \RAM|ALT_INV_memRAM~2321_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2322_combout\);

\RAM|memRAM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~178_q\);

\RAM|memRAM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~210_q\);

\RAM|memRAM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~242_q\);

\RAM|memRAM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~274_q\);

\RAM|memRAM~2323\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2323_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~274_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~242_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~210_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~178_q\,
	datab => \RAM|ALT_INV_memRAM~210_q\,
	datac => \RAM|ALT_INV_memRAM~242_q\,
	datad => \RAM|ALT_INV_memRAM~274_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2323_combout\);

\RAM|memRAM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~690_q\);

\RAM|memRAM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~722_q\);

\RAM|memRAM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~754_q\);

\RAM|memRAM~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~786_q\);

\RAM|memRAM~2324\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2324_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~786_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~754_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~722_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~690_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~690_q\,
	datab => \RAM|ALT_INV_memRAM~722_q\,
	datac => \RAM|ALT_INV_memRAM~754_q\,
	datad => \RAM|ALT_INV_memRAM~786_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2324_combout\);

\RAM|memRAM~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1202_q\);

\RAM|memRAM~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1234_q\);

\RAM|memRAM~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1266_q\);

\RAM|memRAM~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1298_q\);

\RAM|memRAM~2325\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2325_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1298_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1266_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1234_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1202_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1202_q\,
	datab => \RAM|ALT_INV_memRAM~1234_q\,
	datac => \RAM|ALT_INV_memRAM~1266_q\,
	datad => \RAM|ALT_INV_memRAM~1298_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2325_combout\);

\RAM|memRAM~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1714_q\);

\RAM|memRAM~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1746_q\);

\RAM|memRAM~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1778_q\);

\RAM|memRAM~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1810_q\);

\RAM|memRAM~2326\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2326_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1810_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1778_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1746_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1714_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1714_q\,
	datab => \RAM|ALT_INV_memRAM~1746_q\,
	datac => \RAM|ALT_INV_memRAM~1778_q\,
	datad => \RAM|ALT_INV_memRAM~1810_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2326_combout\);

\RAM|memRAM~2327\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2327_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2326_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2325_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2324_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2323_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2323_combout\,
	datab => \RAM|ALT_INV_memRAM~2324_combout\,
	datac => \RAM|ALT_INV_memRAM~2325_combout\,
	datad => \RAM|ALT_INV_memRAM~2326_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2327_combout\);

\RAM|memRAM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~306_q\);

\RAM|memRAM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~338_q\);

\RAM|memRAM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~370_q\);

\RAM|memRAM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~402_q\);

\RAM|memRAM~2328\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2328_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~402_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~370_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~338_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~306_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~306_q\,
	datab => \RAM|ALT_INV_memRAM~338_q\,
	datac => \RAM|ALT_INV_memRAM~370_q\,
	datad => \RAM|ALT_INV_memRAM~402_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2328_combout\);

\RAM|memRAM~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~818_q\);

\RAM|memRAM~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~850_q\);

\RAM|memRAM~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~882_q\);

\RAM|memRAM~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~914_q\);

\RAM|memRAM~2329\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2329_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~914_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~882_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~850_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~818_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~818_q\,
	datab => \RAM|ALT_INV_memRAM~850_q\,
	datac => \RAM|ALT_INV_memRAM~882_q\,
	datad => \RAM|ALT_INV_memRAM~914_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2329_combout\);

\RAM|memRAM~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1330_q\);

\RAM|memRAM~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1362_q\);

\RAM|memRAM~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1394_q\);

\RAM|memRAM~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1426_q\);

\RAM|memRAM~2330\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2330_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1426_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1394_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1362_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1330_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1330_q\,
	datab => \RAM|ALT_INV_memRAM~1362_q\,
	datac => \RAM|ALT_INV_memRAM~1394_q\,
	datad => \RAM|ALT_INV_memRAM~1426_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2330_combout\);

\RAM|memRAM~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1842_q\);

\RAM|memRAM~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1874_q\);

\RAM|memRAM~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1906_q\);

\RAM|memRAM~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1938_q\);

\RAM|memRAM~2331\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2331_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1938_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1906_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1874_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1842_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1842_q\,
	datab => \RAM|ALT_INV_memRAM~1874_q\,
	datac => \RAM|ALT_INV_memRAM~1906_q\,
	datad => \RAM|ALT_INV_memRAM~1938_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2331_combout\);

\RAM|memRAM~2332\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2332_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2331_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2330_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2329_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2328_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2328_combout\,
	datab => \RAM|ALT_INV_memRAM~2329_combout\,
	datac => \RAM|ALT_INV_memRAM~2330_combout\,
	datad => \RAM|ALT_INV_memRAM~2331_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2332_combout\);

\RAM|memRAM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~434_q\);

\RAM|memRAM~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~946_q\);

\RAM|memRAM~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1458_q\);

\RAM|memRAM~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1970_q\);

\RAM|memRAM~2333\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2333_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1970_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1458_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~946_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~434_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~434_q\,
	datab => \RAM|ALT_INV_memRAM~946_q\,
	datac => \RAM|ALT_INV_memRAM~1458_q\,
	datad => \RAM|ALT_INV_memRAM~1970_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2333_combout\);

\RAM|memRAM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~466_q\);

\RAM|memRAM~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~978_q\);

\RAM|memRAM~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1490_q\);

\RAM|memRAM~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2002_q\);

\RAM|memRAM~2334\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2334_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2002_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1490_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~978_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~466_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~466_q\,
	datab => \RAM|ALT_INV_memRAM~978_q\,
	datac => \RAM|ALT_INV_memRAM~1490_q\,
	datad => \RAM|ALT_INV_memRAM~2002_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2334_combout\);

\RAM|memRAM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~498_q\);

\RAM|memRAM~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1010_q\);

\RAM|memRAM~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1522_q\);

\RAM|memRAM~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2034_q\);

\RAM|memRAM~2335\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2335_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2034_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1522_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1010_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~498_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~498_q\,
	datab => \RAM|ALT_INV_memRAM~1010_q\,
	datac => \RAM|ALT_INV_memRAM~1522_q\,
	datad => \RAM|ALT_INV_memRAM~2034_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2335_combout\);

\RAM|memRAM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~530_q\);

\RAM|memRAM~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1042_q\);

\RAM|memRAM~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1554_q\);

\RAM|memRAM~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(107),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2066_q\);

\RAM|memRAM~2336\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2336_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2066_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1554_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1042_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~530_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~530_q\,
	datab => \RAM|ALT_INV_memRAM~1042_q\,
	datac => \RAM|ALT_INV_memRAM~1554_q\,
	datad => \RAM|ALT_INV_memRAM~2066_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2336_combout\);

\RAM|memRAM~2337\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2337_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2336_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2335_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2334_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2333_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2333_combout\,
	datab => \RAM|ALT_INV_memRAM~2334_combout\,
	datac => \RAM|ALT_INV_memRAM~2335_combout\,
	datad => \RAM|ALT_INV_memRAM~2336_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2337_combout\);

\RAM|memRAM~2338\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2338_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2337_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2332_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2327_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2322_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2322_combout\,
	datab => \RAM|ALT_INV_memRAM~2327_combout\,
	datac => \RAM|ALT_INV_memRAM~2332_combout\,
	datad => \RAM|ALT_INV_memRAM~2337_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2338_combout\);

\R_MEM_WB|DOUT[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2338_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(107));

\ROM|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~11_combout\ = ( \PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(4) & (!\PC|DOUT\(3) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(2) & 
-- (!\PC|DOUT\(3))) # (\PC|DOUT\(2) & ((\PC|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010001101001000000000000001001000100011010010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~11_combout\);

\REG_IF_ID|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~11_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(43));

\REG_ID_EX|DOUT[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(43),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(191));

\ULA|bit11|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(75))) # (\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(191))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101101100001110010110110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(75),
	datad => \REG_ID_EX|ALT_INV_DOUT\(191),
	combout => \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit11|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit10|cout~combout\ $ (!\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit10|ALT_INV_cout~combout\,
	datac => \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit11|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(139));

\R_MEM_WB|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(139),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(75));

\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \REG_ID_EX|DOUT\(11) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \REG_ID_EX|DOUT\(11) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(11),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(195),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

\R_EX_MEM|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~37_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(75));

\M_PROX_PC|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[11]~11_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(47) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[11]~25_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(75) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[11]~25_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(47),
	datac => \INC_PC4|ALT_INV_Add0~37_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(75),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[11]~11_combout\);

\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[11]~11_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

\INC_PC4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~37_sumout\ = SUM(( \PC|DOUT\(11) ) + ( GND ) + ( \INC_PC4|Add0~34\ ))
-- \INC_PC4|Add0~38\ = CARRY(( \PC|DOUT\(11) ) + ( GND ) + ( \INC_PC4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(11),
	cin => \INC_PC4|Add0~34\,
	sumout => \INC_PC4|Add0~37_sumout\,
	cout => \INC_PC4|Add0~38\);

\REG_IF_ID|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~37_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(11));

\REG_ID_EX|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(11),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(11));

\R_EX_MEM|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(11),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(11));

\R_MEM_WB|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(11),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(11));

\M_DD_ESCR|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[11]~11_combout\ = ( \R_MEM_WB|DOUT\(11) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(75)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(107))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(11) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(75)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(107))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(107),
	datad => \R_MEM_WB|ALT_INV_DOUT\(75),
	datae => \R_MEM_WB|ALT_INV_DOUT\(11),
	combout => \M_DD_ESCR|saida_MUX[11]~11_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\B_REG|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[11]~11_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~50_q\);

\B_REG|registrador_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(22));

\B_REG|saidaA[11]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[11]~24_combout\ = ( \B_REG|registrador_rtl_0_bypass\(22) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~50_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(22) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~50_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~50_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(22),
	combout => \B_REG|saidaA[11]~24_combout\);

\B_REG|saidaA[11]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[11]~25_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[11]~24_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[11]~11_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[11]~24_combout\,
	combout => \B_REG|saidaA[11]~25_combout\);

\REG_ID_EX|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[11]~25_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(43));

\ULA|bit11|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(43))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(43),
	combout => \ULA|bit11|MUX_INV_A|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(23));

\B_REG|registrador~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[12]~12_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~84_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\B_REG|saidaB[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[12]~12_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(23) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[12]~12_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~84_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[12]~12_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(23),
	datac => \B_REG|ALT_INV_registrador~84_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[12]~12_combout\);

\REG_ID_EX|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[12]~12_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(76));

\R_EX_MEM|DOUT[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(76),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(108));

\RAM|memRAM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~51_q\);

\RAM|memRAM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~179_q\);

\RAM|memRAM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~307_q\);

\RAM|memRAM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~435_q\);

\RAM|memRAM~2339\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2339_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~435_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~307_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~179_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~51_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~51_q\,
	datab => \RAM|ALT_INV_memRAM~179_q\,
	datac => \RAM|ALT_INV_memRAM~307_q\,
	datad => \RAM|ALT_INV_memRAM~435_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2339_combout\);

\RAM|memRAM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~83_q\);

\RAM|memRAM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~211_q\);

\RAM|memRAM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~339_q\);

\RAM|memRAM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~467_q\);

\RAM|memRAM~2340\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2340_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~467_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~339_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~211_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~83_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~83_q\,
	datab => \RAM|ALT_INV_memRAM~211_q\,
	datac => \RAM|ALT_INV_memRAM~339_q\,
	datad => \RAM|ALT_INV_memRAM~467_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2340_combout\);

\RAM|memRAM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~115_q\);

\RAM|memRAM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~243_q\);

\RAM|memRAM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~371_q\);

\RAM|memRAM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~499_q\);

\RAM|memRAM~2341\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2341_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~499_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~371_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~243_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~115_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~115_q\,
	datab => \RAM|ALT_INV_memRAM~243_q\,
	datac => \RAM|ALT_INV_memRAM~371_q\,
	datad => \RAM|ALT_INV_memRAM~499_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2341_combout\);

\RAM|memRAM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~147_q\);

\RAM|memRAM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~275_q\);

\RAM|memRAM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~403_q\);

\RAM|memRAM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~531_q\);

\RAM|memRAM~2342\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2342_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~531_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~403_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~275_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~147_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~147_q\,
	datab => \RAM|ALT_INV_memRAM~275_q\,
	datac => \RAM|ALT_INV_memRAM~403_q\,
	datad => \RAM|ALT_INV_memRAM~531_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2342_combout\);

\RAM|memRAM~2343\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2343_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2342_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2341_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2340_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2339_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2339_combout\,
	datab => \RAM|ALT_INV_memRAM~2340_combout\,
	datac => \RAM|ALT_INV_memRAM~2341_combout\,
	datad => \RAM|ALT_INV_memRAM~2342_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2343_combout\);

\RAM|memRAM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~563_q\);

\RAM|memRAM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~691_q\);

\RAM|memRAM~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~819_q\);

\RAM|memRAM~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~947_q\);

\RAM|memRAM~2344\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2344_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~947_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~819_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~691_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~563_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~563_q\,
	datab => \RAM|ALT_INV_memRAM~691_q\,
	datac => \RAM|ALT_INV_memRAM~819_q\,
	datad => \RAM|ALT_INV_memRAM~947_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2344_combout\);

\RAM|memRAM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~595_q\);

\RAM|memRAM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~723_q\);

\RAM|memRAM~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~851_q\);

\RAM|memRAM~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~979_q\);

\RAM|memRAM~2345\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2345_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~979_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~851_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~723_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~595_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~595_q\,
	datab => \RAM|ALT_INV_memRAM~723_q\,
	datac => \RAM|ALT_INV_memRAM~851_q\,
	datad => \RAM|ALT_INV_memRAM~979_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2345_combout\);

\RAM|memRAM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~627_q\);

\RAM|memRAM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~755_q\);

\RAM|memRAM~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~883_q\);

\RAM|memRAM~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1011_q\);

\RAM|memRAM~2346\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2346_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1011_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~883_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~755_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~627_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~627_q\,
	datab => \RAM|ALT_INV_memRAM~755_q\,
	datac => \RAM|ALT_INV_memRAM~883_q\,
	datad => \RAM|ALT_INV_memRAM~1011_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2346_combout\);

\RAM|memRAM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~659_q\);

\RAM|memRAM~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~787_q\);

\RAM|memRAM~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~915_q\);

\RAM|memRAM~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1043_q\);

\RAM|memRAM~2347\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2347_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1043_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~915_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~787_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~659_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~659_q\,
	datab => \RAM|ALT_INV_memRAM~787_q\,
	datac => \RAM|ALT_INV_memRAM~915_q\,
	datad => \RAM|ALT_INV_memRAM~1043_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2347_combout\);

\RAM|memRAM~2348\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2348_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2347_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2346_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2345_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2344_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2344_combout\,
	datab => \RAM|ALT_INV_memRAM~2345_combout\,
	datac => \RAM|ALT_INV_memRAM~2346_combout\,
	datad => \RAM|ALT_INV_memRAM~2347_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2348_combout\);

\RAM|memRAM~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1075_q\);

\RAM|memRAM~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1107_q\);

\RAM|memRAM~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1139_q\);

\RAM|memRAM~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1171_q\);

\RAM|memRAM~2349\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2349_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1171_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1139_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1107_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1075_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1075_q\,
	datab => \RAM|ALT_INV_memRAM~1107_q\,
	datac => \RAM|ALT_INV_memRAM~1139_q\,
	datad => \RAM|ALT_INV_memRAM~1171_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2349_combout\);

\RAM|memRAM~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1203_q\);

\RAM|memRAM~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1235_q\);

\RAM|memRAM~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1267_q\);

\RAM|memRAM~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1299_q\);

\RAM|memRAM~2350\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2350_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1299_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1267_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1235_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1203_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1203_q\,
	datab => \RAM|ALT_INV_memRAM~1235_q\,
	datac => \RAM|ALT_INV_memRAM~1267_q\,
	datad => \RAM|ALT_INV_memRAM~1299_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2350_combout\);

\RAM|memRAM~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1331_q\);

\RAM|memRAM~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1363_q\);

\RAM|memRAM~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1395_q\);

\RAM|memRAM~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1427_q\);

\RAM|memRAM~2351\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2351_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1427_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1395_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1363_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1331_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1331_q\,
	datab => \RAM|ALT_INV_memRAM~1363_q\,
	datac => \RAM|ALT_INV_memRAM~1395_q\,
	datad => \RAM|ALT_INV_memRAM~1427_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2351_combout\);

\RAM|memRAM~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1459_q\);

\RAM|memRAM~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1491_q\);

\RAM|memRAM~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1523_q\);

\RAM|memRAM~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1555_q\);

\RAM|memRAM~2352\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2352_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1555_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1523_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1491_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1459_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1459_q\,
	datab => \RAM|ALT_INV_memRAM~1491_q\,
	datac => \RAM|ALT_INV_memRAM~1523_q\,
	datad => \RAM|ALT_INV_memRAM~1555_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2352_combout\);

\RAM|memRAM~2353\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2353_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2352_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2351_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2350_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2349_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2349_combout\,
	datab => \RAM|ALT_INV_memRAM~2350_combout\,
	datac => \RAM|ALT_INV_memRAM~2351_combout\,
	datad => \RAM|ALT_INV_memRAM~2352_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2353_combout\);

\RAM|memRAM~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1587_q\);

\RAM|memRAM~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1715_q\);

\RAM|memRAM~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1843_q\);

\RAM|memRAM~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1971_q\);

\RAM|memRAM~2354\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2354_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1971_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1843_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1715_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1587_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1587_q\,
	datab => \RAM|ALT_INV_memRAM~1715_q\,
	datac => \RAM|ALT_INV_memRAM~1843_q\,
	datad => \RAM|ALT_INV_memRAM~1971_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2354_combout\);

\RAM|memRAM~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1619_q\);

\RAM|memRAM~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1747_q\);

\RAM|memRAM~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1875_q\);

\RAM|memRAM~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2003_q\);

\RAM|memRAM~2355\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2355_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2003_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1875_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1747_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1619_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1619_q\,
	datab => \RAM|ALT_INV_memRAM~1747_q\,
	datac => \RAM|ALT_INV_memRAM~1875_q\,
	datad => \RAM|ALT_INV_memRAM~2003_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2355_combout\);

\RAM|memRAM~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1651_q\);

\RAM|memRAM~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1779_q\);

\RAM|memRAM~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1907_q\);

\RAM|memRAM~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2035_q\);

\RAM|memRAM~2356\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2356_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2035_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1907_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1779_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1651_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1651_q\,
	datab => \RAM|ALT_INV_memRAM~1779_q\,
	datac => \RAM|ALT_INV_memRAM~1907_q\,
	datad => \RAM|ALT_INV_memRAM~2035_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2356_combout\);

\RAM|memRAM~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1683_q\);

\RAM|memRAM~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1811_q\);

\RAM|memRAM~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1939_q\);

\RAM|memRAM~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(108),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2067_q\);

\RAM|memRAM~2357\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2357_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2067_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1939_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1811_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1683_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1683_q\,
	datab => \RAM|ALT_INV_memRAM~1811_q\,
	datac => \RAM|ALT_INV_memRAM~1939_q\,
	datad => \RAM|ALT_INV_memRAM~2067_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2357_combout\);

\RAM|memRAM~2358\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2358_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2357_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2356_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2355_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2354_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2354_combout\,
	datab => \RAM|ALT_INV_memRAM~2355_combout\,
	datac => \RAM|ALT_INV_memRAM~2356_combout\,
	datad => \RAM|ALT_INV_memRAM~2357_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2358_combout\);

\RAM|memRAM~2359\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2359_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2358_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2353_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2348_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2343_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2343_combout\,
	datab => \RAM|ALT_INV_memRAM~2348_combout\,
	datac => \RAM|ALT_INV_memRAM~2353_combout\,
	datad => \RAM|ALT_INV_memRAM~2358_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2359_combout\);

\R_MEM_WB|DOUT[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2359_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(108));

\ULA|bit12|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit12|cout~0_combout\ = ( \REG_ID_EX|DOUT\(76) & ( \REG_ID_EX|DOUT\(192) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(44) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(76) & ( \REG_ID_EX|DOUT\(192) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(44) $ (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(76) & ( !\REG_ID_EX|DOUT\(192) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(44) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(76) & ( !\REG_ID_EX|DOUT\(192) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(44) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001100101100110100101101001100101101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(44),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(76),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(192),
	combout => \ULA|bit12|cout~0_combout\);

\ULA|bit12|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(76))) # (\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(192))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101101100001110010110110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(76),
	datad => \REG_ID_EX|ALT_INV_DOUT\(192),
	combout => \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit12|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit12|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit12|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit12|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit12|cout~0_combout\ $ (((!\ULA|bit10|cout~combout\ & (!\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit10|cout~combout\ & ((!\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit10|ALT_INV_cout~combout\,
	datab => \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit12|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit12|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(140));

\R_MEM_WB|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(140),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(76));

\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \REG_ID_EX|DOUT\(12) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \REG_ID_EX|DOUT\(12) ) + ( \REG_ID_EX|DOUT\(184) ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(12),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(184),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

\R_EX_MEM|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~41_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(76));

\M_PROX_PC|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[12]~12_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(42) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[12]~27_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(76) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[12]~27_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(42),
	datac => \INC_PC4|ALT_INV_Add0~41_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(76),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[12]~12_combout\);

\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[12]~12_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

\INC_PC4|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~41_sumout\ = SUM(( \PC|DOUT\(12) ) + ( GND ) + ( \INC_PC4|Add0~38\ ))
-- \INC_PC4|Add0~42\ = CARRY(( \PC|DOUT\(12) ) + ( GND ) + ( \INC_PC4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(12),
	cin => \INC_PC4|Add0~38\,
	sumout => \INC_PC4|Add0~41_sumout\,
	cout => \INC_PC4|Add0~42\);

\REG_IF_ID|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~41_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(12));

\REG_ID_EX|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(12),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(12));

\R_EX_MEM|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(12),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(12));

\R_MEM_WB|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(12),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(12));

\M_DD_ESCR|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[12]~12_combout\ = ( \R_MEM_WB|DOUT\(12) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(76)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(108))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(12) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(76)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(108))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(108),
	datad => \R_MEM_WB|ALT_INV_DOUT\(76),
	datae => \R_MEM_WB|ALT_INV_DOUT\(12),
	combout => \M_DD_ESCR|saida_MUX[12]~12_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\B_REG|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[12]~12_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~51_q\);

\B_REG|registrador_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(23));

\B_REG|saidaA[12]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[12]~26_combout\ = ( \B_REG|registrador_rtl_0_bypass\(23) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~51_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(23) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~51_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~51_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(23),
	combout => \B_REG|saidaA[12]~26_combout\);

\B_REG|saidaA[12]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[12]~27_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[12]~26_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[12]~12_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[12]~26_combout\,
	combout => \B_REG|saidaA[12]~27_combout\);

\REG_ID_EX|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[12]~27_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(44));

\ULA|bit12|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(44))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(44),
	combout => \ULA|bit12|MUX_INV_A|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(24));

\B_REG|registrador~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[13]~13_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~85_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\B_REG|saidaB[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[13]~13_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(24) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[13]~13_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~85_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[13]~13_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(24),
	datac => \B_REG|ALT_INV_registrador~85_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[13]~13_combout\);

\REG_ID_EX|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[13]~13_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(77));

\R_EX_MEM|DOUT[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(77),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(109));

\RAM|memRAM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~52_q\);

\RAM|memRAM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~564_q\);

\RAM|memRAM~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1076_q\);

\RAM|memRAM~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1588_q\);

\RAM|memRAM~2360\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2360_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1588_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1076_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~564_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~52_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~52_q\,
	datab => \RAM|ALT_INV_memRAM~564_q\,
	datac => \RAM|ALT_INV_memRAM~1076_q\,
	datad => \RAM|ALT_INV_memRAM~1588_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2360_combout\);

\RAM|memRAM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~180_q\);

\RAM|memRAM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~692_q\);

\RAM|memRAM~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1204_q\);

\RAM|memRAM~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1716_q\);

\RAM|memRAM~2361\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2361_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1716_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1204_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~692_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~180_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~180_q\,
	datab => \RAM|ALT_INV_memRAM~692_q\,
	datac => \RAM|ALT_INV_memRAM~1204_q\,
	datad => \RAM|ALT_INV_memRAM~1716_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2361_combout\);

\RAM|memRAM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~308_q\);

\RAM|memRAM~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~820_q\);

\RAM|memRAM~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1332_q\);

\RAM|memRAM~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1844_q\);

\RAM|memRAM~2362\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2362_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1844_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1332_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~820_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~308_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~308_q\,
	datab => \RAM|ALT_INV_memRAM~820_q\,
	datac => \RAM|ALT_INV_memRAM~1332_q\,
	datad => \RAM|ALT_INV_memRAM~1844_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2362_combout\);

\RAM|memRAM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~436_q\);

\RAM|memRAM~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~948_q\);

\RAM|memRAM~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1460_q\);

\RAM|memRAM~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1972_q\);

\RAM|memRAM~2363\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2363_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1972_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1460_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~948_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~436_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~436_q\,
	datab => \RAM|ALT_INV_memRAM~948_q\,
	datac => \RAM|ALT_INV_memRAM~1460_q\,
	datad => \RAM|ALT_INV_memRAM~1972_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2363_combout\);

\RAM|memRAM~2364\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2364_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2363_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2362_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2361_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2360_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2360_combout\,
	datab => \RAM|ALT_INV_memRAM~2361_combout\,
	datac => \RAM|ALT_INV_memRAM~2362_combout\,
	datad => \RAM|ALT_INV_memRAM~2363_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2364_combout\);

\RAM|memRAM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~84_q\);

\RAM|memRAM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~596_q\);

\RAM|memRAM~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1108_q\);

\RAM|memRAM~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1620_q\);

\RAM|memRAM~2365\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2365_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1620_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1108_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~596_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~84_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~84_q\,
	datab => \RAM|ALT_INV_memRAM~596_q\,
	datac => \RAM|ALT_INV_memRAM~1108_q\,
	datad => \RAM|ALT_INV_memRAM~1620_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2365_combout\);

\RAM|memRAM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~212_q\);

\RAM|memRAM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~724_q\);

\RAM|memRAM~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1236_q\);

\RAM|memRAM~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1748_q\);

\RAM|memRAM~2366\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2366_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1748_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1236_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~724_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~212_q\,
	datab => \RAM|ALT_INV_memRAM~724_q\,
	datac => \RAM|ALT_INV_memRAM~1236_q\,
	datad => \RAM|ALT_INV_memRAM~1748_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2366_combout\);

\RAM|memRAM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~340_q\);

\RAM|memRAM~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~852_q\);

\RAM|memRAM~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1364_q\);

\RAM|memRAM~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1876_q\);

\RAM|memRAM~2367\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2367_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1876_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1364_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~852_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~340_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~340_q\,
	datab => \RAM|ALT_INV_memRAM~852_q\,
	datac => \RAM|ALT_INV_memRAM~1364_q\,
	datad => \RAM|ALT_INV_memRAM~1876_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2367_combout\);

\RAM|memRAM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~468_q\);

\RAM|memRAM~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~980_q\);

\RAM|memRAM~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1492_q\);

\RAM|memRAM~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2004_q\);

\RAM|memRAM~2368\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2368_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2004_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1492_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~980_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~468_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~468_q\,
	datab => \RAM|ALT_INV_memRAM~980_q\,
	datac => \RAM|ALT_INV_memRAM~1492_q\,
	datad => \RAM|ALT_INV_memRAM~2004_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2368_combout\);

\RAM|memRAM~2369\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2369_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2368_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2367_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2366_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2365_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2365_combout\,
	datab => \RAM|ALT_INV_memRAM~2366_combout\,
	datac => \RAM|ALT_INV_memRAM~2367_combout\,
	datad => \RAM|ALT_INV_memRAM~2368_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2369_combout\);

\RAM|memRAM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~116_q\);

\RAM|memRAM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~628_q\);

\RAM|memRAM~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1140_q\);

\RAM|memRAM~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1652_q\);

\RAM|memRAM~2370\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2370_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1652_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1140_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~628_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~116_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~116_q\,
	datab => \RAM|ALT_INV_memRAM~628_q\,
	datac => \RAM|ALT_INV_memRAM~1140_q\,
	datad => \RAM|ALT_INV_memRAM~1652_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2370_combout\);

\RAM|memRAM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~244_q\);

\RAM|memRAM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~756_q\);

\RAM|memRAM~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1268_q\);

\RAM|memRAM~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1780_q\);

\RAM|memRAM~2371\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2371_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1780_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1268_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~756_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~244_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~244_q\,
	datab => \RAM|ALT_INV_memRAM~756_q\,
	datac => \RAM|ALT_INV_memRAM~1268_q\,
	datad => \RAM|ALT_INV_memRAM~1780_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2371_combout\);

\RAM|memRAM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~372_q\);

\RAM|memRAM~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~884_q\);

\RAM|memRAM~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1396_q\);

\RAM|memRAM~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1908_q\);

\RAM|memRAM~2372\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2372_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1908_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1396_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~884_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~372_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~372_q\,
	datab => \RAM|ALT_INV_memRAM~884_q\,
	datac => \RAM|ALT_INV_memRAM~1396_q\,
	datad => \RAM|ALT_INV_memRAM~1908_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2372_combout\);

\RAM|memRAM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~500_q\);

\RAM|memRAM~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1012_q\);

\RAM|memRAM~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1524_q\);

\RAM|memRAM~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2036_q\);

\RAM|memRAM~2373\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2373_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2036_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1524_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1012_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~500_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~500_q\,
	datab => \RAM|ALT_INV_memRAM~1012_q\,
	datac => \RAM|ALT_INV_memRAM~1524_q\,
	datad => \RAM|ALT_INV_memRAM~2036_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2373_combout\);

\RAM|memRAM~2374\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2374_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2373_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2372_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2371_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2370_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2370_combout\,
	datab => \RAM|ALT_INV_memRAM~2371_combout\,
	datac => \RAM|ALT_INV_memRAM~2372_combout\,
	datad => \RAM|ALT_INV_memRAM~2373_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2374_combout\);

\RAM|memRAM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~148_q\);

\RAM|memRAM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~276_q\);

\RAM|memRAM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~404_q\);

\RAM|memRAM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~532_q\);

\RAM|memRAM~2375\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2375_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~532_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~404_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~276_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~148_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~148_q\,
	datab => \RAM|ALT_INV_memRAM~276_q\,
	datac => \RAM|ALT_INV_memRAM~404_q\,
	datad => \RAM|ALT_INV_memRAM~532_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2375_combout\);

\RAM|memRAM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~660_q\);

\RAM|memRAM~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~788_q\);

\RAM|memRAM~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~916_q\);

\RAM|memRAM~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1044_q\);

\RAM|memRAM~2376\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2376_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1044_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~916_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~788_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~660_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~660_q\,
	datab => \RAM|ALT_INV_memRAM~788_q\,
	datac => \RAM|ALT_INV_memRAM~916_q\,
	datad => \RAM|ALT_INV_memRAM~1044_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2376_combout\);

\RAM|memRAM~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1172_q\);

\RAM|memRAM~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1300_q\);

\RAM|memRAM~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1428_q\);

\RAM|memRAM~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1556_q\);

\RAM|memRAM~2377\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2377_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1556_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1428_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1300_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1172_q\,
	datab => \RAM|ALT_INV_memRAM~1300_q\,
	datac => \RAM|ALT_INV_memRAM~1428_q\,
	datad => \RAM|ALT_INV_memRAM~1556_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2377_combout\);

\RAM|memRAM~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1684_q\);

\RAM|memRAM~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1812_q\);

\RAM|memRAM~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1940_q\);

\RAM|memRAM~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(109),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2068_q\);

\RAM|memRAM~2378\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2378_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2068_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1940_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1812_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1684_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1684_q\,
	datab => \RAM|ALT_INV_memRAM~1812_q\,
	datac => \RAM|ALT_INV_memRAM~1940_q\,
	datad => \RAM|ALT_INV_memRAM~2068_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2378_combout\);

\RAM|memRAM~2379\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2379_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2378_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2377_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2376_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2375_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2375_combout\,
	datab => \RAM|ALT_INV_memRAM~2376_combout\,
	datac => \RAM|ALT_INV_memRAM~2377_combout\,
	datad => \RAM|ALT_INV_memRAM~2378_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2379_combout\);

\RAM|memRAM~2380\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2380_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2379_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2374_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2369_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2364_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2364_combout\,
	datab => \RAM|ALT_INV_memRAM~2369_combout\,
	datac => \RAM|ALT_INV_memRAM~2374_combout\,
	datad => \RAM|ALT_INV_memRAM~2379_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2380_combout\);

\R_MEM_WB|DOUT[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2380_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(109));

\ULA|bit13|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|MUX_RESULT|saida_MUX~1_combout\ = ( \REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45) $ (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110011010011001011010010110011010010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(45),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(77),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(193),
	combout => \ULA|bit13|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit13|MUX_RESULT|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ = ( \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( \ULAcntrl|saida[2]~1_combout\ & ( (((\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( \ULAcntrl|saida[2]~1_combout\ & ( ((\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & 
-- \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( !\ULAcntrl|saida[2]~1_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- (((\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( !\ULAcntrl|saida[2]~1_combout\ & ( 
-- (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101010101001010111010101110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	combout => \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\);

\ULA|bit13|MUX_RESULT|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|MUX_RESULT|saida_MUX~2_combout\ = ( \REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( ((!\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( 
-- !\REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- (((\REG_ID_EX|DOUT\(167))))) ) ) ) # ( \REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\))) # 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((!\REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & 
-- !\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000110101011000000010000000110101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(167),
	datae => \REG_ID_EX|ALT_INV_DOUT\(77),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(193),
	combout => \ULA|bit13|MUX_RESULT|saida_MUX~2_combout\);

\ULA|bit13|MUX_RESULT|saida_MUX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ = ( \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit13|MUX_RESULT|saida_MUX~2_combout\) # ((!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & 
-- !\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit13|MUX_RESULT|saida_MUX~2_combout\ & ((\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\) # 
-- (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\)))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((\ULA|bit13|MUX_RESULT|saida_MUX~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001010101111111111000000000101010010101011111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	datae => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	combout => \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\);

\ULA|bit13|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((\ULA|bit13|MUX_RESULT|saida_MUX~1_combout\))) # (\ULAcntrl|saida[0]~2_combout\ 
-- & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( !\ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( \ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit13|MUX_RESULT|saida_MUX~1_combout\ $ 
-- (((!\ULA|bit10|cout~combout\) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( \ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( 
-- !\ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULA|bit13|MUX_RESULT|saida_MUX~1_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit13|MUX_RESULT|saida_MUX~3_combout\ & ( 
-- !\ULA|bit13|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULA|bit13|MUX_RESULT|saida_MUX~1_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000100110010000000000011001101100110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit10|ALT_INV_cout~combout\,
	datad => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	dataf => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~4_combout\,
	combout => \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit13|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(141));

\R_MEM_WB|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(141),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(77));

\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \REG_ID_EX|DOUT\(13) ) + ( \REG_ID_EX|DOUT\(191) ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \REG_ID_EX|DOUT\(13) ) + ( \REG_ID_EX|DOUT\(191) ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(13),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(191),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

\R_EX_MEM|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~45_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(77));

\M_PROX_PC|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[13]~13_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(43) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[13]~29_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(77) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[13]~29_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(43),
	datac => \INC_PC4|ALT_INV_Add0~45_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(77),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[13]~13_combout\);

\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[13]~13_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

\INC_PC4|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~45_sumout\ = SUM(( \PC|DOUT\(13) ) + ( GND ) + ( \INC_PC4|Add0~42\ ))
-- \INC_PC4|Add0~46\ = CARRY(( \PC|DOUT\(13) ) + ( GND ) + ( \INC_PC4|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(13),
	cin => \INC_PC4|Add0~42\,
	sumout => \INC_PC4|Add0~45_sumout\,
	cout => \INC_PC4|Add0~46\);

\REG_IF_ID|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~45_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(13));

\REG_ID_EX|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(13),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(13));

\R_EX_MEM|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(13),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(13));

\R_MEM_WB|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(13),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(13));

\M_DD_ESCR|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[13]~13_combout\ = ( \R_MEM_WB|DOUT\(13) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(77)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(109))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(13) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(77)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(109))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(109),
	datad => \R_MEM_WB|ALT_INV_DOUT\(77),
	datae => \R_MEM_WB|ALT_INV_DOUT\(13),
	combout => \M_DD_ESCR|saida_MUX[13]~13_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\B_REG|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[13]~13_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~52_q\);

\B_REG|registrador_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(24));

\B_REG|saidaA[13]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[13]~28_combout\ = ( \B_REG|registrador_rtl_0_bypass\(24) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~52_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(24) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~52_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~52_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(24),
	combout => \B_REG|saidaA[13]~28_combout\);

\B_REG|saidaA[13]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[13]~29_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[13]~28_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[13]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[13]~13_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[13]~28_combout\,
	combout => \B_REG|saidaA[13]~29_combout\);

\REG_ID_EX|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[13]~29_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(45));

\ULA|bit13|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|cout~0_combout\ = ( \REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (!\REG_ID_EX|DOUT\(45))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\ $ (!\REG_ID_EX|DOUT\(45)))) ) ) ) # ( \REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(167) $ 
-- (!\ULAcntrl|saida[2]~1_combout\ $ (\REG_ID_EX|DOUT\(45)))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\ULAcntrl|saida[2]~1_combout\ $ (\REG_ID_EX|DOUT\(45))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101100101100110100101101001100101101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(45),
	datae => \REG_ID_EX|ALT_INV_DOUT\(77),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(193),
	combout => \ULA|bit13|cout~0_combout\);

\ULA|bit13|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|cout~1_combout\ = ( \ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit13|cout~0_combout\ & ( ((!\ULA|bit10|cout~combout\ & ((\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\))) # 
-- (\ULA|bit10|cout~combout\ & (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit12|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit13|cout~0_combout\ & ( 
-- (\ULA|bit12|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit10|cout~combout\ & ((\ULA|bit11|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit10|cout~combout\ & (\ULA|bit11|MUX_INV_A|saida_MUX~0_combout\ & 
-- \ULA|bit11|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit10|ALT_INV_cout~combout\,
	datab => \ULA|bit11|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit11|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit12|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit12|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit13|ALT_INV_cout~0_combout\,
	combout => \ULA|bit13|cout~1_combout\);

\ULA|bit13|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit13|cout~2_combout\ = ( \REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( (!\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45)))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( \REG_ID_EX|DOUT\(193) & ( 
-- (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(45) & (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(45) & (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( 
-- \REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(45) & (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(45) & (!\REG_ID_EX|DOUT\(167) 
-- $ (\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( !\REG_ID_EX|DOUT\(77) & ( !\REG_ID_EX|DOUT\(193) & ( (\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(45)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110011000000000011000000110011000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(45),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(77),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(193),
	combout => \ULA|bit13|cout~2_combout\);

\B_REG|registrador_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(25));

\B_REG|registrador~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[14]~14_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~86_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\B_REG|saidaB[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[14]~14_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(25) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[14]~14_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~86_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[14]~14_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(25),
	datac => \B_REG|ALT_INV_registrador~86_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[14]~14_combout\);

\REG_ID_EX|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[14]~14_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(78));

\R_EX_MEM|DOUT[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(78),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(110));

\RAM|memRAM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~53_q\);

\RAM|memRAM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~85_q\);

\RAM|memRAM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~117_q\);

\RAM|memRAM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~149_q\);

\RAM|memRAM~2381\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2381_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~149_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~117_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~85_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~53_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~53_q\,
	datab => \RAM|ALT_INV_memRAM~85_q\,
	datac => \RAM|ALT_INV_memRAM~117_q\,
	datad => \RAM|ALT_INV_memRAM~149_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2381_combout\);

\RAM|memRAM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~565_q\);

\RAM|memRAM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~597_q\);

\RAM|memRAM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~629_q\);

\RAM|memRAM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~661_q\);

\RAM|memRAM~2382\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2382_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~661_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~629_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~597_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~565_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~565_q\,
	datab => \RAM|ALT_INV_memRAM~597_q\,
	datac => \RAM|ALT_INV_memRAM~629_q\,
	datad => \RAM|ALT_INV_memRAM~661_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2382_combout\);

\RAM|memRAM~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1077_q\);

\RAM|memRAM~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1109_q\);

\RAM|memRAM~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1141_q\);

\RAM|memRAM~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1173_q\);

\RAM|memRAM~2383\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2383_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1173_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1141_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1109_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1077_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1077_q\,
	datab => \RAM|ALT_INV_memRAM~1109_q\,
	datac => \RAM|ALT_INV_memRAM~1141_q\,
	datad => \RAM|ALT_INV_memRAM~1173_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2383_combout\);

\RAM|memRAM~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1589_q\);

\RAM|memRAM~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1621_q\);

\RAM|memRAM~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1653_q\);

\RAM|memRAM~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1685_q\);

\RAM|memRAM~2384\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2384_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1685_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1653_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1621_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1589_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1589_q\,
	datab => \RAM|ALT_INV_memRAM~1621_q\,
	datac => \RAM|ALT_INV_memRAM~1653_q\,
	datad => \RAM|ALT_INV_memRAM~1685_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2384_combout\);

\RAM|memRAM~2385\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2385_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2384_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2383_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2382_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2381_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2381_combout\,
	datab => \RAM|ALT_INV_memRAM~2382_combout\,
	datac => \RAM|ALT_INV_memRAM~2383_combout\,
	datad => \RAM|ALT_INV_memRAM~2384_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2385_combout\);

\RAM|memRAM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~181_q\);

\RAM|memRAM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~213_q\);

\RAM|memRAM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~245_q\);

\RAM|memRAM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~277_q\);

\RAM|memRAM~2386\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2386_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~277_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~245_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~213_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~181_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~181_q\,
	datab => \RAM|ALT_INV_memRAM~213_q\,
	datac => \RAM|ALT_INV_memRAM~245_q\,
	datad => \RAM|ALT_INV_memRAM~277_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2386_combout\);

\RAM|memRAM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~693_q\);

\RAM|memRAM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~725_q\);

\RAM|memRAM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~757_q\);

\RAM|memRAM~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~789_q\);

\RAM|memRAM~2387\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2387_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~789_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~757_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~725_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~693_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~693_q\,
	datab => \RAM|ALT_INV_memRAM~725_q\,
	datac => \RAM|ALT_INV_memRAM~757_q\,
	datad => \RAM|ALT_INV_memRAM~789_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2387_combout\);

\RAM|memRAM~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1205_q\);

\RAM|memRAM~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1237_q\);

\RAM|memRAM~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1269_q\);

\RAM|memRAM~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1301_q\);

\RAM|memRAM~2388\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2388_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1301_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1269_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1237_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1205_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1205_q\,
	datab => \RAM|ALT_INV_memRAM~1237_q\,
	datac => \RAM|ALT_INV_memRAM~1269_q\,
	datad => \RAM|ALT_INV_memRAM~1301_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2388_combout\);

\RAM|memRAM~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1717_q\);

\RAM|memRAM~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1749_q\);

\RAM|memRAM~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1781_q\);

\RAM|memRAM~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1813_q\);

\RAM|memRAM~2389\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2389_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1813_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1781_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1749_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1717_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1717_q\,
	datab => \RAM|ALT_INV_memRAM~1749_q\,
	datac => \RAM|ALT_INV_memRAM~1781_q\,
	datad => \RAM|ALT_INV_memRAM~1813_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2389_combout\);

\RAM|memRAM~2390\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2390_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2389_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2388_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2387_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2386_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2386_combout\,
	datab => \RAM|ALT_INV_memRAM~2387_combout\,
	datac => \RAM|ALT_INV_memRAM~2388_combout\,
	datad => \RAM|ALT_INV_memRAM~2389_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2390_combout\);

\RAM|memRAM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~309_q\);

\RAM|memRAM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~341_q\);

\RAM|memRAM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~373_q\);

\RAM|memRAM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~405_q\);

\RAM|memRAM~2391\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2391_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~405_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~373_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~341_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~309_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~309_q\,
	datab => \RAM|ALT_INV_memRAM~341_q\,
	datac => \RAM|ALT_INV_memRAM~373_q\,
	datad => \RAM|ALT_INV_memRAM~405_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2391_combout\);

\RAM|memRAM~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~821_q\);

\RAM|memRAM~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~853_q\);

\RAM|memRAM~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~885_q\);

\RAM|memRAM~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~917_q\);

\RAM|memRAM~2392\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2392_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~917_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~885_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~853_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~821_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~821_q\,
	datab => \RAM|ALT_INV_memRAM~853_q\,
	datac => \RAM|ALT_INV_memRAM~885_q\,
	datad => \RAM|ALT_INV_memRAM~917_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2392_combout\);

\RAM|memRAM~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1333_q\);

\RAM|memRAM~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1365_q\);

\RAM|memRAM~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1397_q\);

\RAM|memRAM~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1429_q\);

\RAM|memRAM~2393\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2393_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1429_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1397_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1365_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1333_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1333_q\,
	datab => \RAM|ALT_INV_memRAM~1365_q\,
	datac => \RAM|ALT_INV_memRAM~1397_q\,
	datad => \RAM|ALT_INV_memRAM~1429_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2393_combout\);

\RAM|memRAM~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1845_q\);

\RAM|memRAM~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1877_q\);

\RAM|memRAM~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1909_q\);

\RAM|memRAM~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1941_q\);

\RAM|memRAM~2394\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2394_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1941_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1909_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1877_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1845_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1845_q\,
	datab => \RAM|ALT_INV_memRAM~1877_q\,
	datac => \RAM|ALT_INV_memRAM~1909_q\,
	datad => \RAM|ALT_INV_memRAM~1941_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2394_combout\);

\RAM|memRAM~2395\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2395_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2394_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2393_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2392_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2391_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2391_combout\,
	datab => \RAM|ALT_INV_memRAM~2392_combout\,
	datac => \RAM|ALT_INV_memRAM~2393_combout\,
	datad => \RAM|ALT_INV_memRAM~2394_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2395_combout\);

\RAM|memRAM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~437_q\);

\RAM|memRAM~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~949_q\);

\RAM|memRAM~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1461_q\);

\RAM|memRAM~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1973_q\);

\RAM|memRAM~2396\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2396_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1973_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1461_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~949_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~437_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~437_q\,
	datab => \RAM|ALT_INV_memRAM~949_q\,
	datac => \RAM|ALT_INV_memRAM~1461_q\,
	datad => \RAM|ALT_INV_memRAM~1973_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2396_combout\);

\RAM|memRAM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~469_q\);

\RAM|memRAM~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~981_q\);

\RAM|memRAM~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1493_q\);

\RAM|memRAM~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2005_q\);

\RAM|memRAM~2397\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2397_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2005_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1493_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~981_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~469_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~469_q\,
	datab => \RAM|ALT_INV_memRAM~981_q\,
	datac => \RAM|ALT_INV_memRAM~1493_q\,
	datad => \RAM|ALT_INV_memRAM~2005_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2397_combout\);

\RAM|memRAM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~501_q\);

\RAM|memRAM~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1013_q\);

\RAM|memRAM~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1525_q\);

\RAM|memRAM~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2037_q\);

\RAM|memRAM~2398\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2398_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2037_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1525_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1013_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~501_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~501_q\,
	datab => \RAM|ALT_INV_memRAM~1013_q\,
	datac => \RAM|ALT_INV_memRAM~1525_q\,
	datad => \RAM|ALT_INV_memRAM~2037_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2398_combout\);

\RAM|memRAM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~533_q\);

\RAM|memRAM~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1045_q\);

\RAM|memRAM~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1557_q\);

\RAM|memRAM~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(110),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2069_q\);

\RAM|memRAM~2399\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2399_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2069_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1557_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1045_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~533_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~533_q\,
	datab => \RAM|ALT_INV_memRAM~1045_q\,
	datac => \RAM|ALT_INV_memRAM~1557_q\,
	datad => \RAM|ALT_INV_memRAM~2069_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2399_combout\);

\RAM|memRAM~2400\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2400_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2399_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2398_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2397_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2396_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2396_combout\,
	datab => \RAM|ALT_INV_memRAM~2397_combout\,
	datac => \RAM|ALT_INV_memRAM~2398_combout\,
	datad => \RAM|ALT_INV_memRAM~2399_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2400_combout\);

\RAM|memRAM~2401\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2401_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2400_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2395_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2390_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2385_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2385_combout\,
	datab => \RAM|ALT_INV_memRAM~2390_combout\,
	datac => \RAM|ALT_INV_memRAM~2395_combout\,
	datad => \RAM|ALT_INV_memRAM~2400_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2401_combout\);

\R_MEM_WB|DOUT[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2401_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(110));

\ULA|bit14|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(78))) # (\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(194))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101101100001110010110110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(78),
	datad => \REG_ID_EX|ALT_INV_DOUT\(194),
	combout => \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit14|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ $ (((\ULA|bit13|cout~2_combout\) # (\ULA|bit13|cout~1_combout\))))) ) ) ) # ( !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ $ (((!\ULA|bit13|cout~1_combout\ & !\ULA|bit13|cout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000100000000010101000000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit13|ALT_INV_cout~1_combout\,
	datac => \ULA|bit13|ALT_INV_cout~2_combout\,
	datad => \ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit14|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(142));

\R_MEM_WB|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(142),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(78));

\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \REG_ID_EX|DOUT\(14) ) + ( \REG_ID_EX|DOUT\(192) ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \REG_ID_EX|DOUT\(14) ) + ( \REG_ID_EX|DOUT\(192) ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(14),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(192),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

\R_EX_MEM|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~49_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(78));

\M_PROX_PC|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[14]~14_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(44) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[14]~31_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(78) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[14]~31_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(44),
	datac => \INC_PC4|ALT_INV_Add0~49_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(78),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[14]~14_combout\);

\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[14]~14_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

\INC_PC4|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~49_sumout\ = SUM(( \PC|DOUT\(14) ) + ( GND ) + ( \INC_PC4|Add0~46\ ))
-- \INC_PC4|Add0~50\ = CARRY(( \PC|DOUT\(14) ) + ( GND ) + ( \INC_PC4|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(14),
	cin => \INC_PC4|Add0~46\,
	sumout => \INC_PC4|Add0~49_sumout\,
	cout => \INC_PC4|Add0~50\);

\REG_IF_ID|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~49_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(14));

\REG_ID_EX|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(14),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(14));

\R_EX_MEM|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(14),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(14));

\R_MEM_WB|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(14),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(14));

\M_DD_ESCR|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[14]~14_combout\ = ( \R_MEM_WB|DOUT\(14) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(78)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(110))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(14) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(78)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(110))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(110),
	datad => \R_MEM_WB|ALT_INV_DOUT\(78),
	datae => \R_MEM_WB|ALT_INV_DOUT\(14),
	combout => \M_DD_ESCR|saida_MUX[14]~14_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\B_REG|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[14]~14_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~53_q\);

\B_REG|registrador_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(25));

\B_REG|saidaA[14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[14]~30_combout\ = ( \B_REG|registrador_rtl_0_bypass\(25) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~53_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(25) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~53_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~53_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(25),
	combout => \B_REG|saidaA[14]~30_combout\);

\B_REG|saidaA[14]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[14]~31_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[14]~30_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[14]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[14]~14_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[14]~30_combout\,
	combout => \B_REG|saidaA[14]~31_combout\);

\REG_ID_EX|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[14]~31_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(46));

\ULA|bit14|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(46))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(46),
	combout => \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\);

\B_REG|registrador_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(26));

\B_REG|registrador~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[15]~15_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~87_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\B_REG|saidaB[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[15]~15_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(26) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[15]~15_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~87_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[15]~15_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(26),
	datac => \B_REG|ALT_INV_registrador~87_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[15]~15_combout\);

\REG_ID_EX|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[15]~15_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(79));

\R_EX_MEM|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(79),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(111));

\RAM|memRAM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~54_q\);

\RAM|memRAM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~182_q\);

\RAM|memRAM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~310_q\);

\RAM|memRAM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~438_q\);

\RAM|memRAM~2402\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2402_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~438_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~310_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~182_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~54_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~54_q\,
	datab => \RAM|ALT_INV_memRAM~182_q\,
	datac => \RAM|ALT_INV_memRAM~310_q\,
	datad => \RAM|ALT_INV_memRAM~438_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2402_combout\);

\RAM|memRAM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~86_q\);

\RAM|memRAM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~214_q\);

\RAM|memRAM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~342_q\);

\RAM|memRAM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~470_q\);

\RAM|memRAM~2403\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2403_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~470_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~342_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~214_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~86_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~86_q\,
	datab => \RAM|ALT_INV_memRAM~214_q\,
	datac => \RAM|ALT_INV_memRAM~342_q\,
	datad => \RAM|ALT_INV_memRAM~470_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2403_combout\);

\RAM|memRAM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~118_q\);

\RAM|memRAM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~246_q\);

\RAM|memRAM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~374_q\);

\RAM|memRAM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~502_q\);

\RAM|memRAM~2404\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2404_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~502_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~374_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~246_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~118_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~118_q\,
	datab => \RAM|ALT_INV_memRAM~246_q\,
	datac => \RAM|ALT_INV_memRAM~374_q\,
	datad => \RAM|ALT_INV_memRAM~502_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2404_combout\);

\RAM|memRAM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~150_q\);

\RAM|memRAM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~278_q\);

\RAM|memRAM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~406_q\);

\RAM|memRAM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~534_q\);

\RAM|memRAM~2405\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2405_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~534_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~406_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~278_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~150_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~150_q\,
	datab => \RAM|ALT_INV_memRAM~278_q\,
	datac => \RAM|ALT_INV_memRAM~406_q\,
	datad => \RAM|ALT_INV_memRAM~534_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2405_combout\);

\RAM|memRAM~2406\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2406_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2405_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2404_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2403_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2402_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2402_combout\,
	datab => \RAM|ALT_INV_memRAM~2403_combout\,
	datac => \RAM|ALT_INV_memRAM~2404_combout\,
	datad => \RAM|ALT_INV_memRAM~2405_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2406_combout\);

\RAM|memRAM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~566_q\);

\RAM|memRAM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~694_q\);

\RAM|memRAM~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~822_q\);

\RAM|memRAM~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~950_q\);

\RAM|memRAM~2407\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2407_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~950_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~822_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~694_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~566_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~566_q\,
	datab => \RAM|ALT_INV_memRAM~694_q\,
	datac => \RAM|ALT_INV_memRAM~822_q\,
	datad => \RAM|ALT_INV_memRAM~950_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2407_combout\);

\RAM|memRAM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~598_q\);

\RAM|memRAM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~726_q\);

\RAM|memRAM~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~854_q\);

\RAM|memRAM~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~982_q\);

\RAM|memRAM~2408\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2408_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~982_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~854_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~726_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~598_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~598_q\,
	datab => \RAM|ALT_INV_memRAM~726_q\,
	datac => \RAM|ALT_INV_memRAM~854_q\,
	datad => \RAM|ALT_INV_memRAM~982_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2408_combout\);

\RAM|memRAM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~630_q\);

\RAM|memRAM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~758_q\);

\RAM|memRAM~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~886_q\);

\RAM|memRAM~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1014_q\);

\RAM|memRAM~2409\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2409_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1014_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~886_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~758_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~630_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~630_q\,
	datab => \RAM|ALT_INV_memRAM~758_q\,
	datac => \RAM|ALT_INV_memRAM~886_q\,
	datad => \RAM|ALT_INV_memRAM~1014_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2409_combout\);

\RAM|memRAM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~662_q\);

\RAM|memRAM~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~790_q\);

\RAM|memRAM~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~918_q\);

\RAM|memRAM~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1046_q\);

\RAM|memRAM~2410\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2410_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1046_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~918_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~790_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~662_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~662_q\,
	datab => \RAM|ALT_INV_memRAM~790_q\,
	datac => \RAM|ALT_INV_memRAM~918_q\,
	datad => \RAM|ALT_INV_memRAM~1046_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2410_combout\);

\RAM|memRAM~2411\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2411_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2410_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2409_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2408_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2407_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2407_combout\,
	datab => \RAM|ALT_INV_memRAM~2408_combout\,
	datac => \RAM|ALT_INV_memRAM~2409_combout\,
	datad => \RAM|ALT_INV_memRAM~2410_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2411_combout\);

\RAM|memRAM~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1078_q\);

\RAM|memRAM~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1110_q\);

\RAM|memRAM~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1142_q\);

\RAM|memRAM~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1174_q\);

\RAM|memRAM~2412\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2412_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1174_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1142_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1110_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1078_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1078_q\,
	datab => \RAM|ALT_INV_memRAM~1110_q\,
	datac => \RAM|ALT_INV_memRAM~1142_q\,
	datad => \RAM|ALT_INV_memRAM~1174_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2412_combout\);

\RAM|memRAM~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1206_q\);

\RAM|memRAM~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1238_q\);

\RAM|memRAM~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1270_q\);

\RAM|memRAM~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1302_q\);

\RAM|memRAM~2413\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2413_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1302_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1270_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1238_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1206_q\,
	datab => \RAM|ALT_INV_memRAM~1238_q\,
	datac => \RAM|ALT_INV_memRAM~1270_q\,
	datad => \RAM|ALT_INV_memRAM~1302_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2413_combout\);

\RAM|memRAM~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1334_q\);

\RAM|memRAM~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1366_q\);

\RAM|memRAM~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1398_q\);

\RAM|memRAM~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1430_q\);

\RAM|memRAM~2414\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2414_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1430_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1398_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1366_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1334_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1334_q\,
	datab => \RAM|ALT_INV_memRAM~1366_q\,
	datac => \RAM|ALT_INV_memRAM~1398_q\,
	datad => \RAM|ALT_INV_memRAM~1430_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2414_combout\);

\RAM|memRAM~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1462_q\);

\RAM|memRAM~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1494_q\);

\RAM|memRAM~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1526_q\);

\RAM|memRAM~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1558_q\);

\RAM|memRAM~2415\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2415_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1558_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1526_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1494_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1462_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1462_q\,
	datab => \RAM|ALT_INV_memRAM~1494_q\,
	datac => \RAM|ALT_INV_memRAM~1526_q\,
	datad => \RAM|ALT_INV_memRAM~1558_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2415_combout\);

\RAM|memRAM~2416\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2416_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2415_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2414_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2413_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2412_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2412_combout\,
	datab => \RAM|ALT_INV_memRAM~2413_combout\,
	datac => \RAM|ALT_INV_memRAM~2414_combout\,
	datad => \RAM|ALT_INV_memRAM~2415_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2416_combout\);

\RAM|memRAM~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1590_q\);

\RAM|memRAM~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1718_q\);

\RAM|memRAM~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1846_q\);

\RAM|memRAM~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1974_q\);

\RAM|memRAM~2417\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2417_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1974_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1846_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1718_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1590_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1590_q\,
	datab => \RAM|ALT_INV_memRAM~1718_q\,
	datac => \RAM|ALT_INV_memRAM~1846_q\,
	datad => \RAM|ALT_INV_memRAM~1974_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2417_combout\);

\RAM|memRAM~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1622_q\);

\RAM|memRAM~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1750_q\);

\RAM|memRAM~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1878_q\);

\RAM|memRAM~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2006_q\);

\RAM|memRAM~2418\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2418_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2006_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1878_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1750_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1622_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1622_q\,
	datab => \RAM|ALT_INV_memRAM~1750_q\,
	datac => \RAM|ALT_INV_memRAM~1878_q\,
	datad => \RAM|ALT_INV_memRAM~2006_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2418_combout\);

\RAM|memRAM~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1654_q\);

\RAM|memRAM~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1782_q\);

\RAM|memRAM~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1910_q\);

\RAM|memRAM~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2038_q\);

\RAM|memRAM~2419\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2419_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2038_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1910_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1782_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1654_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1654_q\,
	datab => \RAM|ALT_INV_memRAM~1782_q\,
	datac => \RAM|ALT_INV_memRAM~1910_q\,
	datad => \RAM|ALT_INV_memRAM~2038_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2419_combout\);

\RAM|memRAM~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1686_q\);

\RAM|memRAM~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1814_q\);

\RAM|memRAM~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1942_q\);

\RAM|memRAM~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(111),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2070_q\);

\RAM|memRAM~2420\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2420_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2070_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1942_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1814_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1686_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1686_q\,
	datab => \RAM|ALT_INV_memRAM~1814_q\,
	datac => \RAM|ALT_INV_memRAM~1942_q\,
	datad => \RAM|ALT_INV_memRAM~2070_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2420_combout\);

\RAM|memRAM~2421\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2421_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2420_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2419_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2418_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2417_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2417_combout\,
	datab => \RAM|ALT_INV_memRAM~2418_combout\,
	datac => \RAM|ALT_INV_memRAM~2419_combout\,
	datad => \RAM|ALT_INV_memRAM~2420_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2421_combout\);

\RAM|memRAM~2422\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2422_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2421_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2416_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2411_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2406_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2406_combout\,
	datab => \RAM|ALT_INV_memRAM~2411_combout\,
	datac => \RAM|ALT_INV_memRAM~2416_combout\,
	datad => \RAM|ALT_INV_memRAM~2421_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2422_combout\);

\R_MEM_WB|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2422_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(111));

\ULA|bit15|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(79)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(195)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(195),
	datad => \REG_ID_EX|ALT_INV_DOUT\(79),
	combout => \ULA|bit15|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit15|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( 
-- \ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- ((\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)))) # (\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ $ 
-- (((\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000010111100000100001011110000010000101111000001000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit15|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit15|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit15|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( ((!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit13|cout~2_combout\)) # (\ULA|bit13|cout~1_combout\) ) ) ) # ( !\ULA|bit15|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit13|cout~1_combout\ & (!\ULA|bit13|cout~2_combout\ & 
-- (!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit15|MUX_RESULT|saida_MUX~1_combout\ & ( !\ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000100000001111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit13|ALT_INV_cout~1_combout\,
	datab => \ULA|bit13|ALT_INV_cout~2_combout\,
	datac => \ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit15|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(143));

\R_MEM_WB|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(143),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(79));

\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \REG_ID_EX|DOUT\(15) ) + ( \REG_ID_EX|DOUT\(193) ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \REG_ID_EX|DOUT\(15) ) + ( \REG_ID_EX|DOUT\(193) ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(15),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(193),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

\R_EX_MEM|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~53_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(79));

\M_PROX_PC|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[15]~15_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(45) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[15]~33_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(79) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[15]~33_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(45),
	datac => \INC_PC4|ALT_INV_Add0~53_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(79),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[15]~15_combout\);

\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[15]~15_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

\INC_PC4|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~53_sumout\ = SUM(( \PC|DOUT\(15) ) + ( GND ) + ( \INC_PC4|Add0~50\ ))
-- \INC_PC4|Add0~54\ = CARRY(( \PC|DOUT\(15) ) + ( GND ) + ( \INC_PC4|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(15),
	cin => \INC_PC4|Add0~50\,
	sumout => \INC_PC4|Add0~53_sumout\,
	cout => \INC_PC4|Add0~54\);

\REG_IF_ID|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~53_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(15));

\REG_ID_EX|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(15),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(15));

\R_EX_MEM|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(15),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(15));

\R_MEM_WB|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(15),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(15));

\M_DD_ESCR|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[15]~15_combout\ = ( \R_MEM_WB|DOUT\(15) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(79)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(111))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(15) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(79)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(111))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(111),
	datad => \R_MEM_WB|ALT_INV_DOUT\(79),
	datae => \R_MEM_WB|ALT_INV_DOUT\(15),
	combout => \M_DD_ESCR|saida_MUX[15]~15_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\B_REG|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[15]~15_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~54_q\);

\B_REG|registrador_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(26));

\B_REG|saidaA[15]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[15]~32_combout\ = ( \B_REG|registrador_rtl_0_bypass\(26) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~54_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(26) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~54_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~54_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(26),
	combout => \B_REG|saidaA[15]~32_combout\);

\B_REG|saidaA[15]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[15]~33_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[15]~32_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[15]~15_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[15]~32_combout\,
	combout => \B_REG|saidaA[15]~33_combout\);

\REG_ID_EX|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[15]~33_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(47));

\ULA|bit15|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(47))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(47),
	combout => \ULA|bit15|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit15|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit15|cout~combout\ = ( !\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit13|cout~1_combout\ & 
-- !\ULA|bit13|cout~2_combout\)))) # (\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit13|cout~1_combout\ & (!\ULA|bit13|cout~2_combout\ & !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & ( 
-- !\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit13|cout~1_combout\ & !\ULA|bit13|cout~2_combout\)))) # (\ULA|bit14|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit13|cout~1_combout\ & (!\ULA|bit13|cout~2_combout\ & !\ULA|bit14|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit15|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit15|MUX_INV_B|saida_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit13|ALT_INV_cout~1_combout\,
	datab => \ULA|bit13|ALT_INV_cout~2_combout\,
	datac => \ULA|bit14|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit14|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit15|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit15|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit15|cout~combout\);

\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \REG_ID_EX|DOUT\(16) ) + ( \REG_ID_EX|DOUT\(194) ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \REG_ID_EX|DOUT\(16) ) + ( \REG_ID_EX|DOUT\(194) ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(16),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(194),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

\R_EX_MEM|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~57_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(80));

\M_PROX_PC|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[16]~16_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(46) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[16]~94_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(80) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[16]~94_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(46),
	datac => \INC_PC4|ALT_INV_Add0~57_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(80),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[16]~16_combout\);

\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[16]~16_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

\INC_PC4|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~57_sumout\ = SUM(( \PC|DOUT\(16) ) + ( GND ) + ( \INC_PC4|Add0~54\ ))
-- \INC_PC4|Add0~58\ = CARRY(( \PC|DOUT\(16) ) + ( GND ) + ( \INC_PC4|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(16),
	cin => \INC_PC4|Add0~54\,
	sumout => \INC_PC4|Add0~57_sumout\,
	cout => \INC_PC4|Add0~58\);

\REG_IF_ID|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~57_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(16));

\REG_ID_EX|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(16),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(16));

\R_EX_MEM|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(16),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(16));

\R_MEM_WB|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(16),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(16));

\R_EX_MEM|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(180),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(48));

\R_MEM_WB|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(48),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(48));

\B_REG|registrador_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(27));

\B_REG|registrador~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[16]~16_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~88_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

\B_REG|saidaB[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[16]~16_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(27) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[16]~16_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~88_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[16]~16_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(27),
	datac => \B_REG|ALT_INV_registrador~88_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[16]~16_combout\);

\REG_ID_EX|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[16]~16_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(80));

\R_EX_MEM|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(80),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(112));

\RAM|memRAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~55_q\);

\RAM|memRAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~567_q\);

\RAM|memRAM~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1079_q\);

\RAM|memRAM~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1591_q\);

\RAM|memRAM~2423\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2423_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1591_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1079_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~567_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~55_q\,
	datab => \RAM|ALT_INV_memRAM~567_q\,
	datac => \RAM|ALT_INV_memRAM~1079_q\,
	datad => \RAM|ALT_INV_memRAM~1591_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2423_combout\);

\RAM|memRAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~183_q\);

\RAM|memRAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~695_q\);

\RAM|memRAM~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1207_q\);

\RAM|memRAM~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1719_q\);

\RAM|memRAM~2424\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2424_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1719_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1207_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~695_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~183_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~183_q\,
	datab => \RAM|ALT_INV_memRAM~695_q\,
	datac => \RAM|ALT_INV_memRAM~1207_q\,
	datad => \RAM|ALT_INV_memRAM~1719_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2424_combout\);

\RAM|memRAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~311_q\);

\RAM|memRAM~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~823_q\);

\RAM|memRAM~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1335_q\);

\RAM|memRAM~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1847_q\);

\RAM|memRAM~2425\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2425_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1847_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1335_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~823_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~311_q\,
	datab => \RAM|ALT_INV_memRAM~823_q\,
	datac => \RAM|ALT_INV_memRAM~1335_q\,
	datad => \RAM|ALT_INV_memRAM~1847_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2425_combout\);

\RAM|memRAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~439_q\);

\RAM|memRAM~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~951_q\);

\RAM|memRAM~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1463_q\);

\RAM|memRAM~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1975_q\);

\RAM|memRAM~2426\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2426_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1975_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1463_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~951_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~439_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~439_q\,
	datab => \RAM|ALT_INV_memRAM~951_q\,
	datac => \RAM|ALT_INV_memRAM~1463_q\,
	datad => \RAM|ALT_INV_memRAM~1975_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2426_combout\);

\RAM|memRAM~2427\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2427_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2426_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2425_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2424_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2423_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2423_combout\,
	datab => \RAM|ALT_INV_memRAM~2424_combout\,
	datac => \RAM|ALT_INV_memRAM~2425_combout\,
	datad => \RAM|ALT_INV_memRAM~2426_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2427_combout\);

\RAM|memRAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~87_q\);

\RAM|memRAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~599_q\);

\RAM|memRAM~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1111_q\);

\RAM|memRAM~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1623_q\);

\RAM|memRAM~2428\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2428_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1623_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1111_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~599_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~87_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~87_q\,
	datab => \RAM|ALT_INV_memRAM~599_q\,
	datac => \RAM|ALT_INV_memRAM~1111_q\,
	datad => \RAM|ALT_INV_memRAM~1623_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2428_combout\);

\RAM|memRAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~215_q\);

\RAM|memRAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~727_q\);

\RAM|memRAM~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1239_q\);

\RAM|memRAM~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1751_q\);

\RAM|memRAM~2429\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2429_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1751_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1239_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~727_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~215_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~215_q\,
	datab => \RAM|ALT_INV_memRAM~727_q\,
	datac => \RAM|ALT_INV_memRAM~1239_q\,
	datad => \RAM|ALT_INV_memRAM~1751_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2429_combout\);

\RAM|memRAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~343_q\);

\RAM|memRAM~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~855_q\);

\RAM|memRAM~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1367_q\);

\RAM|memRAM~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1879_q\);

\RAM|memRAM~2430\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2430_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1879_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1367_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~855_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~343_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~343_q\,
	datab => \RAM|ALT_INV_memRAM~855_q\,
	datac => \RAM|ALT_INV_memRAM~1367_q\,
	datad => \RAM|ALT_INV_memRAM~1879_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2430_combout\);

\RAM|memRAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~471_q\);

\RAM|memRAM~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~983_q\);

\RAM|memRAM~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1495_q\);

\RAM|memRAM~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2007_q\);

\RAM|memRAM~2431\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2431_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2007_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1495_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~983_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~471_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~471_q\,
	datab => \RAM|ALT_INV_memRAM~983_q\,
	datac => \RAM|ALT_INV_memRAM~1495_q\,
	datad => \RAM|ALT_INV_memRAM~2007_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2431_combout\);

\RAM|memRAM~2432\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2432_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2431_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2430_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2429_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2428_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2428_combout\,
	datab => \RAM|ALT_INV_memRAM~2429_combout\,
	datac => \RAM|ALT_INV_memRAM~2430_combout\,
	datad => \RAM|ALT_INV_memRAM~2431_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2432_combout\);

\RAM|memRAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~119_q\);

\RAM|memRAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~631_q\);

\RAM|memRAM~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1143_q\);

\RAM|memRAM~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1655_q\);

\RAM|memRAM~2433\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2433_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1655_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1143_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~631_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~119_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~119_q\,
	datab => \RAM|ALT_INV_memRAM~631_q\,
	datac => \RAM|ALT_INV_memRAM~1143_q\,
	datad => \RAM|ALT_INV_memRAM~1655_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2433_combout\);

\RAM|memRAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~247_q\);

\RAM|memRAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~759_q\);

\RAM|memRAM~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1271_q\);

\RAM|memRAM~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1783_q\);

\RAM|memRAM~2434\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2434_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1783_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1271_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~759_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~247_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~247_q\,
	datab => \RAM|ALT_INV_memRAM~759_q\,
	datac => \RAM|ALT_INV_memRAM~1271_q\,
	datad => \RAM|ALT_INV_memRAM~1783_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2434_combout\);

\RAM|memRAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~375_q\);

\RAM|memRAM~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~887_q\);

\RAM|memRAM~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1399_q\);

\RAM|memRAM~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1911_q\);

\RAM|memRAM~2435\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2435_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1911_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1399_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~887_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~375_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~375_q\,
	datab => \RAM|ALT_INV_memRAM~887_q\,
	datac => \RAM|ALT_INV_memRAM~1399_q\,
	datad => \RAM|ALT_INV_memRAM~1911_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2435_combout\);

\RAM|memRAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~503_q\);

\RAM|memRAM~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1015_q\);

\RAM|memRAM~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1527_q\);

\RAM|memRAM~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2039_q\);

\RAM|memRAM~2436\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2436_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2039_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1527_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1015_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~503_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~503_q\,
	datab => \RAM|ALT_INV_memRAM~1015_q\,
	datac => \RAM|ALT_INV_memRAM~1527_q\,
	datad => \RAM|ALT_INV_memRAM~2039_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2436_combout\);

\RAM|memRAM~2437\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2437_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2436_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2435_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2434_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2433_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2433_combout\,
	datab => \RAM|ALT_INV_memRAM~2434_combout\,
	datac => \RAM|ALT_INV_memRAM~2435_combout\,
	datad => \RAM|ALT_INV_memRAM~2436_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2437_combout\);

\RAM|memRAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~151_q\);

\RAM|memRAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~279_q\);

\RAM|memRAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~407_q\);

\RAM|memRAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~535_q\);

\RAM|memRAM~2438\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2438_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~535_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~407_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~279_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~151_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~151_q\,
	datab => \RAM|ALT_INV_memRAM~279_q\,
	datac => \RAM|ALT_INV_memRAM~407_q\,
	datad => \RAM|ALT_INV_memRAM~535_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2438_combout\);

\RAM|memRAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~663_q\);

\RAM|memRAM~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~791_q\);

\RAM|memRAM~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~919_q\);

\RAM|memRAM~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1047_q\);

\RAM|memRAM~2439\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2439_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1047_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~919_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~791_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~663_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~663_q\,
	datab => \RAM|ALT_INV_memRAM~791_q\,
	datac => \RAM|ALT_INV_memRAM~919_q\,
	datad => \RAM|ALT_INV_memRAM~1047_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2439_combout\);

\RAM|memRAM~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1175_q\);

\RAM|memRAM~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1303_q\);

\RAM|memRAM~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1431_q\);

\RAM|memRAM~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1559_q\);

\RAM|memRAM~2440\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2440_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1559_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1431_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1303_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1175_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1175_q\,
	datab => \RAM|ALT_INV_memRAM~1303_q\,
	datac => \RAM|ALT_INV_memRAM~1431_q\,
	datad => \RAM|ALT_INV_memRAM~1559_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2440_combout\);

\RAM|memRAM~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1687_q\);

\RAM|memRAM~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1815_q\);

\RAM|memRAM~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1943_q\);

\RAM|memRAM~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(112),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2071_q\);

\RAM|memRAM~2441\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2441_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2071_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1943_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1815_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1687_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1687_q\,
	datab => \RAM|ALT_INV_memRAM~1815_q\,
	datac => \RAM|ALT_INV_memRAM~1943_q\,
	datad => \RAM|ALT_INV_memRAM~2071_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2441_combout\);

\RAM|memRAM~2442\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2442_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2441_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2440_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2439_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2438_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2438_combout\,
	datab => \RAM|ALT_INV_memRAM~2439_combout\,
	datac => \RAM|ALT_INV_memRAM~2440_combout\,
	datad => \RAM|ALT_INV_memRAM~2441_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2442_combout\);

\RAM|memRAM~2443\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2443_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2442_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2437_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2432_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2427_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2427_combout\,
	datab => \RAM|ALT_INV_memRAM~2432_combout\,
	datac => \RAM|ALT_INV_memRAM~2437_combout\,
	datad => \RAM|ALT_INV_memRAM~2442_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2443_combout\);

\R_MEM_WB|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2443_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(112));

\EXT_SINAL|estendeSinal_OUT[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \EXT_SINAL|estendeSinal_OUT[16]~0_combout\ = ( \REG_IF_ID|DOUT\(47) & ( ((!\REG_IF_ID|DOUT\(61)) # ((!\REG_IF_ID|DOUT\(60)) # (\REG_IF_ID|DOUT\(59)))) # (\REG_IF_ID|DOUT\(63)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101111100000000000000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(47),
	combout => \EXT_SINAL|estendeSinal_OUT[16]~0_combout\);

\REG_ID_EX|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \EXT_SINAL|estendeSinal_OUT[16]~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(112));

\ULA|bit16|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(80)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(80),
	combout => \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit16|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit15|cout~combout\ $ (!\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit15|ALT_INV_cout~combout\,
	datac => \ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit16|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(144));

\R_MEM_WB|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(144),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(80));

\M_DD_ESCR|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[16]~16_combout\ = ( \R_MEM_WB|DOUT\(112) & ( \R_MEM_WB|DOUT\(80) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(16))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(48))))) ) ) ) # ( !\R_MEM_WB|DOUT\(112) & ( 
-- \R_MEM_WB|DOUT\(80) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(16))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(48))))) ) ) ) # ( \R_MEM_WB|DOUT\(112) & ( !\R_MEM_WB|DOUT\(80) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(16)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(48))))) ) ) ) # ( !\R_MEM_WB|DOUT\(112) & ( !\R_MEM_WB|DOUT\(80) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(16))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(48)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(16),
	datad => \R_MEM_WB|ALT_INV_DOUT\(48),
	datae => \R_MEM_WB|ALT_INV_DOUT\(112),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(80),
	combout => \M_DD_ESCR|saida_MUX[16]~16_combout\);

\B_REG|registrador_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(27));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

\B_REG|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[16]~16_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~55_q\);

\B_REG|saidaA[16]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[16]~94_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~55_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[16]~16_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(27))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[16]~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(27),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[16]~16_combout\,
	datag => \B_REG|ALT_INV_registrador~55_q\,
	combout => \B_REG|saidaA[16]~94_combout\);

\REG_ID_EX|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[16]~94_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(48));

\ULA|bit16|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(48))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(48),
	combout => \ULA|bit16|MUX_INV_A|saida_MUX~0_combout\);

\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \REG_ID_EX|DOUT\(17) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \REG_ID_EX|DOUT\(17) ) + ( \REG_ID_EX|DOUT\(195) ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(17),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(195),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

\R_EX_MEM|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~61_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(81));

\M_PROX_PC|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[17]~17_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(47) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[17]~90_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(81) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[17]~90_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(47),
	datac => \INC_PC4|ALT_INV_Add0~61_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(81),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[17]~17_combout\);

\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[17]~17_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

\INC_PC4|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~61_sumout\ = SUM(( \PC|DOUT\(17) ) + ( GND ) + ( \INC_PC4|Add0~58\ ))
-- \INC_PC4|Add0~62\ = CARRY(( \PC|DOUT\(17) ) + ( GND ) + ( \INC_PC4|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(17),
	cin => \INC_PC4|Add0~58\,
	sumout => \INC_PC4|Add0~61_sumout\,
	cout => \INC_PC4|Add0~62\);

\REG_IF_ID|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~61_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(17));

\REG_ID_EX|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(17),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(17));

\R_EX_MEM|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(17),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(17));

\R_MEM_WB|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(17),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(17));

\R_EX_MEM|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(181),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(49));

\R_MEM_WB|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(49),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(49));

\B_REG|registrador_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(28));

\B_REG|registrador~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[17]~17_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~89_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

\B_REG|saidaB[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[17]~17_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(28) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[17]~17_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~89_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[17]~17_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(28),
	datac => \B_REG|ALT_INV_registrador~89_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[17]~17_combout\);

\REG_ID_EX|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[17]~17_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(81));

\R_EX_MEM|DOUT[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(81),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(113));

\RAM|memRAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~56_q\);

\RAM|memRAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~88_q\);

\RAM|memRAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~120_q\);

\RAM|memRAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~152_q\);

\RAM|memRAM~2444\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2444_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~152_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~120_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~88_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~56_q\,
	datab => \RAM|ALT_INV_memRAM~88_q\,
	datac => \RAM|ALT_INV_memRAM~120_q\,
	datad => \RAM|ALT_INV_memRAM~152_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2444_combout\);

\RAM|memRAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~568_q\);

\RAM|memRAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~600_q\);

\RAM|memRAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~632_q\);

\RAM|memRAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~664_q\);

\RAM|memRAM~2445\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2445_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~664_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~632_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~600_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~568_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~568_q\,
	datab => \RAM|ALT_INV_memRAM~600_q\,
	datac => \RAM|ALT_INV_memRAM~632_q\,
	datad => \RAM|ALT_INV_memRAM~664_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2445_combout\);

\RAM|memRAM~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1080_q\);

\RAM|memRAM~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1112_q\);

\RAM|memRAM~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1144_q\);

\RAM|memRAM~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1176_q\);

\RAM|memRAM~2446\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2446_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1176_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1144_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1112_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1080_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1080_q\,
	datab => \RAM|ALT_INV_memRAM~1112_q\,
	datac => \RAM|ALT_INV_memRAM~1144_q\,
	datad => \RAM|ALT_INV_memRAM~1176_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2446_combout\);

\RAM|memRAM~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1592_q\);

\RAM|memRAM~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1624_q\);

\RAM|memRAM~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1656_q\);

\RAM|memRAM~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1688_q\);

\RAM|memRAM~2447\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2447_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1688_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1656_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1624_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1592_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1592_q\,
	datab => \RAM|ALT_INV_memRAM~1624_q\,
	datac => \RAM|ALT_INV_memRAM~1656_q\,
	datad => \RAM|ALT_INV_memRAM~1688_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2447_combout\);

\RAM|memRAM~2448\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2448_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2447_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2446_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2445_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2444_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2444_combout\,
	datab => \RAM|ALT_INV_memRAM~2445_combout\,
	datac => \RAM|ALT_INV_memRAM~2446_combout\,
	datad => \RAM|ALT_INV_memRAM~2447_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2448_combout\);

\RAM|memRAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~184_q\);

\RAM|memRAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~216_q\);

\RAM|memRAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~248_q\);

\RAM|memRAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~280_q\);

\RAM|memRAM~2449\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2449_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~280_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~248_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~216_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~184_q\,
	datab => \RAM|ALT_INV_memRAM~216_q\,
	datac => \RAM|ALT_INV_memRAM~248_q\,
	datad => \RAM|ALT_INV_memRAM~280_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2449_combout\);

\RAM|memRAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~696_q\);

\RAM|memRAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~728_q\);

\RAM|memRAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~760_q\);

\RAM|memRAM~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~792_q\);

\RAM|memRAM~2450\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2450_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~792_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~760_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~728_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~696_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~696_q\,
	datab => \RAM|ALT_INV_memRAM~728_q\,
	datac => \RAM|ALT_INV_memRAM~760_q\,
	datad => \RAM|ALT_INV_memRAM~792_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2450_combout\);

\RAM|memRAM~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1208_q\);

\RAM|memRAM~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1240_q\);

\RAM|memRAM~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1272_q\);

\RAM|memRAM~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1304_q\);

\RAM|memRAM~2451\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2451_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1304_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1272_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1240_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1208_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1208_q\,
	datab => \RAM|ALT_INV_memRAM~1240_q\,
	datac => \RAM|ALT_INV_memRAM~1272_q\,
	datad => \RAM|ALT_INV_memRAM~1304_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2451_combout\);

\RAM|memRAM~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1720_q\);

\RAM|memRAM~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1752_q\);

\RAM|memRAM~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1784_q\);

\RAM|memRAM~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1816_q\);

\RAM|memRAM~2452\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2452_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1816_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1784_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1752_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1720_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1720_q\,
	datab => \RAM|ALT_INV_memRAM~1752_q\,
	datac => \RAM|ALT_INV_memRAM~1784_q\,
	datad => \RAM|ALT_INV_memRAM~1816_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2452_combout\);

\RAM|memRAM~2453\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2453_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2452_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2451_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2450_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2449_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2449_combout\,
	datab => \RAM|ALT_INV_memRAM~2450_combout\,
	datac => \RAM|ALT_INV_memRAM~2451_combout\,
	datad => \RAM|ALT_INV_memRAM~2452_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2453_combout\);

\RAM|memRAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~312_q\);

\RAM|memRAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~344_q\);

\RAM|memRAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~376_q\);

\RAM|memRAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~408_q\);

\RAM|memRAM~2454\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2454_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~408_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~376_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~344_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~312_q\,
	datab => \RAM|ALT_INV_memRAM~344_q\,
	datac => \RAM|ALT_INV_memRAM~376_q\,
	datad => \RAM|ALT_INV_memRAM~408_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2454_combout\);

\RAM|memRAM~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~824_q\);

\RAM|memRAM~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~856_q\);

\RAM|memRAM~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~888_q\);

\RAM|memRAM~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~920_q\);

\RAM|memRAM~2455\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2455_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~920_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~888_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~856_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~824_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~824_q\,
	datab => \RAM|ALT_INV_memRAM~856_q\,
	datac => \RAM|ALT_INV_memRAM~888_q\,
	datad => \RAM|ALT_INV_memRAM~920_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2455_combout\);

\RAM|memRAM~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1336_q\);

\RAM|memRAM~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1368_q\);

\RAM|memRAM~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1400_q\);

\RAM|memRAM~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1432_q\);

\RAM|memRAM~2456\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2456_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1432_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1400_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1368_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1336_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1336_q\,
	datab => \RAM|ALT_INV_memRAM~1368_q\,
	datac => \RAM|ALT_INV_memRAM~1400_q\,
	datad => \RAM|ALT_INV_memRAM~1432_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2456_combout\);

\RAM|memRAM~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1848_q\);

\RAM|memRAM~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1880_q\);

\RAM|memRAM~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1912_q\);

\RAM|memRAM~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1944_q\);

\RAM|memRAM~2457\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2457_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1944_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1912_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1880_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1848_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1848_q\,
	datab => \RAM|ALT_INV_memRAM~1880_q\,
	datac => \RAM|ALT_INV_memRAM~1912_q\,
	datad => \RAM|ALT_INV_memRAM~1944_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2457_combout\);

\RAM|memRAM~2458\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2458_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2457_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2456_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2455_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2454_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2454_combout\,
	datab => \RAM|ALT_INV_memRAM~2455_combout\,
	datac => \RAM|ALT_INV_memRAM~2456_combout\,
	datad => \RAM|ALT_INV_memRAM~2457_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2458_combout\);

\RAM|memRAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~440_q\);

\RAM|memRAM~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~952_q\);

\RAM|memRAM~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1464_q\);

\RAM|memRAM~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1976_q\);

\RAM|memRAM~2459\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2459_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1976_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1464_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~952_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~440_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~440_q\,
	datab => \RAM|ALT_INV_memRAM~952_q\,
	datac => \RAM|ALT_INV_memRAM~1464_q\,
	datad => \RAM|ALT_INV_memRAM~1976_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2459_combout\);

\RAM|memRAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~472_q\);

\RAM|memRAM~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~984_q\);

\RAM|memRAM~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1496_q\);

\RAM|memRAM~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2008_q\);

\RAM|memRAM~2460\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2460_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2008_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1496_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~984_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~472_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~472_q\,
	datab => \RAM|ALT_INV_memRAM~984_q\,
	datac => \RAM|ALT_INV_memRAM~1496_q\,
	datad => \RAM|ALT_INV_memRAM~2008_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2460_combout\);

\RAM|memRAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~504_q\);

\RAM|memRAM~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1016_q\);

\RAM|memRAM~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1528_q\);

\RAM|memRAM~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2040_q\);

\RAM|memRAM~2461\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2461_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2040_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1528_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1016_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~504_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~504_q\,
	datab => \RAM|ALT_INV_memRAM~1016_q\,
	datac => \RAM|ALT_INV_memRAM~1528_q\,
	datad => \RAM|ALT_INV_memRAM~2040_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2461_combout\);

\RAM|memRAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~536_q\);

\RAM|memRAM~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1048_q\);

\RAM|memRAM~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1560_q\);

\RAM|memRAM~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(113),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2072_q\);

\RAM|memRAM~2462\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2462_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2072_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1560_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1048_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~536_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~536_q\,
	datab => \RAM|ALT_INV_memRAM~1048_q\,
	datac => \RAM|ALT_INV_memRAM~1560_q\,
	datad => \RAM|ALT_INV_memRAM~2072_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2462_combout\);

\RAM|memRAM~2463\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2463_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2462_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2461_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2460_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2459_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2459_combout\,
	datab => \RAM|ALT_INV_memRAM~2460_combout\,
	datac => \RAM|ALT_INV_memRAM~2461_combout\,
	datad => \RAM|ALT_INV_memRAM~2462_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2463_combout\);

\RAM|memRAM~2464\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2464_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2463_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2458_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2453_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2448_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2448_combout\,
	datab => \RAM|ALT_INV_memRAM~2453_combout\,
	datac => \RAM|ALT_INV_memRAM~2458_combout\,
	datad => \RAM|ALT_INV_memRAM~2463_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2464_combout\);

\R_MEM_WB|DOUT[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2464_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(113));

\ULA|bit17|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit17|cout~0_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(81) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(49) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(81) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(49) $ (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(81) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(49) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(81) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(49) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011010011001011010010110011010011001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(49),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(81),
	combout => \ULA|bit17|cout~0_combout\);

\ULA|bit17|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(81)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(81),
	combout => \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit17|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit17|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit17|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit17|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit17|cout~0_combout\ $ (((!\ULA|bit15|cout~combout\ & (!\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit15|cout~combout\ & ((!\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit15|ALT_INV_cout~combout\,
	datab => \ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit17|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit17|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(145));

\R_MEM_WB|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(145),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(81));

\M_DD_ESCR|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[17]~17_combout\ = ( \R_MEM_WB|DOUT\(113) & ( \R_MEM_WB|DOUT\(81) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(17))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(49))))) ) ) ) # ( !\R_MEM_WB|DOUT\(113) & ( 
-- \R_MEM_WB|DOUT\(81) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(17))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(49))))) ) ) ) # ( \R_MEM_WB|DOUT\(113) & ( !\R_MEM_WB|DOUT\(81) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(17)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(49))))) ) ) ) # ( !\R_MEM_WB|DOUT\(113) & ( !\R_MEM_WB|DOUT\(81) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(17))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(49)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(17),
	datad => \R_MEM_WB|ALT_INV_DOUT\(49),
	datae => \R_MEM_WB|ALT_INV_DOUT\(113),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(81),
	combout => \M_DD_ESCR|saida_MUX[17]~17_combout\);

\B_REG|registrador_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(28));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

\B_REG|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[17]~17_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~56_q\);

\B_REG|saidaA[17]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[17]~90_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~56_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[17]~17_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(28))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[17]~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(28),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[17]~17_combout\,
	datag => \B_REG|ALT_INV_registrador~56_q\,
	combout => \B_REG|saidaA[17]~90_combout\);

\REG_ID_EX|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[17]~90_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(49));

\ULA|bit17|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(49))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(49),
	combout => \ULA|bit17|MUX_INV_A|saida_MUX~0_combout\);

\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \REG_ID_EX|DOUT\(18) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \REG_ID_EX|DOUT\(18) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(18),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

\R_EX_MEM|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~65_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(82));

\M_PROX_PC|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[18]~18_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(48) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[18]~86_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(82) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~86_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(48),
	datac => \INC_PC4|ALT_INV_Add0~65_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(82),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[18]~18_combout\);

\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[18]~18_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

\INC_PC4|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~65_sumout\ = SUM(( \PC|DOUT\(18) ) + ( GND ) + ( \INC_PC4|Add0~62\ ))
-- \INC_PC4|Add0~66\ = CARRY(( \PC|DOUT\(18) ) + ( GND ) + ( \INC_PC4|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(18),
	cin => \INC_PC4|Add0~62\,
	sumout => \INC_PC4|Add0~65_sumout\,
	cout => \INC_PC4|Add0~66\);

\REG_IF_ID|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~65_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(18));

\REG_ID_EX|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(18),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(18));

\R_EX_MEM|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(18),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(18));

\R_MEM_WB|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(18),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(18));

\R_EX_MEM|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(182),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(50));

\R_MEM_WB|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(50),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(50));

\B_REG|registrador_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(29));

\B_REG|registrador~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[18]~18_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~90_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

\B_REG|saidaB[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[18]~18_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(29) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[18]~18_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[18]~18_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(29),
	datac => \B_REG|ALT_INV_registrador~90_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[18]~18_combout\);

\REG_ID_EX|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[18]~18_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(82));

\R_EX_MEM|DOUT[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(82),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(114));

\RAM|memRAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~57_q\);

\RAM|memRAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~185_q\);

\RAM|memRAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~313_q\);

\RAM|memRAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~441_q\);

\RAM|memRAM~2465\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2465_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~441_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~313_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~185_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~57_q\,
	datab => \RAM|ALT_INV_memRAM~185_q\,
	datac => \RAM|ALT_INV_memRAM~313_q\,
	datad => \RAM|ALT_INV_memRAM~441_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2465_combout\);

\RAM|memRAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~89_q\);

\RAM|memRAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~217_q\);

\RAM|memRAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~345_q\);

\RAM|memRAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~473_q\);

\RAM|memRAM~2466\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2466_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~473_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~345_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~217_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~89_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~89_q\,
	datab => \RAM|ALT_INV_memRAM~217_q\,
	datac => \RAM|ALT_INV_memRAM~345_q\,
	datad => \RAM|ALT_INV_memRAM~473_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2466_combout\);

\RAM|memRAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~121_q\);

\RAM|memRAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~249_q\);

\RAM|memRAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~377_q\);

\RAM|memRAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~505_q\);

\RAM|memRAM~2467\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2467_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~505_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~377_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~249_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~121_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~121_q\,
	datab => \RAM|ALT_INV_memRAM~249_q\,
	datac => \RAM|ALT_INV_memRAM~377_q\,
	datad => \RAM|ALT_INV_memRAM~505_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2467_combout\);

\RAM|memRAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~153_q\);

\RAM|memRAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~281_q\);

\RAM|memRAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~409_q\);

\RAM|memRAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~537_q\);

\RAM|memRAM~2468\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2468_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~537_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~409_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~281_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~153_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~153_q\,
	datab => \RAM|ALT_INV_memRAM~281_q\,
	datac => \RAM|ALT_INV_memRAM~409_q\,
	datad => \RAM|ALT_INV_memRAM~537_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2468_combout\);

\RAM|memRAM~2469\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2469_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2468_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2467_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2466_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2465_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2465_combout\,
	datab => \RAM|ALT_INV_memRAM~2466_combout\,
	datac => \RAM|ALT_INV_memRAM~2467_combout\,
	datad => \RAM|ALT_INV_memRAM~2468_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2469_combout\);

\RAM|memRAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~569_q\);

\RAM|memRAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~697_q\);

\RAM|memRAM~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~825_q\);

\RAM|memRAM~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~953_q\);

\RAM|memRAM~2470\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2470_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~953_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~825_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~697_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~569_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~569_q\,
	datab => \RAM|ALT_INV_memRAM~697_q\,
	datac => \RAM|ALT_INV_memRAM~825_q\,
	datad => \RAM|ALT_INV_memRAM~953_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2470_combout\);

\RAM|memRAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~601_q\);

\RAM|memRAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~729_q\);

\RAM|memRAM~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~857_q\);

\RAM|memRAM~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~985_q\);

\RAM|memRAM~2471\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2471_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~985_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~857_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~729_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~601_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~601_q\,
	datab => \RAM|ALT_INV_memRAM~729_q\,
	datac => \RAM|ALT_INV_memRAM~857_q\,
	datad => \RAM|ALT_INV_memRAM~985_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2471_combout\);

\RAM|memRAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~633_q\);

\RAM|memRAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~761_q\);

\RAM|memRAM~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~889_q\);

\RAM|memRAM~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1017_q\);

\RAM|memRAM~2472\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2472_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1017_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~889_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~761_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~633_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~633_q\,
	datab => \RAM|ALT_INV_memRAM~761_q\,
	datac => \RAM|ALT_INV_memRAM~889_q\,
	datad => \RAM|ALT_INV_memRAM~1017_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2472_combout\);

\RAM|memRAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~665_q\);

\RAM|memRAM~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~793_q\);

\RAM|memRAM~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~921_q\);

\RAM|memRAM~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1049_q\);

\RAM|memRAM~2473\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2473_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1049_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~921_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~793_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~665_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~665_q\,
	datab => \RAM|ALT_INV_memRAM~793_q\,
	datac => \RAM|ALT_INV_memRAM~921_q\,
	datad => \RAM|ALT_INV_memRAM~1049_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2473_combout\);

\RAM|memRAM~2474\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2474_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2473_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2472_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2471_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2470_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2470_combout\,
	datab => \RAM|ALT_INV_memRAM~2471_combout\,
	datac => \RAM|ALT_INV_memRAM~2472_combout\,
	datad => \RAM|ALT_INV_memRAM~2473_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2474_combout\);

\RAM|memRAM~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1081_q\);

\RAM|memRAM~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1113_q\);

\RAM|memRAM~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1145_q\);

\RAM|memRAM~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1177_q\);

\RAM|memRAM~2475\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2475_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1177_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1145_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1113_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1081_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1081_q\,
	datab => \RAM|ALT_INV_memRAM~1113_q\,
	datac => \RAM|ALT_INV_memRAM~1145_q\,
	datad => \RAM|ALT_INV_memRAM~1177_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2475_combout\);

\RAM|memRAM~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1209_q\);

\RAM|memRAM~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1241_q\);

\RAM|memRAM~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1273_q\);

\RAM|memRAM~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1305_q\);

\RAM|memRAM~2476\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2476_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1305_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1273_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1241_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1209_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1209_q\,
	datab => \RAM|ALT_INV_memRAM~1241_q\,
	datac => \RAM|ALT_INV_memRAM~1273_q\,
	datad => \RAM|ALT_INV_memRAM~1305_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2476_combout\);

\RAM|memRAM~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1337_q\);

\RAM|memRAM~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1369_q\);

\RAM|memRAM~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1401_q\);

\RAM|memRAM~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1433_q\);

\RAM|memRAM~2477\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2477_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1433_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1401_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1369_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1337_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1337_q\,
	datab => \RAM|ALT_INV_memRAM~1369_q\,
	datac => \RAM|ALT_INV_memRAM~1401_q\,
	datad => \RAM|ALT_INV_memRAM~1433_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2477_combout\);

\RAM|memRAM~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1465_q\);

\RAM|memRAM~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1497_q\);

\RAM|memRAM~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1529_q\);

\RAM|memRAM~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1561_q\);

\RAM|memRAM~2478\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2478_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1561_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1529_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1497_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1465_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1465_q\,
	datab => \RAM|ALT_INV_memRAM~1497_q\,
	datac => \RAM|ALT_INV_memRAM~1529_q\,
	datad => \RAM|ALT_INV_memRAM~1561_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2478_combout\);

\RAM|memRAM~2479\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2479_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2478_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2477_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2476_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2475_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2475_combout\,
	datab => \RAM|ALT_INV_memRAM~2476_combout\,
	datac => \RAM|ALT_INV_memRAM~2477_combout\,
	datad => \RAM|ALT_INV_memRAM~2478_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2479_combout\);

\RAM|memRAM~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1593_q\);

\RAM|memRAM~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1721_q\);

\RAM|memRAM~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1849_q\);

\RAM|memRAM~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1977_q\);

\RAM|memRAM~2480\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2480_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1977_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1849_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1721_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1593_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1593_q\,
	datab => \RAM|ALT_INV_memRAM~1721_q\,
	datac => \RAM|ALT_INV_memRAM~1849_q\,
	datad => \RAM|ALT_INV_memRAM~1977_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2480_combout\);

\RAM|memRAM~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1625_q\);

\RAM|memRAM~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1753_q\);

\RAM|memRAM~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1881_q\);

\RAM|memRAM~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2009_q\);

\RAM|memRAM~2481\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2481_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2009_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1881_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1753_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1625_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1625_q\,
	datab => \RAM|ALT_INV_memRAM~1753_q\,
	datac => \RAM|ALT_INV_memRAM~1881_q\,
	datad => \RAM|ALT_INV_memRAM~2009_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2481_combout\);

\RAM|memRAM~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1657_q\);

\RAM|memRAM~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1785_q\);

\RAM|memRAM~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1913_q\);

\RAM|memRAM~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2041_q\);

\RAM|memRAM~2482\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2482_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2041_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1913_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1785_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1657_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1657_q\,
	datab => \RAM|ALT_INV_memRAM~1785_q\,
	datac => \RAM|ALT_INV_memRAM~1913_q\,
	datad => \RAM|ALT_INV_memRAM~2041_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2482_combout\);

\RAM|memRAM~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1689_q\);

\RAM|memRAM~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1817_q\);

\RAM|memRAM~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1945_q\);

\RAM|memRAM~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(114),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2073_q\);

\RAM|memRAM~2483\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2483_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2073_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1945_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1817_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1689_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1689_q\,
	datab => \RAM|ALT_INV_memRAM~1817_q\,
	datac => \RAM|ALT_INV_memRAM~1945_q\,
	datad => \RAM|ALT_INV_memRAM~2073_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2483_combout\);

\RAM|memRAM~2484\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2484_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2483_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2482_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2481_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2480_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2480_combout\,
	datab => \RAM|ALT_INV_memRAM~2481_combout\,
	datac => \RAM|ALT_INV_memRAM~2482_combout\,
	datad => \RAM|ALT_INV_memRAM~2483_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2484_combout\);

\RAM|memRAM~2485\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2485_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2484_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2479_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2474_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2469_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2469_combout\,
	datab => \RAM|ALT_INV_memRAM~2474_combout\,
	datac => \RAM|ALT_INV_memRAM~2479_combout\,
	datad => \RAM|ALT_INV_memRAM~2484_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2485_combout\);

\R_MEM_WB|DOUT[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2485_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(114));

\ULA|bit18|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|MUX_RESULT|saida_MUX~1_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100101100110100101101001100101100110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(50),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(82),
	combout => \ULA|bit18|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit18|MUX_RESULT|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ = (!\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\ & (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\ & 
-- ((\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\);

\ULA|bit18|MUX_RESULT|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( ((!\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( 
-- !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- (((!\REG_ID_EX|DOUT\(167))))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\))) # 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((\REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & 
-- !\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001101010111010101100000001101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(167),
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(82),
	combout => \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\);

\ULA|bit18|MUX_RESULT|saida_MUX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ = ( \ULAcntrl|saida[2]~1_combout\ & ( \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULAcntrl|saida[2]~1_combout\ & ( \ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ & ( ((!\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( \ULAcntrl|saida[2]~1_combout\ & ( !\ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ & ( 
-- (((\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( !\ULAcntrl|saida[2]~1_combout\ & ( 
-- !\ULA|bit18|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010011101110111111101010101010111010000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	dataf => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	combout => \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\);

\ULA|bit18|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ & ( \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((\ULA|bit18|MUX_RESULT|saida_MUX~1_combout\))) # (\ULAcntrl|saida[0]~2_combout\ 
-- & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( !\ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ & ( \ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit18|MUX_RESULT|saida_MUX~1_combout\ $ 
-- (((!\ULA|bit15|cout~combout\) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( \ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ & ( 
-- !\ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit15|cout~combout\ $ (!\ULA|bit18|MUX_RESULT|saida_MUX~1_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULA|bit18|MUX_RESULT|saida_MUX~1_combout\)))) ) ) ) # ( !\ULA|bit18|MUX_RESULT|saida_MUX~2_combout\ & ( !\ULA|bit18|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULA|bit18|MUX_RESULT|saida_MUX~1_combout\ & 
-- (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000000110011000000000011001101100110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit15|ALT_INV_cout~combout\,
	datad => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	dataf => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~4_combout\,
	combout => \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit18|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(146));

\R_MEM_WB|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(146),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(82));

\M_DD_ESCR|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[18]~18_combout\ = ( \R_MEM_WB|DOUT\(114) & ( \R_MEM_WB|DOUT\(82) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(18))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(50))))) ) ) ) # ( !\R_MEM_WB|DOUT\(114) & ( 
-- \R_MEM_WB|DOUT\(82) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(18))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(50))))) ) ) ) # ( \R_MEM_WB|DOUT\(114) & ( !\R_MEM_WB|DOUT\(82) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(18)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(50))))) ) ) ) # ( !\R_MEM_WB|DOUT\(114) & ( !\R_MEM_WB|DOUT\(82) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(18))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(50)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(18),
	datad => \R_MEM_WB|ALT_INV_DOUT\(50),
	datae => \R_MEM_WB|ALT_INV_DOUT\(114),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(82),
	combout => \M_DD_ESCR|saida_MUX[18]~18_combout\);

\B_REG|registrador_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(29));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

\B_REG|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[18]~18_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~57_q\);

\B_REG|saidaA[18]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[18]~86_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~57_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[18]~18_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(29))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[18]~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(29),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[18]~18_combout\,
	datag => \B_REG|ALT_INV_registrador~57_q\,
	combout => \B_REG|saidaA[18]~86_combout\);

\REG_ID_EX|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[18]~86_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(50));

\ULA|bit18|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|cout~0_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011010011001011010010110011010011001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(50),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(82),
	combout => \ULA|bit18|cout~0_combout\);

\ULA|bit18|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|cout~1_combout\ = ( \ULA|bit17|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit18|cout~0_combout\ & ( ((!\ULA|bit15|cout~combout\ & ((\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\))) # 
-- (\ULA|bit15|cout~combout\ & (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit17|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit18|cout~0_combout\ & ( 
-- (\ULA|bit17|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit15|cout~combout\ & ((\ULA|bit16|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit15|cout~combout\ & (\ULA|bit16|MUX_INV_A|saida_MUX~0_combout\ & 
-- \ULA|bit16|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit15|ALT_INV_cout~combout\,
	datab => \ULA|bit16|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit16|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit17|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit17|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit18|ALT_INV_cout~0_combout\,
	combout => \ULA|bit18|cout~1_combout\);

\ULA|bit18|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit18|cout~2_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( (!\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50)))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(82) & ( 
-- (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(50) & (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(50) & (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( 
-- \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(50) & (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(50) & (!\REG_ID_EX|DOUT\(167) 
-- $ (!\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(82) & ( (\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(50)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000001100110000001100000000001100110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(50),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(82),
	combout => \ULA|bit18|cout~2_combout\);

\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \REG_ID_EX|DOUT\(19) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \REG_ID_EX|DOUT\(19) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(19),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

\R_EX_MEM|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~69_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(83));

\M_PROX_PC|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[19]~19_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(49) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[19]~82_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(83) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[19]~82_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(49),
	datac => \INC_PC4|ALT_INV_Add0~69_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(83),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[19]~19_combout\);

\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[19]~19_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

\INC_PC4|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~69_sumout\ = SUM(( \PC|DOUT\(19) ) + ( GND ) + ( \INC_PC4|Add0~66\ ))
-- \INC_PC4|Add0~70\ = CARRY(( \PC|DOUT\(19) ) + ( GND ) + ( \INC_PC4|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(19),
	cin => \INC_PC4|Add0~66\,
	sumout => \INC_PC4|Add0~69_sumout\,
	cout => \INC_PC4|Add0~70\);

\REG_IF_ID|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~69_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(19));

\REG_ID_EX|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(19),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(19));

\R_EX_MEM|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(19),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(19));

\R_MEM_WB|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(19),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(19));

\R_EX_MEM|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(183),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(51));

\R_MEM_WB|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(51),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(51));

\B_REG|registrador_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(30));

\B_REG|registrador~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[19]~19_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~91_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

\B_REG|saidaB[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[19]~19_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(30) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[19]~19_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~91_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[19]~19_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(30),
	datac => \B_REG|ALT_INV_registrador~91_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[19]~19_combout\);

\REG_ID_EX|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[19]~19_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(83));

\R_EX_MEM|DOUT[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(83),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(115));

\RAM|memRAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~58_q\);

\RAM|memRAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~570_q\);

\RAM|memRAM~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1082_q\);

\RAM|memRAM~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1594_q\);

\RAM|memRAM~2486\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2486_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1594_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1082_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~570_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~58_q\,
	datab => \RAM|ALT_INV_memRAM~570_q\,
	datac => \RAM|ALT_INV_memRAM~1082_q\,
	datad => \RAM|ALT_INV_memRAM~1594_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2486_combout\);

\RAM|memRAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~186_q\);

\RAM|memRAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~698_q\);

\RAM|memRAM~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1210_q\);

\RAM|memRAM~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1722_q\);

\RAM|memRAM~2487\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2487_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1722_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1210_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~698_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~186_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~186_q\,
	datab => \RAM|ALT_INV_memRAM~698_q\,
	datac => \RAM|ALT_INV_memRAM~1210_q\,
	datad => \RAM|ALT_INV_memRAM~1722_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2487_combout\);

\RAM|memRAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~314_q\);

\RAM|memRAM~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~826_q\);

\RAM|memRAM~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1338_q\);

\RAM|memRAM~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1850_q\);

\RAM|memRAM~2488\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2488_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1850_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1338_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~826_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~314_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~314_q\,
	datab => \RAM|ALT_INV_memRAM~826_q\,
	datac => \RAM|ALT_INV_memRAM~1338_q\,
	datad => \RAM|ALT_INV_memRAM~1850_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2488_combout\);

\RAM|memRAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~442_q\);

\RAM|memRAM~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~954_q\);

\RAM|memRAM~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1466_q\);

\RAM|memRAM~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1978_q\);

\RAM|memRAM~2489\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2489_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1978_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1466_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~954_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~442_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~442_q\,
	datab => \RAM|ALT_INV_memRAM~954_q\,
	datac => \RAM|ALT_INV_memRAM~1466_q\,
	datad => \RAM|ALT_INV_memRAM~1978_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2489_combout\);

\RAM|memRAM~2490\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2490_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2489_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2488_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2487_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2486_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2486_combout\,
	datab => \RAM|ALT_INV_memRAM~2487_combout\,
	datac => \RAM|ALT_INV_memRAM~2488_combout\,
	datad => \RAM|ALT_INV_memRAM~2489_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2490_combout\);

\RAM|memRAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~90_q\);

\RAM|memRAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~602_q\);

\RAM|memRAM~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1114_q\);

\RAM|memRAM~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1626_q\);

\RAM|memRAM~2491\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2491_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1626_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1114_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~602_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~90_q\,
	datab => \RAM|ALT_INV_memRAM~602_q\,
	datac => \RAM|ALT_INV_memRAM~1114_q\,
	datad => \RAM|ALT_INV_memRAM~1626_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2491_combout\);

\RAM|memRAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~218_q\);

\RAM|memRAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~730_q\);

\RAM|memRAM~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1242_q\);

\RAM|memRAM~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1754_q\);

\RAM|memRAM~2492\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2492_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1754_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1242_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~730_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~218_q\,
	datab => \RAM|ALT_INV_memRAM~730_q\,
	datac => \RAM|ALT_INV_memRAM~1242_q\,
	datad => \RAM|ALT_INV_memRAM~1754_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2492_combout\);

\RAM|memRAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~346_q\);

\RAM|memRAM~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~858_q\);

\RAM|memRAM~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1370_q\);

\RAM|memRAM~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1882_q\);

\RAM|memRAM~2493\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2493_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1882_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1370_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~858_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~346_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~346_q\,
	datab => \RAM|ALT_INV_memRAM~858_q\,
	datac => \RAM|ALT_INV_memRAM~1370_q\,
	datad => \RAM|ALT_INV_memRAM~1882_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2493_combout\);

\RAM|memRAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~474_q\);

\RAM|memRAM~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~986_q\);

\RAM|memRAM~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1498_q\);

\RAM|memRAM~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2010_q\);

\RAM|memRAM~2494\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2494_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2010_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1498_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~986_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~474_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~474_q\,
	datab => \RAM|ALT_INV_memRAM~986_q\,
	datac => \RAM|ALT_INV_memRAM~1498_q\,
	datad => \RAM|ALT_INV_memRAM~2010_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2494_combout\);

\RAM|memRAM~2495\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2495_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2494_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2493_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2492_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2491_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2491_combout\,
	datab => \RAM|ALT_INV_memRAM~2492_combout\,
	datac => \RAM|ALT_INV_memRAM~2493_combout\,
	datad => \RAM|ALT_INV_memRAM~2494_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2495_combout\);

\RAM|memRAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~122_q\);

\RAM|memRAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~634_q\);

\RAM|memRAM~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1146_q\);

\RAM|memRAM~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1658_q\);

\RAM|memRAM~2496\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2496_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1658_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1146_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~634_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~122_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~122_q\,
	datab => \RAM|ALT_INV_memRAM~634_q\,
	datac => \RAM|ALT_INV_memRAM~1146_q\,
	datad => \RAM|ALT_INV_memRAM~1658_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2496_combout\);

\RAM|memRAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~250_q\);

\RAM|memRAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~762_q\);

\RAM|memRAM~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1274_q\);

\RAM|memRAM~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1786_q\);

\RAM|memRAM~2497\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2497_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1786_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1274_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~762_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~250_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~250_q\,
	datab => \RAM|ALT_INV_memRAM~762_q\,
	datac => \RAM|ALT_INV_memRAM~1274_q\,
	datad => \RAM|ALT_INV_memRAM~1786_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2497_combout\);

\RAM|memRAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~378_q\);

\RAM|memRAM~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~890_q\);

\RAM|memRAM~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1402_q\);

\RAM|memRAM~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1914_q\);

\RAM|memRAM~2498\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2498_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1914_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1402_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~890_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~378_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~378_q\,
	datab => \RAM|ALT_INV_memRAM~890_q\,
	datac => \RAM|ALT_INV_memRAM~1402_q\,
	datad => \RAM|ALT_INV_memRAM~1914_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2498_combout\);

\RAM|memRAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~506_q\);

\RAM|memRAM~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1018_q\);

\RAM|memRAM~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1530_q\);

\RAM|memRAM~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2042_q\);

\RAM|memRAM~2499\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2499_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2042_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1530_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1018_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~506_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~506_q\,
	datab => \RAM|ALT_INV_memRAM~1018_q\,
	datac => \RAM|ALT_INV_memRAM~1530_q\,
	datad => \RAM|ALT_INV_memRAM~2042_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2499_combout\);

\RAM|memRAM~2500\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2500_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2499_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2498_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2497_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2496_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2496_combout\,
	datab => \RAM|ALT_INV_memRAM~2497_combout\,
	datac => \RAM|ALT_INV_memRAM~2498_combout\,
	datad => \RAM|ALT_INV_memRAM~2499_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2500_combout\);

\RAM|memRAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~154_q\);

\RAM|memRAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~282_q\);

\RAM|memRAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~410_q\);

\RAM|memRAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~538_q\);

\RAM|memRAM~2501\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2501_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~538_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~410_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~282_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~154_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~154_q\,
	datab => \RAM|ALT_INV_memRAM~282_q\,
	datac => \RAM|ALT_INV_memRAM~410_q\,
	datad => \RAM|ALT_INV_memRAM~538_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2501_combout\);

\RAM|memRAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~666_q\);

\RAM|memRAM~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~794_q\);

\RAM|memRAM~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~922_q\);

\RAM|memRAM~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1050_q\);

\RAM|memRAM~2502\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2502_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1050_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~922_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~794_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~666_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~666_q\,
	datab => \RAM|ALT_INV_memRAM~794_q\,
	datac => \RAM|ALT_INV_memRAM~922_q\,
	datad => \RAM|ALT_INV_memRAM~1050_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2502_combout\);

\RAM|memRAM~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1178_q\);

\RAM|memRAM~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1306_q\);

\RAM|memRAM~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1434_q\);

\RAM|memRAM~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1562_q\);

\RAM|memRAM~2503\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2503_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1562_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1434_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1306_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1178_q\,
	datab => \RAM|ALT_INV_memRAM~1306_q\,
	datac => \RAM|ALT_INV_memRAM~1434_q\,
	datad => \RAM|ALT_INV_memRAM~1562_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2503_combout\);

\RAM|memRAM~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1690_q\);

\RAM|memRAM~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1818_q\);

\RAM|memRAM~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1946_q\);

\RAM|memRAM~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(115),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2074_q\);

\RAM|memRAM~2504\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2504_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2074_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1946_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1818_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1690_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1690_q\,
	datab => \RAM|ALT_INV_memRAM~1818_q\,
	datac => \RAM|ALT_INV_memRAM~1946_q\,
	datad => \RAM|ALT_INV_memRAM~2074_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2504_combout\);

\RAM|memRAM~2505\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2505_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2504_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2503_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2502_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2501_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2501_combout\,
	datab => \RAM|ALT_INV_memRAM~2502_combout\,
	datac => \RAM|ALT_INV_memRAM~2503_combout\,
	datad => \RAM|ALT_INV_memRAM~2504_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2505_combout\);

\RAM|memRAM~2506\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2506_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2505_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2500_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2495_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2490_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2490_combout\,
	datab => \RAM|ALT_INV_memRAM~2495_combout\,
	datac => \RAM|ALT_INV_memRAM~2500_combout\,
	datad => \RAM|ALT_INV_memRAM~2505_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2506_combout\);

\R_MEM_WB|DOUT[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2506_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(115));

\ULA|bit19|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(83)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(83),
	combout => \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit19|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ $ (((\ULA|bit18|cout~2_combout\) # (\ULA|bit18|cout~1_combout\))))) ) ) ) # ( !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ $ (((!\ULA|bit18|cout~1_combout\ & !\ULA|bit18|cout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000100000000010101000000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit18|ALT_INV_cout~1_combout\,
	datac => \ULA|bit18|ALT_INV_cout~2_combout\,
	datad => \ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit19|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(147));

\R_MEM_WB|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(147),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(83));

\M_DD_ESCR|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[19]~19_combout\ = ( \R_MEM_WB|DOUT\(115) & ( \R_MEM_WB|DOUT\(83) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(19))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(51))))) ) ) ) # ( !\R_MEM_WB|DOUT\(115) & ( 
-- \R_MEM_WB|DOUT\(83) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(19))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(51))))) ) ) ) # ( \R_MEM_WB|DOUT\(115) & ( !\R_MEM_WB|DOUT\(83) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(19)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(51))))) ) ) ) # ( !\R_MEM_WB|DOUT\(115) & ( !\R_MEM_WB|DOUT\(83) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(19))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(51)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(19),
	datad => \R_MEM_WB|ALT_INV_DOUT\(51),
	datae => \R_MEM_WB|ALT_INV_DOUT\(115),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(83),
	combout => \M_DD_ESCR|saida_MUX[19]~19_combout\);

\B_REG|registrador_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(30));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

\B_REG|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[19]~19_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~58_q\);

\B_REG|saidaA[19]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[19]~82_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~58_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[19]~19_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(30))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[19]~19_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(30),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[19]~19_combout\,
	datag => \B_REG|ALT_INV_registrador~58_q\,
	combout => \B_REG|saidaA[19]~82_combout\);

\REG_ID_EX|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[19]~82_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(51));

\ULA|bit19|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(51))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(51),
	combout => \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\);

\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \REG_ID_EX|DOUT\(20) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \REG_ID_EX|DOUT\(20) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(20),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

\R_EX_MEM|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~73_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(84));

\M_PROX_PC|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[20]~20_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(50) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[20]~78_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(84) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[20]~78_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(50),
	datac => \INC_PC4|ALT_INV_Add0~73_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(84),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[20]~20_combout\);

\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[20]~20_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

\INC_PC4|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~73_sumout\ = SUM(( \PC|DOUT\(20) ) + ( GND ) + ( \INC_PC4|Add0~70\ ))
-- \INC_PC4|Add0~74\ = CARRY(( \PC|DOUT\(20) ) + ( GND ) + ( \INC_PC4|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(20),
	cin => \INC_PC4|Add0~70\,
	sumout => \INC_PC4|Add0~73_sumout\,
	cout => \INC_PC4|Add0~74\);

\REG_IF_ID|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~73_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(20));

\REG_ID_EX|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(20),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(20));

\R_EX_MEM|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(20),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(20));

\R_MEM_WB|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(20),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(20));

\R_EX_MEM|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(184),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(58));

\R_MEM_WB|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(58),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(58));

\B_REG|registrador_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(31));

\B_REG|registrador~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[20]~20_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~92_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

\B_REG|saidaB[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[20]~20_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(31) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[20]~20_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~92_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[20]~20_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(31),
	datac => \B_REG|ALT_INV_registrador~92_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[20]~20_combout\);

\REG_ID_EX|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[20]~20_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(84));

\R_EX_MEM|DOUT[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(84),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(116));

\RAM|memRAM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~59_q\);

\RAM|memRAM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~91_q\);

\RAM|memRAM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~123_q\);

\RAM|memRAM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~155_q\);

\RAM|memRAM~2507\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2507_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~155_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~123_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~91_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~59_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~59_q\,
	datab => \RAM|ALT_INV_memRAM~91_q\,
	datac => \RAM|ALT_INV_memRAM~123_q\,
	datad => \RAM|ALT_INV_memRAM~155_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2507_combout\);

\RAM|memRAM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~571_q\);

\RAM|memRAM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~603_q\);

\RAM|memRAM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~635_q\);

\RAM|memRAM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~667_q\);

\RAM|memRAM~2508\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2508_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~667_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~635_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~603_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~571_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~571_q\,
	datab => \RAM|ALT_INV_memRAM~603_q\,
	datac => \RAM|ALT_INV_memRAM~635_q\,
	datad => \RAM|ALT_INV_memRAM~667_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2508_combout\);

\RAM|memRAM~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1083_q\);

\RAM|memRAM~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1115_q\);

\RAM|memRAM~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1147_q\);

\RAM|memRAM~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1179_q\);

\RAM|memRAM~2509\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2509_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1179_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1147_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1115_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1083_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1083_q\,
	datab => \RAM|ALT_INV_memRAM~1115_q\,
	datac => \RAM|ALT_INV_memRAM~1147_q\,
	datad => \RAM|ALT_INV_memRAM~1179_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2509_combout\);

\RAM|memRAM~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1595_q\);

\RAM|memRAM~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1627_q\);

\RAM|memRAM~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1659_q\);

\RAM|memRAM~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1691_q\);

\RAM|memRAM~2510\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2510_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1691_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1659_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1627_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1595_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1595_q\,
	datab => \RAM|ALT_INV_memRAM~1627_q\,
	datac => \RAM|ALT_INV_memRAM~1659_q\,
	datad => \RAM|ALT_INV_memRAM~1691_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2510_combout\);

\RAM|memRAM~2511\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2511_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2510_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2509_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2508_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2507_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2507_combout\,
	datab => \RAM|ALT_INV_memRAM~2508_combout\,
	datac => \RAM|ALT_INV_memRAM~2509_combout\,
	datad => \RAM|ALT_INV_memRAM~2510_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2511_combout\);

\RAM|memRAM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~187_q\);

\RAM|memRAM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~219_q\);

\RAM|memRAM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~251_q\);

\RAM|memRAM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~283_q\);

\RAM|memRAM~2512\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2512_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~283_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~251_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~219_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~187_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~187_q\,
	datab => \RAM|ALT_INV_memRAM~219_q\,
	datac => \RAM|ALT_INV_memRAM~251_q\,
	datad => \RAM|ALT_INV_memRAM~283_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2512_combout\);

\RAM|memRAM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~699_q\);

\RAM|memRAM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~731_q\);

\RAM|memRAM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~763_q\);

\RAM|memRAM~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~795_q\);

\RAM|memRAM~2513\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2513_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~795_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~763_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~731_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~699_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~699_q\,
	datab => \RAM|ALT_INV_memRAM~731_q\,
	datac => \RAM|ALT_INV_memRAM~763_q\,
	datad => \RAM|ALT_INV_memRAM~795_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2513_combout\);

\RAM|memRAM~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1211_q\);

\RAM|memRAM~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1243_q\);

\RAM|memRAM~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1275_q\);

\RAM|memRAM~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1307_q\);

\RAM|memRAM~2514\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2514_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1307_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1275_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1243_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1211_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1211_q\,
	datab => \RAM|ALT_INV_memRAM~1243_q\,
	datac => \RAM|ALT_INV_memRAM~1275_q\,
	datad => \RAM|ALT_INV_memRAM~1307_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2514_combout\);

\RAM|memRAM~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1723_q\);

\RAM|memRAM~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1755_q\);

\RAM|memRAM~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1787_q\);

\RAM|memRAM~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1819_q\);

\RAM|memRAM~2515\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2515_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1819_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1787_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1755_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1723_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1723_q\,
	datab => \RAM|ALT_INV_memRAM~1755_q\,
	datac => \RAM|ALT_INV_memRAM~1787_q\,
	datad => \RAM|ALT_INV_memRAM~1819_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2515_combout\);

\RAM|memRAM~2516\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2516_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2515_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2514_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2513_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2512_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2512_combout\,
	datab => \RAM|ALT_INV_memRAM~2513_combout\,
	datac => \RAM|ALT_INV_memRAM~2514_combout\,
	datad => \RAM|ALT_INV_memRAM~2515_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2516_combout\);

\RAM|memRAM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~315_q\);

\RAM|memRAM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~347_q\);

\RAM|memRAM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~379_q\);

\RAM|memRAM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~411_q\);

\RAM|memRAM~2517\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2517_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~411_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~379_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~347_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~315_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~315_q\,
	datab => \RAM|ALT_INV_memRAM~347_q\,
	datac => \RAM|ALT_INV_memRAM~379_q\,
	datad => \RAM|ALT_INV_memRAM~411_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2517_combout\);

\RAM|memRAM~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~827_q\);

\RAM|memRAM~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~859_q\);

\RAM|memRAM~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~891_q\);

\RAM|memRAM~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~923_q\);

\RAM|memRAM~2518\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2518_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~923_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~891_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~859_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~827_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~827_q\,
	datab => \RAM|ALT_INV_memRAM~859_q\,
	datac => \RAM|ALT_INV_memRAM~891_q\,
	datad => \RAM|ALT_INV_memRAM~923_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2518_combout\);

\RAM|memRAM~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1339_q\);

\RAM|memRAM~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1371_q\);

\RAM|memRAM~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1403_q\);

\RAM|memRAM~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1435_q\);

\RAM|memRAM~2519\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2519_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1435_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1403_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1371_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1339_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1339_q\,
	datab => \RAM|ALT_INV_memRAM~1371_q\,
	datac => \RAM|ALT_INV_memRAM~1403_q\,
	datad => \RAM|ALT_INV_memRAM~1435_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2519_combout\);

\RAM|memRAM~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1851_q\);

\RAM|memRAM~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1883_q\);

\RAM|memRAM~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1915_q\);

\RAM|memRAM~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1947_q\);

\RAM|memRAM~2520\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2520_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1947_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1915_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1883_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1851_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1851_q\,
	datab => \RAM|ALT_INV_memRAM~1883_q\,
	datac => \RAM|ALT_INV_memRAM~1915_q\,
	datad => \RAM|ALT_INV_memRAM~1947_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2520_combout\);

\RAM|memRAM~2521\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2521_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2520_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2519_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2518_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2517_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2517_combout\,
	datab => \RAM|ALT_INV_memRAM~2518_combout\,
	datac => \RAM|ALT_INV_memRAM~2519_combout\,
	datad => \RAM|ALT_INV_memRAM~2520_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2521_combout\);

\RAM|memRAM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~443_q\);

\RAM|memRAM~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~955_q\);

\RAM|memRAM~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1467_q\);

\RAM|memRAM~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1979_q\);

\RAM|memRAM~2522\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2522_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1979_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1467_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~955_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~443_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~443_q\,
	datab => \RAM|ALT_INV_memRAM~955_q\,
	datac => \RAM|ALT_INV_memRAM~1467_q\,
	datad => \RAM|ALT_INV_memRAM~1979_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2522_combout\);

\RAM|memRAM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~475_q\);

\RAM|memRAM~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~987_q\);

\RAM|memRAM~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1499_q\);

\RAM|memRAM~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2011_q\);

\RAM|memRAM~2523\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2523_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2011_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1499_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~987_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~475_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~475_q\,
	datab => \RAM|ALT_INV_memRAM~987_q\,
	datac => \RAM|ALT_INV_memRAM~1499_q\,
	datad => \RAM|ALT_INV_memRAM~2011_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2523_combout\);

\RAM|memRAM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~507_q\);

\RAM|memRAM~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1019_q\);

\RAM|memRAM~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1531_q\);

\RAM|memRAM~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2043_q\);

\RAM|memRAM~2524\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2524_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2043_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1531_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1019_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~507_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~507_q\,
	datab => \RAM|ALT_INV_memRAM~1019_q\,
	datac => \RAM|ALT_INV_memRAM~1531_q\,
	datad => \RAM|ALT_INV_memRAM~2043_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2524_combout\);

\RAM|memRAM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~539_q\);

\RAM|memRAM~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1051_q\);

\RAM|memRAM~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1563_q\);

\RAM|memRAM~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(116),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2075_q\);

\RAM|memRAM~2525\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2525_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2075_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1563_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1051_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~539_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~539_q\,
	datab => \RAM|ALT_INV_memRAM~1051_q\,
	datac => \RAM|ALT_INV_memRAM~1563_q\,
	datad => \RAM|ALT_INV_memRAM~2075_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2525_combout\);

\RAM|memRAM~2526\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2526_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2525_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2524_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2523_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2522_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2522_combout\,
	datab => \RAM|ALT_INV_memRAM~2523_combout\,
	datac => \RAM|ALT_INV_memRAM~2524_combout\,
	datad => \RAM|ALT_INV_memRAM~2525_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2526_combout\);

\RAM|memRAM~2527\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2527_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2526_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2521_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2516_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2511_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2511_combout\,
	datab => \RAM|ALT_INV_memRAM~2516_combout\,
	datac => \RAM|ALT_INV_memRAM~2521_combout\,
	datad => \RAM|ALT_INV_memRAM~2526_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2527_combout\);

\R_MEM_WB|DOUT[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2527_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(116));

\ULA|bit20|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(84)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(84),
	combout => \ULA|bit20|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit20|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( 
-- \ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- ((\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)))) # (\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ $ 
-- (((\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000010111100000100001011110000010000101111000001000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit20|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit20|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit20|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( ((!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit18|cout~2_combout\)) # (\ULA|bit18|cout~1_combout\) ) ) ) # ( !\ULA|bit20|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit18|cout~1_combout\ & (!\ULA|bit18|cout~2_combout\ & 
-- (!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit20|MUX_RESULT|saida_MUX~1_combout\ & ( !\ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000100000001111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit18|ALT_INV_cout~1_combout\,
	datab => \ULA|bit18|ALT_INV_cout~2_combout\,
	datac => \ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit20|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(148));

\R_MEM_WB|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(148),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(84));

\M_DD_ESCR|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[20]~20_combout\ = ( \R_MEM_WB|DOUT\(116) & ( \R_MEM_WB|DOUT\(84) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(20))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(116) & ( 
-- \R_MEM_WB|DOUT\(84) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(20))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( \R_MEM_WB|DOUT\(116) & ( !\R_MEM_WB|DOUT\(84) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(20)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(116) & ( !\R_MEM_WB|DOUT\(84) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(20))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(20),
	datad => \R_MEM_WB|ALT_INV_DOUT\(58),
	datae => \R_MEM_WB|ALT_INV_DOUT\(116),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(84),
	combout => \M_DD_ESCR|saida_MUX[20]~20_combout\);

\B_REG|registrador_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(31));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

\B_REG|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[20]~20_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~59_q\);

\B_REG|saidaA[20]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[20]~78_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~59_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[20]~20_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(31))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[20]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(31),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[20]~20_combout\,
	datag => \B_REG|ALT_INV_registrador~59_q\,
	combout => \B_REG|saidaA[20]~78_combout\);

\REG_ID_EX|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[20]~78_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(52));

\ULA|bit20|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(52))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(52),
	combout => \ULA|bit20|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit20|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit20|cout~combout\ = ( !\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit18|cout~1_combout\ & 
-- !\ULA|bit18|cout~2_combout\)))) # (\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit18|cout~1_combout\ & (!\ULA|bit18|cout~2_combout\ & !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & ( 
-- !\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit18|cout~1_combout\ & !\ULA|bit18|cout~2_combout\)))) # (\ULA|bit19|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit18|cout~1_combout\ & (!\ULA|bit18|cout~2_combout\ & !\ULA|bit19|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit20|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit20|MUX_INV_B|saida_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit18|ALT_INV_cout~1_combout\,
	datab => \ULA|bit18|ALT_INV_cout~2_combout\,
	datac => \ULA|bit19|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit19|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit20|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit20|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit20|cout~combout\);

\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \REG_ID_EX|DOUT\(21) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \REG_ID_EX|DOUT\(21) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(21),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

\R_EX_MEM|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~77_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(85));

\M_PROX_PC|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[21]~21_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(51) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[21]~74_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(85) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[21]~74_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(51),
	datac => \INC_PC4|ALT_INV_Add0~77_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(85),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[21]~21_combout\);

\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[21]~21_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

\INC_PC4|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~77_sumout\ = SUM(( \PC|DOUT\(21) ) + ( GND ) + ( \INC_PC4|Add0~74\ ))
-- \INC_PC4|Add0~78\ = CARRY(( \PC|DOUT\(21) ) + ( GND ) + ( \INC_PC4|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(21),
	cin => \INC_PC4|Add0~74\,
	sumout => \INC_PC4|Add0~77_sumout\,
	cout => \INC_PC4|Add0~78\);

\REG_IF_ID|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~77_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(21));

\REG_ID_EX|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(21),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(21));

\R_EX_MEM|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(21),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(21));

\R_MEM_WB|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(21),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(21));

\R_EX_MEM|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(185),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(53));

\R_MEM_WB|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(53),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(53));

\B_REG|registrador_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(32));

\B_REG|registrador~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[21]~21_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~93_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

\B_REG|saidaB[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[21]~21_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(32) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[21]~21_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~93_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[21]~21_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(32),
	datac => \B_REG|ALT_INV_registrador~93_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[21]~21_combout\);

\REG_ID_EX|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[21]~21_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(85));

\R_EX_MEM|DOUT[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(85),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(117));

\RAM|memRAM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~60_q\);

\RAM|memRAM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~188_q\);

\RAM|memRAM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~316_q\);

\RAM|memRAM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~444_q\);

\RAM|memRAM~2528\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2528_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~444_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~316_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~188_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~60_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~60_q\,
	datab => \RAM|ALT_INV_memRAM~188_q\,
	datac => \RAM|ALT_INV_memRAM~316_q\,
	datad => \RAM|ALT_INV_memRAM~444_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2528_combout\);

\RAM|memRAM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~92_q\);

\RAM|memRAM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~220_q\);

\RAM|memRAM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~348_q\);

\RAM|memRAM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~476_q\);

\RAM|memRAM~2529\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2529_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~476_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~348_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~220_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~92_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~92_q\,
	datab => \RAM|ALT_INV_memRAM~220_q\,
	datac => \RAM|ALT_INV_memRAM~348_q\,
	datad => \RAM|ALT_INV_memRAM~476_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2529_combout\);

\RAM|memRAM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~124_q\);

\RAM|memRAM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~252_q\);

\RAM|memRAM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~380_q\);

\RAM|memRAM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~508_q\);

\RAM|memRAM~2530\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2530_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~508_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~380_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~252_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~124_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~124_q\,
	datab => \RAM|ALT_INV_memRAM~252_q\,
	datac => \RAM|ALT_INV_memRAM~380_q\,
	datad => \RAM|ALT_INV_memRAM~508_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2530_combout\);

\RAM|memRAM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~156_q\);

\RAM|memRAM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~284_q\);

\RAM|memRAM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~412_q\);

\RAM|memRAM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~540_q\);

\RAM|memRAM~2531\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2531_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~540_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~412_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~284_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~156_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~156_q\,
	datab => \RAM|ALT_INV_memRAM~284_q\,
	datac => \RAM|ALT_INV_memRAM~412_q\,
	datad => \RAM|ALT_INV_memRAM~540_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2531_combout\);

\RAM|memRAM~2532\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2532_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2531_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2530_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2529_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2528_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2528_combout\,
	datab => \RAM|ALT_INV_memRAM~2529_combout\,
	datac => \RAM|ALT_INV_memRAM~2530_combout\,
	datad => \RAM|ALT_INV_memRAM~2531_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2532_combout\);

\RAM|memRAM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~572_q\);

\RAM|memRAM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~700_q\);

\RAM|memRAM~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~828_q\);

\RAM|memRAM~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~956_q\);

\RAM|memRAM~2533\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2533_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~956_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~828_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~700_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~572_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~572_q\,
	datab => \RAM|ALT_INV_memRAM~700_q\,
	datac => \RAM|ALT_INV_memRAM~828_q\,
	datad => \RAM|ALT_INV_memRAM~956_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2533_combout\);

\RAM|memRAM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~604_q\);

\RAM|memRAM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~732_q\);

\RAM|memRAM~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~860_q\);

\RAM|memRAM~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~988_q\);

\RAM|memRAM~2534\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2534_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~988_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~860_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~732_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~604_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~604_q\,
	datab => \RAM|ALT_INV_memRAM~732_q\,
	datac => \RAM|ALT_INV_memRAM~860_q\,
	datad => \RAM|ALT_INV_memRAM~988_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2534_combout\);

\RAM|memRAM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~636_q\);

\RAM|memRAM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~764_q\);

\RAM|memRAM~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~892_q\);

\RAM|memRAM~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1020_q\);

\RAM|memRAM~2535\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2535_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1020_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~892_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~764_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~636_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~636_q\,
	datab => \RAM|ALT_INV_memRAM~764_q\,
	datac => \RAM|ALT_INV_memRAM~892_q\,
	datad => \RAM|ALT_INV_memRAM~1020_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2535_combout\);

\RAM|memRAM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~668_q\);

\RAM|memRAM~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~796_q\);

\RAM|memRAM~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~924_q\);

\RAM|memRAM~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1052_q\);

\RAM|memRAM~2536\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2536_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1052_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~924_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~796_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~668_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~668_q\,
	datab => \RAM|ALT_INV_memRAM~796_q\,
	datac => \RAM|ALT_INV_memRAM~924_q\,
	datad => \RAM|ALT_INV_memRAM~1052_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2536_combout\);

\RAM|memRAM~2537\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2537_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2536_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2535_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2534_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2533_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2533_combout\,
	datab => \RAM|ALT_INV_memRAM~2534_combout\,
	datac => \RAM|ALT_INV_memRAM~2535_combout\,
	datad => \RAM|ALT_INV_memRAM~2536_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2537_combout\);

\RAM|memRAM~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1084_q\);

\RAM|memRAM~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1116_q\);

\RAM|memRAM~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1148_q\);

\RAM|memRAM~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1180_q\);

\RAM|memRAM~2538\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2538_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1180_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1148_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1116_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1084_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1084_q\,
	datab => \RAM|ALT_INV_memRAM~1116_q\,
	datac => \RAM|ALT_INV_memRAM~1148_q\,
	datad => \RAM|ALT_INV_memRAM~1180_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2538_combout\);

\RAM|memRAM~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1212_q\);

\RAM|memRAM~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1244_q\);

\RAM|memRAM~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1276_q\);

\RAM|memRAM~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1308_q\);

\RAM|memRAM~2539\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2539_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1308_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1276_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1244_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1212_q\,
	datab => \RAM|ALT_INV_memRAM~1244_q\,
	datac => \RAM|ALT_INV_memRAM~1276_q\,
	datad => \RAM|ALT_INV_memRAM~1308_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2539_combout\);

\RAM|memRAM~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1340_q\);

\RAM|memRAM~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1372_q\);

\RAM|memRAM~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1404_q\);

\RAM|memRAM~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1436_q\);

\RAM|memRAM~2540\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2540_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1436_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1404_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1372_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1340_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1340_q\,
	datab => \RAM|ALT_INV_memRAM~1372_q\,
	datac => \RAM|ALT_INV_memRAM~1404_q\,
	datad => \RAM|ALT_INV_memRAM~1436_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2540_combout\);

\RAM|memRAM~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1468_q\);

\RAM|memRAM~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1500_q\);

\RAM|memRAM~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1532_q\);

\RAM|memRAM~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1564_q\);

\RAM|memRAM~2541\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2541_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1564_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1532_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1500_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1468_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1468_q\,
	datab => \RAM|ALT_INV_memRAM~1500_q\,
	datac => \RAM|ALT_INV_memRAM~1532_q\,
	datad => \RAM|ALT_INV_memRAM~1564_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2541_combout\);

\RAM|memRAM~2542\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2542_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2541_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2540_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2539_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2538_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2538_combout\,
	datab => \RAM|ALT_INV_memRAM~2539_combout\,
	datac => \RAM|ALT_INV_memRAM~2540_combout\,
	datad => \RAM|ALT_INV_memRAM~2541_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2542_combout\);

\RAM|memRAM~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1596_q\);

\RAM|memRAM~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1724_q\);

\RAM|memRAM~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1852_q\);

\RAM|memRAM~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1980_q\);

\RAM|memRAM~2543\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2543_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1980_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1852_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1724_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1596_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1596_q\,
	datab => \RAM|ALT_INV_memRAM~1724_q\,
	datac => \RAM|ALT_INV_memRAM~1852_q\,
	datad => \RAM|ALT_INV_memRAM~1980_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2543_combout\);

\RAM|memRAM~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1628_q\);

\RAM|memRAM~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1756_q\);

\RAM|memRAM~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1884_q\);

\RAM|memRAM~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2012_q\);

\RAM|memRAM~2544\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2544_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2012_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1884_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1756_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1628_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1628_q\,
	datab => \RAM|ALT_INV_memRAM~1756_q\,
	datac => \RAM|ALT_INV_memRAM~1884_q\,
	datad => \RAM|ALT_INV_memRAM~2012_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2544_combout\);

\RAM|memRAM~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1660_q\);

\RAM|memRAM~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1788_q\);

\RAM|memRAM~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1916_q\);

\RAM|memRAM~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2044_q\);

\RAM|memRAM~2545\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2545_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2044_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1916_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1788_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1660_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1660_q\,
	datab => \RAM|ALT_INV_memRAM~1788_q\,
	datac => \RAM|ALT_INV_memRAM~1916_q\,
	datad => \RAM|ALT_INV_memRAM~2044_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2545_combout\);

\RAM|memRAM~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1692_q\);

\RAM|memRAM~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1820_q\);

\RAM|memRAM~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1948_q\);

\RAM|memRAM~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(117),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2076_q\);

\RAM|memRAM~2546\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2546_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2076_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1948_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1820_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1692_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1692_q\,
	datab => \RAM|ALT_INV_memRAM~1820_q\,
	datac => \RAM|ALT_INV_memRAM~1948_q\,
	datad => \RAM|ALT_INV_memRAM~2076_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2546_combout\);

\RAM|memRAM~2547\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2547_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2546_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2545_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2544_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2543_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2543_combout\,
	datab => \RAM|ALT_INV_memRAM~2544_combout\,
	datac => \RAM|ALT_INV_memRAM~2545_combout\,
	datad => \RAM|ALT_INV_memRAM~2546_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2547_combout\);

\RAM|memRAM~2548\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2548_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2547_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2542_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2537_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2532_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2532_combout\,
	datab => \RAM|ALT_INV_memRAM~2537_combout\,
	datac => \RAM|ALT_INV_memRAM~2542_combout\,
	datad => \RAM|ALT_INV_memRAM~2547_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2548_combout\);

\R_MEM_WB|DOUT[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2548_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(117));

\ULA|bit21|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(85)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(85),
	combout => \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit21|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit20|cout~combout\ $ (!\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit20|ALT_INV_cout~combout\,
	datac => \ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit21|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(149));

\R_MEM_WB|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(149),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(85));

\M_DD_ESCR|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[21]~21_combout\ = ( \R_MEM_WB|DOUT\(117) & ( \R_MEM_WB|DOUT\(85) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(21))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(53))))) ) ) ) # ( !\R_MEM_WB|DOUT\(117) & ( 
-- \R_MEM_WB|DOUT\(85) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(21))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(53))))) ) ) ) # ( \R_MEM_WB|DOUT\(117) & ( !\R_MEM_WB|DOUT\(85) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(21)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(53))))) ) ) ) # ( !\R_MEM_WB|DOUT\(117) & ( !\R_MEM_WB|DOUT\(85) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(21))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(53)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(21),
	datad => \R_MEM_WB|ALT_INV_DOUT\(53),
	datae => \R_MEM_WB|ALT_INV_DOUT\(117),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(85),
	combout => \M_DD_ESCR|saida_MUX[21]~21_combout\);

\B_REG|registrador_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(32));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

\B_REG|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[21]~21_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~60_q\);

\B_REG|saidaA[21]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[21]~74_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~60_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[21]~21_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(32))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[21]~21_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(32),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[21]~21_combout\,
	datag => \B_REG|ALT_INV_registrador~60_q\,
	combout => \B_REG|saidaA[21]~74_combout\);

\REG_ID_EX|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[21]~74_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(53));

\ULA|bit21|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(53))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(53),
	combout => \ULA|bit21|MUX_INV_A|saida_MUX~0_combout\);

\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( \REG_ID_EX|DOUT\(22) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( \REG_ID_EX|DOUT\(22) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(22),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

\R_EX_MEM|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~81_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(86));

\M_PROX_PC|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[22]~22_combout\ = ( \R_EX_MEM|DOUT\(86) & ( ((\R_EX_MEM|DOUT\(170) & ((\R_EX_MEM|DOUT\(171)) # (\R_EX_MEM|DOUT\(172))))) # (\INC_PC4|Add0~81_sumout\) ) ) # ( !\R_EX_MEM|DOUT\(86) & ( (\INC_PC4|Add0~81_sumout\ & 
-- ((!\R_EX_MEM|DOUT\(170)) # ((!\R_EX_MEM|DOUT\(172) & !\R_EX_MEM|DOUT\(171))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001000100010101110111011101010100010001000101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \INC_PC4|ALT_INV_Add0~81_sumout\,
	datab => \R_EX_MEM|ALT_INV_DOUT\(170),
	datac => \R_EX_MEM|ALT_INV_DOUT\(172),
	datad => \R_EX_MEM|ALT_INV_DOUT\(171),
	datae => \R_EX_MEM|ALT_INV_DOUT\(86),
	combout => \M_PROX_PC|saida_MUX[22]~22_combout\);

\M_PROX_PC|saida_MUX[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[22]~23_combout\ = (!\UNI_CTRL|pControle\(13) & (!\PC|DOUT[5]~0_combout\ & ((\M_PROX_PC|saida_MUX[22]~22_combout\)))) # (\UNI_CTRL|pControle\(13) & (((!\PC|DOUT[5]~0_combout\ & \M_PROX_PC|saida_MUX[22]~22_combout\)) # 
-- (\B_REG|saidaA[22]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100000101110011010000010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_pControle\(13),
	datab => \PC|ALT_INV_DOUT[5]~0_combout\,
	datac => \B_REG|ALT_INV_saidaA[22]~70_combout\,
	datad => \M_PROX_PC|ALT_INV_saida_MUX[22]~22_combout\,
	combout => \M_PROX_PC|saida_MUX[22]~23_combout\);

\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[22]~23_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

\INC_PC4|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~81_sumout\ = SUM(( \PC|DOUT\(22) ) + ( GND ) + ( \INC_PC4|Add0~78\ ))
-- \INC_PC4|Add0~82\ = CARRY(( \PC|DOUT\(22) ) + ( GND ) + ( \INC_PC4|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(22),
	cin => \INC_PC4|Add0~78\,
	sumout => \INC_PC4|Add0~81_sumout\,
	cout => \INC_PC4|Add0~82\);

\REG_IF_ID|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~81_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(22));

\REG_ID_EX|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(22),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(22));

\R_EX_MEM|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(22),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(22));

\R_MEM_WB|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(22),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(22));

\B_REG|registrador_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(33));

\B_REG|registrador~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[22]~22_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~94_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

\B_REG|saidaB[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[22]~22_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(33) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[22]~22_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~94_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[22]~22_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(33),
	datac => \B_REG|ALT_INV_registrador~94_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[22]~22_combout\);

\REG_ID_EX|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[22]~22_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(86));

\R_EX_MEM|DOUT[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(86),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(118));

\RAM|memRAM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~61_q\);

\RAM|memRAM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~573_q\);

\RAM|memRAM~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1085_q\);

\RAM|memRAM~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1597_q\);

\RAM|memRAM~2549\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2549_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1597_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1085_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~573_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~61_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~61_q\,
	datab => \RAM|ALT_INV_memRAM~573_q\,
	datac => \RAM|ALT_INV_memRAM~1085_q\,
	datad => \RAM|ALT_INV_memRAM~1597_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2549_combout\);

\RAM|memRAM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~189_q\);

\RAM|memRAM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~701_q\);

\RAM|memRAM~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1213_q\);

\RAM|memRAM~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1725_q\);

\RAM|memRAM~2550\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2550_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1725_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1213_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~701_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~189_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~189_q\,
	datab => \RAM|ALT_INV_memRAM~701_q\,
	datac => \RAM|ALT_INV_memRAM~1213_q\,
	datad => \RAM|ALT_INV_memRAM~1725_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2550_combout\);

\RAM|memRAM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~317_q\);

\RAM|memRAM~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~829_q\);

\RAM|memRAM~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1341_q\);

\RAM|memRAM~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1853_q\);

\RAM|memRAM~2551\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2551_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1853_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1341_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~829_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~317_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~317_q\,
	datab => \RAM|ALT_INV_memRAM~829_q\,
	datac => \RAM|ALT_INV_memRAM~1341_q\,
	datad => \RAM|ALT_INV_memRAM~1853_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2551_combout\);

\RAM|memRAM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~445_q\);

\RAM|memRAM~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~957_q\);

\RAM|memRAM~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1469_q\);

\RAM|memRAM~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1981_q\);

\RAM|memRAM~2552\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2552_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1981_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1469_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~957_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~445_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~445_q\,
	datab => \RAM|ALT_INV_memRAM~957_q\,
	datac => \RAM|ALT_INV_memRAM~1469_q\,
	datad => \RAM|ALT_INV_memRAM~1981_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2552_combout\);

\RAM|memRAM~2553\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2553_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2552_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2551_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2550_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2549_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2549_combout\,
	datab => \RAM|ALT_INV_memRAM~2550_combout\,
	datac => \RAM|ALT_INV_memRAM~2551_combout\,
	datad => \RAM|ALT_INV_memRAM~2552_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2553_combout\);

\RAM|memRAM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~93_q\);

\RAM|memRAM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~605_q\);

\RAM|memRAM~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1117_q\);

\RAM|memRAM~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1629_q\);

\RAM|memRAM~2554\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2554_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1629_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1117_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~605_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~93_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~93_q\,
	datab => \RAM|ALT_INV_memRAM~605_q\,
	datac => \RAM|ALT_INV_memRAM~1117_q\,
	datad => \RAM|ALT_INV_memRAM~1629_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2554_combout\);

\RAM|memRAM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~221_q\);

\RAM|memRAM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~733_q\);

\RAM|memRAM~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1245_q\);

\RAM|memRAM~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1757_q\);

\RAM|memRAM~2555\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2555_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1757_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1245_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~733_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~221_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~221_q\,
	datab => \RAM|ALT_INV_memRAM~733_q\,
	datac => \RAM|ALT_INV_memRAM~1245_q\,
	datad => \RAM|ALT_INV_memRAM~1757_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2555_combout\);

\RAM|memRAM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~349_q\);

\RAM|memRAM~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~861_q\);

\RAM|memRAM~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1373_q\);

\RAM|memRAM~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1885_q\);

\RAM|memRAM~2556\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2556_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1885_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1373_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~861_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~349_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~349_q\,
	datab => \RAM|ALT_INV_memRAM~861_q\,
	datac => \RAM|ALT_INV_memRAM~1373_q\,
	datad => \RAM|ALT_INV_memRAM~1885_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2556_combout\);

\RAM|memRAM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~477_q\);

\RAM|memRAM~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~989_q\);

\RAM|memRAM~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1501_q\);

\RAM|memRAM~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2013_q\);

\RAM|memRAM~2557\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2557_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2013_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1501_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~989_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~477_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~477_q\,
	datab => \RAM|ALT_INV_memRAM~989_q\,
	datac => \RAM|ALT_INV_memRAM~1501_q\,
	datad => \RAM|ALT_INV_memRAM~2013_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2557_combout\);

\RAM|memRAM~2558\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2558_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2557_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2556_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2555_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2554_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2554_combout\,
	datab => \RAM|ALT_INV_memRAM~2555_combout\,
	datac => \RAM|ALT_INV_memRAM~2556_combout\,
	datad => \RAM|ALT_INV_memRAM~2557_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2558_combout\);

\RAM|memRAM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~125_q\);

\RAM|memRAM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~637_q\);

\RAM|memRAM~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1149_q\);

\RAM|memRAM~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1661_q\);

\RAM|memRAM~2559\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2559_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1661_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1149_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~637_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~125_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~125_q\,
	datab => \RAM|ALT_INV_memRAM~637_q\,
	datac => \RAM|ALT_INV_memRAM~1149_q\,
	datad => \RAM|ALT_INV_memRAM~1661_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2559_combout\);

\RAM|memRAM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~253_q\);

\RAM|memRAM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~765_q\);

\RAM|memRAM~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1277_q\);

\RAM|memRAM~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1789_q\);

\RAM|memRAM~2560\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2560_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1789_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1277_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~765_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~253_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~253_q\,
	datab => \RAM|ALT_INV_memRAM~765_q\,
	datac => \RAM|ALT_INV_memRAM~1277_q\,
	datad => \RAM|ALT_INV_memRAM~1789_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2560_combout\);

\RAM|memRAM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~381_q\);

\RAM|memRAM~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~893_q\);

\RAM|memRAM~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1405_q\);

\RAM|memRAM~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1917_q\);

\RAM|memRAM~2561\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2561_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1917_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1405_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~893_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~381_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~381_q\,
	datab => \RAM|ALT_INV_memRAM~893_q\,
	datac => \RAM|ALT_INV_memRAM~1405_q\,
	datad => \RAM|ALT_INV_memRAM~1917_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2561_combout\);

\RAM|memRAM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~509_q\);

\RAM|memRAM~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1021_q\);

\RAM|memRAM~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1533_q\);

\RAM|memRAM~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2045_q\);

\RAM|memRAM~2562\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2562_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2045_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1533_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1021_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~509_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~509_q\,
	datab => \RAM|ALT_INV_memRAM~1021_q\,
	datac => \RAM|ALT_INV_memRAM~1533_q\,
	datad => \RAM|ALT_INV_memRAM~2045_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2562_combout\);

\RAM|memRAM~2563\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2563_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2562_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2561_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2560_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2559_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2559_combout\,
	datab => \RAM|ALT_INV_memRAM~2560_combout\,
	datac => \RAM|ALT_INV_memRAM~2561_combout\,
	datad => \RAM|ALT_INV_memRAM~2562_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2563_combout\);

\RAM|memRAM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~157_q\);

\RAM|memRAM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~285_q\);

\RAM|memRAM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~413_q\);

\RAM|memRAM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~541_q\);

\RAM|memRAM~2564\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2564_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~541_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~413_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~285_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~157_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~157_q\,
	datab => \RAM|ALT_INV_memRAM~285_q\,
	datac => \RAM|ALT_INV_memRAM~413_q\,
	datad => \RAM|ALT_INV_memRAM~541_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2564_combout\);

\RAM|memRAM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~669_q\);

\RAM|memRAM~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~797_q\);

\RAM|memRAM~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~925_q\);

\RAM|memRAM~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1053_q\);

\RAM|memRAM~2565\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2565_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1053_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~925_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~797_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~669_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~669_q\,
	datab => \RAM|ALT_INV_memRAM~797_q\,
	datac => \RAM|ALT_INV_memRAM~925_q\,
	datad => \RAM|ALT_INV_memRAM~1053_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2565_combout\);

\RAM|memRAM~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1181_q\);

\RAM|memRAM~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1309_q\);

\RAM|memRAM~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1437_q\);

\RAM|memRAM~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1565_q\);

\RAM|memRAM~2566\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2566_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1565_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1437_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1309_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1181_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1181_q\,
	datab => \RAM|ALT_INV_memRAM~1309_q\,
	datac => \RAM|ALT_INV_memRAM~1437_q\,
	datad => \RAM|ALT_INV_memRAM~1565_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2566_combout\);

\RAM|memRAM~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1693_q\);

\RAM|memRAM~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1821_q\);

\RAM|memRAM~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1949_q\);

\RAM|memRAM~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(118),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2077_q\);

\RAM|memRAM~2567\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2567_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2077_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1949_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1821_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1693_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1693_q\,
	datab => \RAM|ALT_INV_memRAM~1821_q\,
	datac => \RAM|ALT_INV_memRAM~1949_q\,
	datad => \RAM|ALT_INV_memRAM~2077_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2567_combout\);

\RAM|memRAM~2568\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2568_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2567_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2566_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2565_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2564_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2564_combout\,
	datab => \RAM|ALT_INV_memRAM~2565_combout\,
	datac => \RAM|ALT_INV_memRAM~2566_combout\,
	datad => \RAM|ALT_INV_memRAM~2567_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2568_combout\);

\RAM|memRAM~2569\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2569_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2568_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2563_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2558_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2553_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2553_combout\,
	datab => \RAM|ALT_INV_memRAM~2558_combout\,
	datac => \RAM|ALT_INV_memRAM~2563_combout\,
	datad => \RAM|ALT_INV_memRAM~2568_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2569_combout\);

\R_MEM_WB|DOUT[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2569_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(118));

\ULA|bit22|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit22|cout~0_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(86) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(54) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(86) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(54) $ (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(86) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(54) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(86) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(54) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011010011001011010010110011010011001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(54),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(86),
	combout => \ULA|bit22|cout~0_combout\);

\ULA|bit22|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(86)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(86),
	combout => \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit22|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit22|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit22|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit22|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit22|cout~0_combout\ $ (((!\ULA|bit20|cout~combout\ & (!\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit20|cout~combout\ & ((!\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit20|ALT_INV_cout~combout\,
	datab => \ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit22|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit22|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(150));

\R_MEM_WB|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(150),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(86));

\M_DD_ESCR|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[22]~22_combout\ = ( \R_MEM_WB|DOUT\(118) & ( \R_MEM_WB|DOUT\(86) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(22))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(118) & ( 
-- \R_MEM_WB|DOUT\(86) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(22))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( \R_MEM_WB|DOUT\(118) & ( !\R_MEM_WB|DOUT\(86) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(22)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(118) & ( !\R_MEM_WB|DOUT\(86) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(22))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(22),
	datad => \R_MEM_WB|ALT_INV_DOUT\(58),
	datae => \R_MEM_WB|ALT_INV_DOUT\(118),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(86),
	combout => \M_DD_ESCR|saida_MUX[22]~22_combout\);

\B_REG|registrador_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(33));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

\B_REG|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[22]~22_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~61_q\);

\B_REG|saidaA[22]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[22]~70_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~61_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[22]~22_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(33))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[22]~22_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(33),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[22]~22_combout\,
	datag => \B_REG|ALT_INV_registrador~61_q\,
	combout => \B_REG|saidaA[22]~70_combout\);

\REG_ID_EX|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[22]~70_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(54));

\ULA|bit22|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(54))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(54),
	combout => \ULA|bit22|MUX_INV_A|saida_MUX~0_combout\);

\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \REG_ID_EX|DOUT\(23) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \REG_ID_EX|DOUT\(23) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(23),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

\R_EX_MEM|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~85_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(87));

\M_PROX_PC|saida_MUX[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[23]~24_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(53) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[23]~66_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(87) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[23]~66_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(53),
	datac => \INC_PC4|ALT_INV_Add0~85_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(87),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[23]~24_combout\);

\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[23]~24_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

\INC_PC4|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~85_sumout\ = SUM(( \PC|DOUT\(23) ) + ( GND ) + ( \INC_PC4|Add0~82\ ))
-- \INC_PC4|Add0~86\ = CARRY(( \PC|DOUT\(23) ) + ( GND ) + ( \INC_PC4|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(23),
	cin => \INC_PC4|Add0~82\,
	sumout => \INC_PC4|Add0~85_sumout\,
	cout => \INC_PC4|Add0~86\);

\REG_IF_ID|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~85_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(23));

\REG_ID_EX|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(23),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(23));

\R_EX_MEM|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(23),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(23));

\R_MEM_WB|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(23),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(23));

\R_EX_MEM|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(195),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(63));

\R_MEM_WB|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(63),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(63));

\B_REG|registrador_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(34));

\B_REG|registrador~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[23]~23_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~95_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

\B_REG|saidaB[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[23]~23_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(34) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[23]~23_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~95_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[23]~23_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(34),
	datac => \B_REG|ALT_INV_registrador~95_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[23]~23_combout\);

\REG_ID_EX|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[23]~23_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(87));

\R_EX_MEM|DOUT[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(87),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(119));

\RAM|memRAM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~62_q\);

\RAM|memRAM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~94_q\);

\RAM|memRAM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~126_q\);

\RAM|memRAM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~158_q\);

\RAM|memRAM~2570\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2570_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~158_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~126_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~94_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~62_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~62_q\,
	datab => \RAM|ALT_INV_memRAM~94_q\,
	datac => \RAM|ALT_INV_memRAM~126_q\,
	datad => \RAM|ALT_INV_memRAM~158_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2570_combout\);

\RAM|memRAM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~574_q\);

\RAM|memRAM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~606_q\);

\RAM|memRAM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~638_q\);

\RAM|memRAM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~670_q\);

\RAM|memRAM~2571\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2571_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~670_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~638_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~606_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~574_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~574_q\,
	datab => \RAM|ALT_INV_memRAM~606_q\,
	datac => \RAM|ALT_INV_memRAM~638_q\,
	datad => \RAM|ALT_INV_memRAM~670_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2571_combout\);

\RAM|memRAM~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1086_q\);

\RAM|memRAM~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1118_q\);

\RAM|memRAM~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1150_q\);

\RAM|memRAM~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1182_q\);

\RAM|memRAM~2572\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2572_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1182_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1150_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1118_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1086_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1086_q\,
	datab => \RAM|ALT_INV_memRAM~1118_q\,
	datac => \RAM|ALT_INV_memRAM~1150_q\,
	datad => \RAM|ALT_INV_memRAM~1182_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2572_combout\);

\RAM|memRAM~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1598_q\);

\RAM|memRAM~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1630_q\);

\RAM|memRAM~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1662_q\);

\RAM|memRAM~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1694_q\);

\RAM|memRAM~2573\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2573_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1694_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1662_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1630_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1598_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1598_q\,
	datab => \RAM|ALT_INV_memRAM~1630_q\,
	datac => \RAM|ALT_INV_memRAM~1662_q\,
	datad => \RAM|ALT_INV_memRAM~1694_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2573_combout\);

\RAM|memRAM~2574\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2574_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2573_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2572_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2571_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2570_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2570_combout\,
	datab => \RAM|ALT_INV_memRAM~2571_combout\,
	datac => \RAM|ALT_INV_memRAM~2572_combout\,
	datad => \RAM|ALT_INV_memRAM~2573_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2574_combout\);

\RAM|memRAM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~190_q\);

\RAM|memRAM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~222_q\);

\RAM|memRAM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~254_q\);

\RAM|memRAM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~286_q\);

\RAM|memRAM~2575\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2575_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~286_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~254_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~222_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~190_q\,
	datab => \RAM|ALT_INV_memRAM~222_q\,
	datac => \RAM|ALT_INV_memRAM~254_q\,
	datad => \RAM|ALT_INV_memRAM~286_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2575_combout\);

\RAM|memRAM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~702_q\);

\RAM|memRAM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~734_q\);

\RAM|memRAM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~766_q\);

\RAM|memRAM~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~798_q\);

\RAM|memRAM~2576\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2576_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~798_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~766_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~734_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~702_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~702_q\,
	datab => \RAM|ALT_INV_memRAM~734_q\,
	datac => \RAM|ALT_INV_memRAM~766_q\,
	datad => \RAM|ALT_INV_memRAM~798_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2576_combout\);

\RAM|memRAM~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1214_q\);

\RAM|memRAM~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1246_q\);

\RAM|memRAM~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1278_q\);

\RAM|memRAM~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1310_q\);

\RAM|memRAM~2577\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2577_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1310_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1278_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1246_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1214_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1214_q\,
	datab => \RAM|ALT_INV_memRAM~1246_q\,
	datac => \RAM|ALT_INV_memRAM~1278_q\,
	datad => \RAM|ALT_INV_memRAM~1310_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2577_combout\);

\RAM|memRAM~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1726_q\);

\RAM|memRAM~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1758_q\);

\RAM|memRAM~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1790_q\);

\RAM|memRAM~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1822_q\);

\RAM|memRAM~2578\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2578_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1822_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1790_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1758_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1726_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1726_q\,
	datab => \RAM|ALT_INV_memRAM~1758_q\,
	datac => \RAM|ALT_INV_memRAM~1790_q\,
	datad => \RAM|ALT_INV_memRAM~1822_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2578_combout\);

\RAM|memRAM~2579\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2579_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2578_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2577_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2576_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2575_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2575_combout\,
	datab => \RAM|ALT_INV_memRAM~2576_combout\,
	datac => \RAM|ALT_INV_memRAM~2577_combout\,
	datad => \RAM|ALT_INV_memRAM~2578_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2579_combout\);

\RAM|memRAM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~318_q\);

\RAM|memRAM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~350_q\);

\RAM|memRAM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~382_q\);

\RAM|memRAM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~414_q\);

\RAM|memRAM~2580\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2580_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~414_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~382_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~350_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~318_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~318_q\,
	datab => \RAM|ALT_INV_memRAM~350_q\,
	datac => \RAM|ALT_INV_memRAM~382_q\,
	datad => \RAM|ALT_INV_memRAM~414_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2580_combout\);

\RAM|memRAM~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~830_q\);

\RAM|memRAM~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~862_q\);

\RAM|memRAM~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~894_q\);

\RAM|memRAM~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~926_q\);

\RAM|memRAM~2581\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2581_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~926_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~894_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~862_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~830_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~830_q\,
	datab => \RAM|ALT_INV_memRAM~862_q\,
	datac => \RAM|ALT_INV_memRAM~894_q\,
	datad => \RAM|ALT_INV_memRAM~926_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2581_combout\);

\RAM|memRAM~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1342_q\);

\RAM|memRAM~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1374_q\);

\RAM|memRAM~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1406_q\);

\RAM|memRAM~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1438_q\);

\RAM|memRAM~2582\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2582_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1438_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1406_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1374_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1342_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1342_q\,
	datab => \RAM|ALT_INV_memRAM~1374_q\,
	datac => \RAM|ALT_INV_memRAM~1406_q\,
	datad => \RAM|ALT_INV_memRAM~1438_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2582_combout\);

\RAM|memRAM~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1854_q\);

\RAM|memRAM~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1886_q\);

\RAM|memRAM~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1918_q\);

\RAM|memRAM~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1950_q\);

\RAM|memRAM~2583\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2583_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1950_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1918_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1886_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1854_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1854_q\,
	datab => \RAM|ALT_INV_memRAM~1886_q\,
	datac => \RAM|ALT_INV_memRAM~1918_q\,
	datad => \RAM|ALT_INV_memRAM~1950_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2583_combout\);

\RAM|memRAM~2584\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2584_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2583_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2582_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2581_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2580_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2580_combout\,
	datab => \RAM|ALT_INV_memRAM~2581_combout\,
	datac => \RAM|ALT_INV_memRAM~2582_combout\,
	datad => \RAM|ALT_INV_memRAM~2583_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2584_combout\);

\RAM|memRAM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~446_q\);

\RAM|memRAM~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~958_q\);

\RAM|memRAM~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1470_q\);

\RAM|memRAM~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1982_q\);

\RAM|memRAM~2585\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2585_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1982_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1470_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~958_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~446_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~446_q\,
	datab => \RAM|ALT_INV_memRAM~958_q\,
	datac => \RAM|ALT_INV_memRAM~1470_q\,
	datad => \RAM|ALT_INV_memRAM~1982_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2585_combout\);

\RAM|memRAM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~478_q\);

\RAM|memRAM~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~990_q\);

\RAM|memRAM~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1502_q\);

\RAM|memRAM~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2014_q\);

\RAM|memRAM~2586\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2586_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2014_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1502_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~990_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~478_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~478_q\,
	datab => \RAM|ALT_INV_memRAM~990_q\,
	datac => \RAM|ALT_INV_memRAM~1502_q\,
	datad => \RAM|ALT_INV_memRAM~2014_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2586_combout\);

\RAM|memRAM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~510_q\);

\RAM|memRAM~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1022_q\);

\RAM|memRAM~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1534_q\);

\RAM|memRAM~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2046_q\);

\RAM|memRAM~2587\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2587_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2046_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1534_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1022_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~510_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~510_q\,
	datab => \RAM|ALT_INV_memRAM~1022_q\,
	datac => \RAM|ALT_INV_memRAM~1534_q\,
	datad => \RAM|ALT_INV_memRAM~2046_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2587_combout\);

\RAM|memRAM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~542_q\);

\RAM|memRAM~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1054_q\);

\RAM|memRAM~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1566_q\);

\RAM|memRAM~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(119),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2078_q\);

\RAM|memRAM~2588\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2588_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2078_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1566_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1054_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~542_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~542_q\,
	datab => \RAM|ALT_INV_memRAM~1054_q\,
	datac => \RAM|ALT_INV_memRAM~1566_q\,
	datad => \RAM|ALT_INV_memRAM~2078_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2588_combout\);

\RAM|memRAM~2589\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2589_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2588_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2587_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2586_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2585_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2585_combout\,
	datab => \RAM|ALT_INV_memRAM~2586_combout\,
	datac => \RAM|ALT_INV_memRAM~2587_combout\,
	datad => \RAM|ALT_INV_memRAM~2588_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2589_combout\);

\RAM|memRAM~2590\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2590_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2589_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2584_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2579_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2574_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2574_combout\,
	datab => \RAM|ALT_INV_memRAM~2579_combout\,
	datac => \RAM|ALT_INV_memRAM~2584_combout\,
	datad => \RAM|ALT_INV_memRAM~2589_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2590_combout\);

\R_MEM_WB|DOUT[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2590_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(119));

\ULA|bit23|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|MUX_RESULT|saida_MUX~1_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110100101100110100101101001100101100110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(55),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(87),
	combout => \ULA|bit23|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit23|MUX_RESULT|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ = (!\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\ & (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\ & 
-- ((\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\);

\ULA|bit23|MUX_RESULT|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( ((!\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( 
-- !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- (((!\REG_ID_EX|DOUT\(167))))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\))) # 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((\REG_ID_EX|DOUT\(167))))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & 
-- !\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001101010111010101100000001101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(167),
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(87),
	combout => \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\);

\ULA|bit23|MUX_RESULT|saida_MUX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ = ( \ULAcntrl|saida[2]~1_combout\ & ( \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULAcntrl|saida[2]~1_combout\ & ( \ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ & ( ((!\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( \ULAcntrl|saida[2]~1_combout\ & ( !\ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ & ( 
-- (((\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\)) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\) ) ) ) # ( !\ULAcntrl|saida[2]~1_combout\ & ( 
-- !\ULA|bit23|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (((\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010011101110111111101010101010111010000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	dataf => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	combout => \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\);

\ULA|bit23|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ & ( \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((\ULA|bit23|MUX_RESULT|saida_MUX~1_combout\))) # (\ULAcntrl|saida[0]~2_combout\ 
-- & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( !\ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ & ( \ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit23|MUX_RESULT|saida_MUX~1_combout\ $ 
-- (((!\ULA|bit20|cout~combout\) # (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) ) ) ) # ( \ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ & ( 
-- !\ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit20|cout~combout\ $ (!\ULA|bit23|MUX_RESULT|saida_MUX~1_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULA|bit23|MUX_RESULT|saida_MUX~1_combout\)))) ) ) ) # ( !\ULA|bit23|MUX_RESULT|saida_MUX~2_combout\ & ( !\ULA|bit23|MUX_RESULT|saida_MUX~4_combout\ & ( (!\ULA|bit23|MUX_RESULT|saida_MUX~1_combout\ & 
-- (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000000110011000000000011001101100110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit20|ALT_INV_cout~combout\,
	datad => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datae => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	dataf => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~4_combout\,
	combout => \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit23|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(151));

\R_MEM_WB|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(151),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(87));

\M_DD_ESCR|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[23]~23_combout\ = ( \R_MEM_WB|DOUT\(119) & ( \R_MEM_WB|DOUT\(87) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(23))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(119) & ( 
-- \R_MEM_WB|DOUT\(87) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(23))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( \R_MEM_WB|DOUT\(119) & ( !\R_MEM_WB|DOUT\(87) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(23)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(119) & ( !\R_MEM_WB|DOUT\(87) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(23))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(23),
	datad => \R_MEM_WB|ALT_INV_DOUT\(63),
	datae => \R_MEM_WB|ALT_INV_DOUT\(119),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(87),
	combout => \M_DD_ESCR|saida_MUX[23]~23_combout\);

\B_REG|registrador_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(34));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

\B_REG|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[23]~23_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~62_q\);

\B_REG|saidaA[23]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[23]~66_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~62_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[23]~23_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(34))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[23]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(34),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[23]~23_combout\,
	datag => \B_REG|ALT_INV_registrador~62_q\,
	combout => \B_REG|saidaA[23]~66_combout\);

\REG_ID_EX|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[23]~66_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(55));

\ULA|bit23|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|cout~0_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (!\ULAcntrl|saida[2]~1_combout\)) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( 
-- !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ 
-- (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55) $ (\ULAcntrl|saida[2]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011010011001011010010110011010011001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(55),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(87),
	combout => \ULA|bit23|cout~0_combout\);

\ULA|bit23|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|cout~1_combout\ = ( \ULA|bit22|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit23|cout~0_combout\ & ( ((!\ULA|bit20|cout~combout\ & ((\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\))) # 
-- (\ULA|bit20|cout~combout\ & (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit22|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit23|cout~0_combout\ & ( 
-- (\ULA|bit22|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit20|cout~combout\ & ((\ULA|bit21|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit20|cout~combout\ & (\ULA|bit21|MUX_INV_A|saida_MUX~0_combout\ & 
-- \ULA|bit21|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit20|ALT_INV_cout~combout\,
	datab => \ULA|bit21|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit21|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit22|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit22|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit23|ALT_INV_cout~0_combout\,
	combout => \ULA|bit23|cout~1_combout\);

\ULA|bit23|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit23|cout~2_combout\ = ( \REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( (!\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55)))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( \REG_ID_EX|DOUT\(87) & ( 
-- (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(55) & (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(55) & (!\REG_ID_EX|DOUT\(167) $ (\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( 
-- \REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( (!\ULAcntrl|saida[3]~0_combout\ & (\REG_ID_EX|DOUT\(55) & (!\REG_ID_EX|DOUT\(167) $ (!\ULAcntrl|saida[2]~1_combout\)))) # (\ULAcntrl|saida[3]~0_combout\ & (!\REG_ID_EX|DOUT\(55) & (!\REG_ID_EX|DOUT\(167) 
-- $ (!\ULAcntrl|saida[2]~1_combout\)))) ) ) ) # ( !\REG_ID_EX|DOUT\(112) & ( !\REG_ID_EX|DOUT\(87) & ( (\ULAcntrl|saida[2]~1_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(55)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000001100110000001100000000001100110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(55),
	datac => \REG_ID_EX|ALT_INV_DOUT\(167),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(112),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(87),
	combout => \ULA|bit23|cout~2_combout\);

\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \REG_ID_EX|DOUT\(24) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \REG_ID_EX|DOUT\(24) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(24),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

\R_EX_MEM|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~89_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(88));

\M_PROX_PC|saida_MUX[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[24]~25_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(54) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[24]~62_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(88) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[24]~62_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(54),
	datac => \INC_PC4|ALT_INV_Add0~89_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(88),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[24]~25_combout\);

\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[24]~25_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

\INC_PC4|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~89_sumout\ = SUM(( \PC|DOUT\(24) ) + ( GND ) + ( \INC_PC4|Add0~86\ ))
-- \INC_PC4|Add0~90\ = CARRY(( \PC|DOUT\(24) ) + ( GND ) + ( \INC_PC4|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(24),
	cin => \INC_PC4|Add0~86\,
	sumout => \INC_PC4|Add0~89_sumout\,
	cout => \INC_PC4|Add0~90\);

\REG_IF_ID|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~89_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(24));

\REG_ID_EX|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(24),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(24));

\R_EX_MEM|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(24),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(24));

\R_MEM_WB|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(24),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(24));

\B_REG|registrador_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(35));

\B_REG|registrador~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[24]~24_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~96_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

\B_REG|saidaB[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[24]~24_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(35) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[24]~24_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~96_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[24]~24_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(35),
	datac => \B_REG|ALT_INV_registrador~96_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[24]~24_combout\);

\REG_ID_EX|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[24]~24_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(88));

\R_EX_MEM|DOUT[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(88),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(120));

\RAM|memRAM~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~63_q\);

\RAM|memRAM~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~191_q\);

\RAM|memRAM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~319_q\);

\RAM|memRAM~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~447_q\);

\RAM|memRAM~2591\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2591_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~447_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~319_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~191_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~63_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~63_q\,
	datab => \RAM|ALT_INV_memRAM~191_q\,
	datac => \RAM|ALT_INV_memRAM~319_q\,
	datad => \RAM|ALT_INV_memRAM~447_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2591_combout\);

\RAM|memRAM~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~95_q\);

\RAM|memRAM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~223_q\);

\RAM|memRAM~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~351_q\);

\RAM|memRAM~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~479_q\);

\RAM|memRAM~2592\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2592_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~479_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~351_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~223_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~95_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~95_q\,
	datab => \RAM|ALT_INV_memRAM~223_q\,
	datac => \RAM|ALT_INV_memRAM~351_q\,
	datad => \RAM|ALT_INV_memRAM~479_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2592_combout\);

\RAM|memRAM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~127_q\);

\RAM|memRAM~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~255_q\);

\RAM|memRAM~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~383_q\);

\RAM|memRAM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~511_q\);

\RAM|memRAM~2593\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2593_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~511_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~383_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~255_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~127_q\,
	datab => \RAM|ALT_INV_memRAM~255_q\,
	datac => \RAM|ALT_INV_memRAM~383_q\,
	datad => \RAM|ALT_INV_memRAM~511_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2593_combout\);

\RAM|memRAM~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~159_q\);

\RAM|memRAM~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~287_q\);

\RAM|memRAM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~415_q\);

\RAM|memRAM~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~543_q\);

\RAM|memRAM~2594\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2594_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~543_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~415_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~287_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~159_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~159_q\,
	datab => \RAM|ALT_INV_memRAM~287_q\,
	datac => \RAM|ALT_INV_memRAM~415_q\,
	datad => \RAM|ALT_INV_memRAM~543_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2594_combout\);

\RAM|memRAM~2595\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2595_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2594_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2593_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2592_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2591_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2591_combout\,
	datab => \RAM|ALT_INV_memRAM~2592_combout\,
	datac => \RAM|ALT_INV_memRAM~2593_combout\,
	datad => \RAM|ALT_INV_memRAM~2594_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2595_combout\);

\RAM|memRAM~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~575_q\);

\RAM|memRAM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~703_q\);

\RAM|memRAM~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~831_q\);

\RAM|memRAM~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~959_q\);

\RAM|memRAM~2596\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2596_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~959_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~831_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~703_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~575_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~575_q\,
	datab => \RAM|ALT_INV_memRAM~703_q\,
	datac => \RAM|ALT_INV_memRAM~831_q\,
	datad => \RAM|ALT_INV_memRAM~959_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2596_combout\);

\RAM|memRAM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~607_q\);

\RAM|memRAM~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~735_q\);

\RAM|memRAM~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~863_q\);

\RAM|memRAM~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~991_q\);

\RAM|memRAM~2597\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2597_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~991_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~863_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~735_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~607_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~607_q\,
	datab => \RAM|ALT_INV_memRAM~735_q\,
	datac => \RAM|ALT_INV_memRAM~863_q\,
	datad => \RAM|ALT_INV_memRAM~991_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2597_combout\);

\RAM|memRAM~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~639_q\);

\RAM|memRAM~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~767_q\);

\RAM|memRAM~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~895_q\);

\RAM|memRAM~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1023_q\);

\RAM|memRAM~2598\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2598_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1023_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~895_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~767_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~639_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~639_q\,
	datab => \RAM|ALT_INV_memRAM~767_q\,
	datac => \RAM|ALT_INV_memRAM~895_q\,
	datad => \RAM|ALT_INV_memRAM~1023_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2598_combout\);

\RAM|memRAM~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~671_q\);

\RAM|memRAM~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~799_q\);

\RAM|memRAM~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~927_q\);

\RAM|memRAM~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1055_q\);

\RAM|memRAM~2599\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2599_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1055_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~927_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~799_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~671_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~671_q\,
	datab => \RAM|ALT_INV_memRAM~799_q\,
	datac => \RAM|ALT_INV_memRAM~927_q\,
	datad => \RAM|ALT_INV_memRAM~1055_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2599_combout\);

\RAM|memRAM~2600\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2600_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2599_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2598_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2597_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2596_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2596_combout\,
	datab => \RAM|ALT_INV_memRAM~2597_combout\,
	datac => \RAM|ALT_INV_memRAM~2598_combout\,
	datad => \RAM|ALT_INV_memRAM~2599_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2600_combout\);

\RAM|memRAM~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1087_q\);

\RAM|memRAM~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1119_q\);

\RAM|memRAM~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1151_q\);

\RAM|memRAM~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1183_q\);

\RAM|memRAM~2601\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2601_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1183_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1151_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1119_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1087_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1087_q\,
	datab => \RAM|ALT_INV_memRAM~1119_q\,
	datac => \RAM|ALT_INV_memRAM~1151_q\,
	datad => \RAM|ALT_INV_memRAM~1183_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2601_combout\);

\RAM|memRAM~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1215_q\);

\RAM|memRAM~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1247_q\);

\RAM|memRAM~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1279_q\);

\RAM|memRAM~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1311_q\);

\RAM|memRAM~2602\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2602_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1311_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1279_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1247_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1215_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1215_q\,
	datab => \RAM|ALT_INV_memRAM~1247_q\,
	datac => \RAM|ALT_INV_memRAM~1279_q\,
	datad => \RAM|ALT_INV_memRAM~1311_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2602_combout\);

\RAM|memRAM~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1343_q\);

\RAM|memRAM~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1375_q\);

\RAM|memRAM~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1407_q\);

\RAM|memRAM~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1439_q\);

\RAM|memRAM~2603\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2603_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1439_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1407_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1375_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1343_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1343_q\,
	datab => \RAM|ALT_INV_memRAM~1375_q\,
	datac => \RAM|ALT_INV_memRAM~1407_q\,
	datad => \RAM|ALT_INV_memRAM~1439_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2603_combout\);

\RAM|memRAM~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1471_q\);

\RAM|memRAM~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1503_q\);

\RAM|memRAM~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1535_q\);

\RAM|memRAM~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1567_q\);

\RAM|memRAM~2604\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2604_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1567_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1535_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1503_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1471_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1471_q\,
	datab => \RAM|ALT_INV_memRAM~1503_q\,
	datac => \RAM|ALT_INV_memRAM~1535_q\,
	datad => \RAM|ALT_INV_memRAM~1567_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2604_combout\);

\RAM|memRAM~2605\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2605_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2604_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2603_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2602_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2601_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2601_combout\,
	datab => \RAM|ALT_INV_memRAM~2602_combout\,
	datac => \RAM|ALT_INV_memRAM~2603_combout\,
	datad => \RAM|ALT_INV_memRAM~2604_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2605_combout\);

\RAM|memRAM~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1599_q\);

\RAM|memRAM~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1727_q\);

\RAM|memRAM~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1855_q\);

\RAM|memRAM~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1983_q\);

\RAM|memRAM~2606\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2606_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1983_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1855_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1727_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1599_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1599_q\,
	datab => \RAM|ALT_INV_memRAM~1727_q\,
	datac => \RAM|ALT_INV_memRAM~1855_q\,
	datad => \RAM|ALT_INV_memRAM~1983_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2606_combout\);

\RAM|memRAM~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1631_q\);

\RAM|memRAM~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1759_q\);

\RAM|memRAM~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1887_q\);

\RAM|memRAM~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2015_q\);

\RAM|memRAM~2607\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2607_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2015_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1887_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1759_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1631_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1631_q\,
	datab => \RAM|ALT_INV_memRAM~1759_q\,
	datac => \RAM|ALT_INV_memRAM~1887_q\,
	datad => \RAM|ALT_INV_memRAM~2015_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2607_combout\);

\RAM|memRAM~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1663_q\);

\RAM|memRAM~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1791_q\);

\RAM|memRAM~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1919_q\);

\RAM|memRAM~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2047_q\);

\RAM|memRAM~2608\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2608_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2047_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1919_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1791_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1663_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1663_q\,
	datab => \RAM|ALT_INV_memRAM~1791_q\,
	datac => \RAM|ALT_INV_memRAM~1919_q\,
	datad => \RAM|ALT_INV_memRAM~2047_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2608_combout\);

\RAM|memRAM~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1695_q\);

\RAM|memRAM~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1823_q\);

\RAM|memRAM~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1951_q\);

\RAM|memRAM~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(120),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2079_q\);

\RAM|memRAM~2609\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2609_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2079_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1951_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1823_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1695_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1695_q\,
	datab => \RAM|ALT_INV_memRAM~1823_q\,
	datac => \RAM|ALT_INV_memRAM~1951_q\,
	datad => \RAM|ALT_INV_memRAM~2079_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2609_combout\);

\RAM|memRAM~2610\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2610_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2609_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2608_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2607_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2606_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2606_combout\,
	datab => \RAM|ALT_INV_memRAM~2607_combout\,
	datac => \RAM|ALT_INV_memRAM~2608_combout\,
	datad => \RAM|ALT_INV_memRAM~2609_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2610_combout\);

\RAM|memRAM~2611\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2611_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2610_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2605_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2600_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2595_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2595_combout\,
	datab => \RAM|ALT_INV_memRAM~2600_combout\,
	datac => \RAM|ALT_INV_memRAM~2605_combout\,
	datad => \RAM|ALT_INV_memRAM~2610_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2611_combout\);

\R_MEM_WB|DOUT[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2611_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(120));

\ULA|bit24|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(88)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(88),
	combout => \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit24|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ $ (((\ULA|bit23|cout~2_combout\) # (\ULA|bit23|cout~1_combout\))))) ) ) ) # ( !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ $ (((!\ULA|bit23|cout~1_combout\ & !\ULA|bit23|cout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000100000000010101000000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit23|ALT_INV_cout~1_combout\,
	datac => \ULA|bit23|ALT_INV_cout~2_combout\,
	datad => \ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit24|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(152));

\R_MEM_WB|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(152),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(88));

\M_DD_ESCR|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[24]~24_combout\ = ( \R_MEM_WB|DOUT\(120) & ( \R_MEM_WB|DOUT\(88) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(24))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(120) & ( 
-- \R_MEM_WB|DOUT\(88) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(24))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( \R_MEM_WB|DOUT\(120) & ( !\R_MEM_WB|DOUT\(88) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(24)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(120) & ( !\R_MEM_WB|DOUT\(88) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(24))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(24),
	datad => \R_MEM_WB|ALT_INV_DOUT\(58),
	datae => \R_MEM_WB|ALT_INV_DOUT\(120),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(88),
	combout => \M_DD_ESCR|saida_MUX[24]~24_combout\);

\B_REG|registrador_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(35));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

\B_REG|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[24]~24_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~63_q\);

\B_REG|saidaA[24]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[24]~62_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~63_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[24]~24_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(35))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[24]~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(35),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[24]~24_combout\,
	datag => \B_REG|ALT_INV_registrador~63_q\,
	combout => \B_REG|saidaA[24]~62_combout\);

\REG_ID_EX|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[24]~62_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(56));

\ULA|bit24|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(56))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(56),
	combout => \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\);

\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \REG_ID_EX|DOUT\(25) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \REG_ID_EX|DOUT\(25) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(25),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

\R_EX_MEM|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~93_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(89));

\M_PROX_PC|saida_MUX[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[25]~26_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(55) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[25]~58_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(89) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[25]~58_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(55),
	datac => \INC_PC4|ALT_INV_Add0~93_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(89),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[25]~26_combout\);

\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[25]~26_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

\INC_PC4|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~93_sumout\ = SUM(( \PC|DOUT\(25) ) + ( GND ) + ( \INC_PC4|Add0~90\ ))
-- \INC_PC4|Add0~94\ = CARRY(( \PC|DOUT\(25) ) + ( GND ) + ( \INC_PC4|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(25),
	cin => \INC_PC4|Add0~90\,
	sumout => \INC_PC4|Add0~93_sumout\,
	cout => \INC_PC4|Add0~94\);

\REG_IF_ID|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~93_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(25));

\REG_ID_EX|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(25),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(25));

\R_EX_MEM|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(25),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(25));

\R_MEM_WB|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(25),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(25));

\B_REG|registrador_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(36));

\B_REG|registrador~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[25]~25_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~97_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

\B_REG|saidaB[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[25]~25_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(36) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[25]~25_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~97_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[25]~25_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(36),
	datac => \B_REG|ALT_INV_registrador~97_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[25]~25_combout\);

\REG_ID_EX|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[25]~25_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(89));

\R_EX_MEM|DOUT[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(89),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(121));

\RAM|memRAM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~64_q\);

\RAM|memRAM~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~576_q\);

\RAM|memRAM~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1088_q\);

\RAM|memRAM~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1600_q\);

\RAM|memRAM~2612\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2612_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1600_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1088_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~576_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~64_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~64_q\,
	datab => \RAM|ALT_INV_memRAM~576_q\,
	datac => \RAM|ALT_INV_memRAM~1088_q\,
	datad => \RAM|ALT_INV_memRAM~1600_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2612_combout\);

\RAM|memRAM~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~192_q\);

\RAM|memRAM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~704_q\);

\RAM|memRAM~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1216_q\);

\RAM|memRAM~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1728_q\);

\RAM|memRAM~2613\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2613_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1728_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1216_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~704_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~192_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~192_q\,
	datab => \RAM|ALT_INV_memRAM~704_q\,
	datac => \RAM|ALT_INV_memRAM~1216_q\,
	datad => \RAM|ALT_INV_memRAM~1728_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2613_combout\);

\RAM|memRAM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~320_q\);

\RAM|memRAM~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~832_q\);

\RAM|memRAM~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1344_q\);

\RAM|memRAM~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1856_q\);

\RAM|memRAM~2614\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2614_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1856_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1344_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~832_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~320_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~320_q\,
	datab => \RAM|ALT_INV_memRAM~832_q\,
	datac => \RAM|ALT_INV_memRAM~1344_q\,
	datad => \RAM|ALT_INV_memRAM~1856_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2614_combout\);

\RAM|memRAM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~448_q\);

\RAM|memRAM~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~960_q\);

\RAM|memRAM~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1472_q\);

\RAM|memRAM~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1984_q\);

\RAM|memRAM~2615\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2615_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1984_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1472_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~960_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~448_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~448_q\,
	datab => \RAM|ALT_INV_memRAM~960_q\,
	datac => \RAM|ALT_INV_memRAM~1472_q\,
	datad => \RAM|ALT_INV_memRAM~1984_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2615_combout\);

\RAM|memRAM~2616\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2616_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2615_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2614_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2613_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2612_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2612_combout\,
	datab => \RAM|ALT_INV_memRAM~2613_combout\,
	datac => \RAM|ALT_INV_memRAM~2614_combout\,
	datad => \RAM|ALT_INV_memRAM~2615_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2616_combout\);

\RAM|memRAM~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~96_q\);

\RAM|memRAM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~608_q\);

\RAM|memRAM~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1120_q\);

\RAM|memRAM~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1632_q\);

\RAM|memRAM~2617\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2617_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1632_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1120_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~608_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~96_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~96_q\,
	datab => \RAM|ALT_INV_memRAM~608_q\,
	datac => \RAM|ALT_INV_memRAM~1120_q\,
	datad => \RAM|ALT_INV_memRAM~1632_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2617_combout\);

\RAM|memRAM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~224_q\);

\RAM|memRAM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~736_q\);

\RAM|memRAM~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1248_q\);

\RAM|memRAM~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1760_q\);

\RAM|memRAM~2618\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2618_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1760_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1248_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~736_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~224_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~224_q\,
	datab => \RAM|ALT_INV_memRAM~736_q\,
	datac => \RAM|ALT_INV_memRAM~1248_q\,
	datad => \RAM|ALT_INV_memRAM~1760_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2618_combout\);

\RAM|memRAM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~352_q\);

\RAM|memRAM~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~864_q\);

\RAM|memRAM~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1376_q\);

\RAM|memRAM~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1888_q\);

\RAM|memRAM~2619\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2619_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1888_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1376_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~864_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~352_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~352_q\,
	datab => \RAM|ALT_INV_memRAM~864_q\,
	datac => \RAM|ALT_INV_memRAM~1376_q\,
	datad => \RAM|ALT_INV_memRAM~1888_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2619_combout\);

\RAM|memRAM~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~480_q\);

\RAM|memRAM~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~992_q\);

\RAM|memRAM~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1504_q\);

\RAM|memRAM~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2016_q\);

\RAM|memRAM~2620\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2620_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2016_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1504_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~992_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~480_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~480_q\,
	datab => \RAM|ALT_INV_memRAM~992_q\,
	datac => \RAM|ALT_INV_memRAM~1504_q\,
	datad => \RAM|ALT_INV_memRAM~2016_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2620_combout\);

\RAM|memRAM~2621\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2621_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2620_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2619_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2618_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2617_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2617_combout\,
	datab => \RAM|ALT_INV_memRAM~2618_combout\,
	datac => \RAM|ALT_INV_memRAM~2619_combout\,
	datad => \RAM|ALT_INV_memRAM~2620_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2621_combout\);

\RAM|memRAM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~128_q\);

\RAM|memRAM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~640_q\);

\RAM|memRAM~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1152_q\);

\RAM|memRAM~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1664_q\);

\RAM|memRAM~2622\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2622_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1664_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1152_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~640_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~128_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~128_q\,
	datab => \RAM|ALT_INV_memRAM~640_q\,
	datac => \RAM|ALT_INV_memRAM~1152_q\,
	datad => \RAM|ALT_INV_memRAM~1664_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2622_combout\);

\RAM|memRAM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~256_q\);

\RAM|memRAM~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~768_q\);

\RAM|memRAM~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1280_q\);

\RAM|memRAM~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1792_q\);

\RAM|memRAM~2623\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2623_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1792_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1280_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~768_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~256_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~256_q\,
	datab => \RAM|ALT_INV_memRAM~768_q\,
	datac => \RAM|ALT_INV_memRAM~1280_q\,
	datad => \RAM|ALT_INV_memRAM~1792_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2623_combout\);

\RAM|memRAM~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~384_q\);

\RAM|memRAM~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~896_q\);

\RAM|memRAM~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1408_q\);

\RAM|memRAM~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1920_q\);

\RAM|memRAM~2624\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2624_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1920_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1408_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~896_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~384_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~384_q\,
	datab => \RAM|ALT_INV_memRAM~896_q\,
	datac => \RAM|ALT_INV_memRAM~1408_q\,
	datad => \RAM|ALT_INV_memRAM~1920_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2624_combout\);

\RAM|memRAM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~512_q\);

\RAM|memRAM~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1024_q\);

\RAM|memRAM~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1536_q\);

\RAM|memRAM~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2048_q\);

\RAM|memRAM~2625\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2625_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2048_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1536_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1024_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~512_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~512_q\,
	datab => \RAM|ALT_INV_memRAM~1024_q\,
	datac => \RAM|ALT_INV_memRAM~1536_q\,
	datad => \RAM|ALT_INV_memRAM~2048_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2625_combout\);

\RAM|memRAM~2626\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2626_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2625_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2624_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2623_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2622_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2622_combout\,
	datab => \RAM|ALT_INV_memRAM~2623_combout\,
	datac => \RAM|ALT_INV_memRAM~2624_combout\,
	datad => \RAM|ALT_INV_memRAM~2625_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2626_combout\);

\RAM|memRAM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~160_q\);

\RAM|memRAM~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~288_q\);

\RAM|memRAM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~416_q\);

\RAM|memRAM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~544_q\);

\RAM|memRAM~2627\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2627_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~544_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~416_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~288_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~160_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~160_q\,
	datab => \RAM|ALT_INV_memRAM~288_q\,
	datac => \RAM|ALT_INV_memRAM~416_q\,
	datad => \RAM|ALT_INV_memRAM~544_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2627_combout\);

\RAM|memRAM~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~672_q\);

\RAM|memRAM~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~800_q\);

\RAM|memRAM~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~928_q\);

\RAM|memRAM~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1056_q\);

\RAM|memRAM~2628\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2628_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1056_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~928_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~800_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~672_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~672_q\,
	datab => \RAM|ALT_INV_memRAM~800_q\,
	datac => \RAM|ALT_INV_memRAM~928_q\,
	datad => \RAM|ALT_INV_memRAM~1056_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2628_combout\);

\RAM|memRAM~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1184_q\);

\RAM|memRAM~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1312_q\);

\RAM|memRAM~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1440_q\);

\RAM|memRAM~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1568_q\);

\RAM|memRAM~2629\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2629_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1568_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1440_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1312_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1184_q\,
	datab => \RAM|ALT_INV_memRAM~1312_q\,
	datac => \RAM|ALT_INV_memRAM~1440_q\,
	datad => \RAM|ALT_INV_memRAM~1568_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2629_combout\);

\RAM|memRAM~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1696_q\);

\RAM|memRAM~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1824_q\);

\RAM|memRAM~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1952_q\);

\RAM|memRAM~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(121),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2080_q\);

\RAM|memRAM~2630\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2630_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2080_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1952_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1824_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1696_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1696_q\,
	datab => \RAM|ALT_INV_memRAM~1824_q\,
	datac => \RAM|ALT_INV_memRAM~1952_q\,
	datad => \RAM|ALT_INV_memRAM~2080_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2630_combout\);

\RAM|memRAM~2631\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2631_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2630_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2629_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2628_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2627_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2627_combout\,
	datab => \RAM|ALT_INV_memRAM~2628_combout\,
	datac => \RAM|ALT_INV_memRAM~2629_combout\,
	datad => \RAM|ALT_INV_memRAM~2630_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2631_combout\);

\RAM|memRAM~2632\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2632_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2631_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2626_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2621_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2616_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2616_combout\,
	datab => \RAM|ALT_INV_memRAM~2621_combout\,
	datac => \RAM|ALT_INV_memRAM~2626_combout\,
	datad => \RAM|ALT_INV_memRAM~2631_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2632_combout\);

\R_MEM_WB|DOUT[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2632_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(121));

\ULA|bit25|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(89)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(89),
	combout => \ULA|bit25|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit25|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( 
-- \ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & ((!\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & (\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & 
-- ((\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & 
-- (\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & (!\ULAcntrl|saida[0]~2_combout\ $ (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\)))) # (\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ $ 
-- (((\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\) # (\ULAcntrl|saida[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000010111100000100001011110000010000101111000001000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit25|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit25|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\);

\ULA|bit25|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( ((!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit23|cout~2_combout\)) # (\ULA|bit23|cout~1_combout\) ) ) ) # ( !\ULA|bit25|MUX_RESULT|saida_MUX~1_combout\ & ( \ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit23|cout~1_combout\ & (!\ULA|bit23|cout~2_combout\ & 
-- (!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit25|MUX_RESULT|saida_MUX~1_combout\ & ( !\ULA|bit10|MUX_RESULT|saida_MUX~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000100000001111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit23|ALT_INV_cout~1_combout\,
	datab => \ULA|bit23|ALT_INV_cout~2_combout\,
	datac => \ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	dataf => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit25|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(153));

\R_MEM_WB|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(153),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(89));

\M_DD_ESCR|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[25]~25_combout\ = ( \R_MEM_WB|DOUT\(121) & ( \R_MEM_WB|DOUT\(89) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(25))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(121) & ( 
-- \R_MEM_WB|DOUT\(89) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(25))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( \R_MEM_WB|DOUT\(121) & ( !\R_MEM_WB|DOUT\(89) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(25)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(121) & ( !\R_MEM_WB|DOUT\(89) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(25))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(25),
	datad => \R_MEM_WB|ALT_INV_DOUT\(63),
	datae => \R_MEM_WB|ALT_INV_DOUT\(121),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(89),
	combout => \M_DD_ESCR|saida_MUX[25]~25_combout\);

\B_REG|registrador_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(36));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

\B_REG|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[25]~25_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~64_q\);

\B_REG|saidaA[25]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[25]~58_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~64_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[25]~25_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(36))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[25]~25_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(36),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[25]~25_combout\,
	datag => \B_REG|ALT_INV_registrador~64_q\,
	combout => \B_REG|saidaA[25]~58_combout\);

\REG_ID_EX|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[25]~58_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(57));

\ULA|bit25|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(57))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(57),
	combout => \ULA|bit25|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit25|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit25|cout~combout\ = ( !\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit23|cout~1_combout\ & 
-- !\ULA|bit23|cout~2_combout\)))) # (\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & (!\ULA|bit23|cout~1_combout\ & (!\ULA|bit23|cout~2_combout\ & !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & ( 
-- !\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\) # ((!\ULA|bit23|cout~1_combout\ & !\ULA|bit23|cout~2_combout\)))) # (\ULA|bit24|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit23|cout~1_combout\ & (!\ULA|bit23|cout~2_combout\ & !\ULA|bit24|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit25|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit25|MUX_INV_B|saida_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit23|ALT_INV_cout~1_combout\,
	datab => \ULA|bit23|ALT_INV_cout~2_combout\,
	datac => \ULA|bit24|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit24|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit25|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit25|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit25|cout~combout\);

\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \REG_ID_EX|DOUT\(26) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \REG_ID_EX|DOUT\(26) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(26),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

\R_EX_MEM|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~97_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(90));

\M_PROX_PC|saida_MUX[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[26]~27_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(56) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[26]~54_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(90) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[26]~54_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(56),
	datac => \INC_PC4|ALT_INV_Add0~97_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(90),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[26]~27_combout\);

\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[26]~27_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

\INC_PC4|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~97_sumout\ = SUM(( \PC|DOUT\(26) ) + ( GND ) + ( \INC_PC4|Add0~94\ ))
-- \INC_PC4|Add0~98\ = CARRY(( \PC|DOUT\(26) ) + ( GND ) + ( \INC_PC4|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(26),
	cin => \INC_PC4|Add0~94\,
	sumout => \INC_PC4|Add0~97_sumout\,
	cout => \INC_PC4|Add0~98\);

\REG_IF_ID|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~97_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(26));

\REG_ID_EX|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(26),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(26));

\R_EX_MEM|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(26),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(26));

\R_MEM_WB|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(26),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(26));

\B_REG|registrador_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(37));

\B_REG|registrador~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[26]~26_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~98_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

\B_REG|saidaB[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[26]~26_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(37) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[26]~26_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~98_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[26]~26_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(37),
	datac => \B_REG|ALT_INV_registrador~98_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[26]~26_combout\);

\REG_ID_EX|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[26]~26_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(90));

\R_EX_MEM|DOUT[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(90),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(122));

\RAM|memRAM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~65_q\);

\RAM|memRAM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~97_q\);

\RAM|memRAM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~129_q\);

\RAM|memRAM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~161_q\);

\RAM|memRAM~2633\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2633_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~161_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~129_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~97_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~65_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~65_q\,
	datab => \RAM|ALT_INV_memRAM~97_q\,
	datac => \RAM|ALT_INV_memRAM~129_q\,
	datad => \RAM|ALT_INV_memRAM~161_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2633_combout\);

\RAM|memRAM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~577_q\);

\RAM|memRAM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~609_q\);

\RAM|memRAM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~641_q\);

\RAM|memRAM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~673_q\);

\RAM|memRAM~2634\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2634_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~673_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~641_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~609_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~577_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~577_q\,
	datab => \RAM|ALT_INV_memRAM~609_q\,
	datac => \RAM|ALT_INV_memRAM~641_q\,
	datad => \RAM|ALT_INV_memRAM~673_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2634_combout\);

\RAM|memRAM~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1089_q\);

\RAM|memRAM~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1121_q\);

\RAM|memRAM~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1153_q\);

\RAM|memRAM~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1185_q\);

\RAM|memRAM~2635\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2635_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1185_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1153_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1121_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1089_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1089_q\,
	datab => \RAM|ALT_INV_memRAM~1121_q\,
	datac => \RAM|ALT_INV_memRAM~1153_q\,
	datad => \RAM|ALT_INV_memRAM~1185_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2635_combout\);

\RAM|memRAM~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1601_q\);

\RAM|memRAM~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1633_q\);

\RAM|memRAM~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1665_q\);

\RAM|memRAM~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1697_q\);

\RAM|memRAM~2636\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2636_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1697_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1665_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1633_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1601_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1601_q\,
	datab => \RAM|ALT_INV_memRAM~1633_q\,
	datac => \RAM|ALT_INV_memRAM~1665_q\,
	datad => \RAM|ALT_INV_memRAM~1697_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2636_combout\);

\RAM|memRAM~2637\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2637_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2636_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2635_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2634_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2633_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2633_combout\,
	datab => \RAM|ALT_INV_memRAM~2634_combout\,
	datac => \RAM|ALT_INV_memRAM~2635_combout\,
	datad => \RAM|ALT_INV_memRAM~2636_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2637_combout\);

\RAM|memRAM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~193_q\);

\RAM|memRAM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~225_q\);

\RAM|memRAM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~257_q\);

\RAM|memRAM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~289_q\);

\RAM|memRAM~2638\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2638_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~289_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~257_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~225_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~193_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~193_q\,
	datab => \RAM|ALT_INV_memRAM~225_q\,
	datac => \RAM|ALT_INV_memRAM~257_q\,
	datad => \RAM|ALT_INV_memRAM~289_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2638_combout\);

\RAM|memRAM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~705_q\);

\RAM|memRAM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~737_q\);

\RAM|memRAM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~769_q\);

\RAM|memRAM~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~801_q\);

\RAM|memRAM~2639\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2639_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~801_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~769_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~737_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~705_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~705_q\,
	datab => \RAM|ALT_INV_memRAM~737_q\,
	datac => \RAM|ALT_INV_memRAM~769_q\,
	datad => \RAM|ALT_INV_memRAM~801_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2639_combout\);

\RAM|memRAM~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1217_q\);

\RAM|memRAM~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1249_q\);

\RAM|memRAM~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1281_q\);

\RAM|memRAM~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1313_q\);

\RAM|memRAM~2640\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2640_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1313_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1281_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1249_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1217_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1217_q\,
	datab => \RAM|ALT_INV_memRAM~1249_q\,
	datac => \RAM|ALT_INV_memRAM~1281_q\,
	datad => \RAM|ALT_INV_memRAM~1313_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2640_combout\);

\RAM|memRAM~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1729_q\);

\RAM|memRAM~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1761_q\);

\RAM|memRAM~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1793_q\);

\RAM|memRAM~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1825_q\);

\RAM|memRAM~2641\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2641_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1825_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1793_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1761_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1729_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1729_q\,
	datab => \RAM|ALT_INV_memRAM~1761_q\,
	datac => \RAM|ALT_INV_memRAM~1793_q\,
	datad => \RAM|ALT_INV_memRAM~1825_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2641_combout\);

\RAM|memRAM~2642\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2642_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2641_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2640_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2639_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2638_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2638_combout\,
	datab => \RAM|ALT_INV_memRAM~2639_combout\,
	datac => \RAM|ALT_INV_memRAM~2640_combout\,
	datad => \RAM|ALT_INV_memRAM~2641_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2642_combout\);

\RAM|memRAM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~321_q\);

\RAM|memRAM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~353_q\);

\RAM|memRAM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~385_q\);

\RAM|memRAM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~417_q\);

\RAM|memRAM~2643\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2643_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~417_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~385_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~353_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~321_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~321_q\,
	datab => \RAM|ALT_INV_memRAM~353_q\,
	datac => \RAM|ALT_INV_memRAM~385_q\,
	datad => \RAM|ALT_INV_memRAM~417_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2643_combout\);

\RAM|memRAM~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~833_q\);

\RAM|memRAM~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~865_q\);

\RAM|memRAM~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~897_q\);

\RAM|memRAM~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~929_q\);

\RAM|memRAM~2644\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2644_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~929_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~897_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~865_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~833_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~833_q\,
	datab => \RAM|ALT_INV_memRAM~865_q\,
	datac => \RAM|ALT_INV_memRAM~897_q\,
	datad => \RAM|ALT_INV_memRAM~929_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2644_combout\);

\RAM|memRAM~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1345_q\);

\RAM|memRAM~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1377_q\);

\RAM|memRAM~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1409_q\);

\RAM|memRAM~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1441_q\);

\RAM|memRAM~2645\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2645_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1441_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1409_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1377_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1345_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1345_q\,
	datab => \RAM|ALT_INV_memRAM~1377_q\,
	datac => \RAM|ALT_INV_memRAM~1409_q\,
	datad => \RAM|ALT_INV_memRAM~1441_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2645_combout\);

\RAM|memRAM~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1857_q\);

\RAM|memRAM~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1889_q\);

\RAM|memRAM~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1921_q\);

\RAM|memRAM~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1953_q\);

\RAM|memRAM~2646\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2646_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1953_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1921_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1889_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1857_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1857_q\,
	datab => \RAM|ALT_INV_memRAM~1889_q\,
	datac => \RAM|ALT_INV_memRAM~1921_q\,
	datad => \RAM|ALT_INV_memRAM~1953_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2646_combout\);

\RAM|memRAM~2647\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2647_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2646_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2645_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2644_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2643_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2643_combout\,
	datab => \RAM|ALT_INV_memRAM~2644_combout\,
	datac => \RAM|ALT_INV_memRAM~2645_combout\,
	datad => \RAM|ALT_INV_memRAM~2646_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2647_combout\);

\RAM|memRAM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~449_q\);

\RAM|memRAM~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~961_q\);

\RAM|memRAM~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1473_q\);

\RAM|memRAM~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1985_q\);

\RAM|memRAM~2648\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2648_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1985_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1473_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~961_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~449_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~449_q\,
	datab => \RAM|ALT_INV_memRAM~961_q\,
	datac => \RAM|ALT_INV_memRAM~1473_q\,
	datad => \RAM|ALT_INV_memRAM~1985_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2648_combout\);

\RAM|memRAM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~481_q\);

\RAM|memRAM~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~993_q\);

\RAM|memRAM~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1505_q\);

\RAM|memRAM~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2017_q\);

\RAM|memRAM~2649\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2649_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2017_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1505_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~993_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~481_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~481_q\,
	datab => \RAM|ALT_INV_memRAM~993_q\,
	datac => \RAM|ALT_INV_memRAM~1505_q\,
	datad => \RAM|ALT_INV_memRAM~2017_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2649_combout\);

\RAM|memRAM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~513_q\);

\RAM|memRAM~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1025_q\);

\RAM|memRAM~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1537_q\);

\RAM|memRAM~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2049_q\);

\RAM|memRAM~2650\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2650_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2049_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1537_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1025_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~513_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~513_q\,
	datab => \RAM|ALT_INV_memRAM~1025_q\,
	datac => \RAM|ALT_INV_memRAM~1537_q\,
	datad => \RAM|ALT_INV_memRAM~2049_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2650_combout\);

\RAM|memRAM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~545_q\);

\RAM|memRAM~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1057_q\);

\RAM|memRAM~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1569_q\);

\RAM|memRAM~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(122),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2081_q\);

\RAM|memRAM~2651\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2651_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2081_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1569_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1057_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~545_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~545_q\,
	datab => \RAM|ALT_INV_memRAM~1057_q\,
	datac => \RAM|ALT_INV_memRAM~1569_q\,
	datad => \RAM|ALT_INV_memRAM~2081_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2651_combout\);

\RAM|memRAM~2652\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2652_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2651_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2650_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2649_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2648_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2648_combout\,
	datab => \RAM|ALT_INV_memRAM~2649_combout\,
	datac => \RAM|ALT_INV_memRAM~2650_combout\,
	datad => \RAM|ALT_INV_memRAM~2651_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2652_combout\);

\RAM|memRAM~2653\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2653_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2652_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2647_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2642_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2637_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2637_combout\,
	datab => \RAM|ALT_INV_memRAM~2642_combout\,
	datac => \RAM|ALT_INV_memRAM~2647_combout\,
	datad => \RAM|ALT_INV_memRAM~2652_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2653_combout\);

\R_MEM_WB|DOUT[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2653_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(122));

\ULA|bit26|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit26|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(58))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(58),
	combout => \ULA|bit26|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit26|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(90)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(90),
	combout => \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit26|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit26|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit26|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit25|cout~combout\ $ (!\ULA|bit26|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (!\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000101000000001010101111110000010001010000000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit25|ALT_INV_cout~combout\,
	datac => \ULA|bit26|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit26|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit26|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(154));

\R_MEM_WB|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(154),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(90));

\M_DD_ESCR|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[26]~26_combout\ = ( \R_MEM_WB|DOUT\(122) & ( \R_MEM_WB|DOUT\(90) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(26))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(122) & ( 
-- \R_MEM_WB|DOUT\(90) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(26))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( \R_MEM_WB|DOUT\(122) & ( !\R_MEM_WB|DOUT\(90) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(26)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(58))))) ) ) ) # ( !\R_MEM_WB|DOUT\(122) & ( !\R_MEM_WB|DOUT\(90) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(26))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(58)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(26),
	datad => \R_MEM_WB|ALT_INV_DOUT\(58),
	datae => \R_MEM_WB|ALT_INV_DOUT\(122),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(90),
	combout => \M_DD_ESCR|saida_MUX[26]~26_combout\);

\B_REG|registrador_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(37));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

\B_REG|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[26]~26_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~65_q\);

\B_REG|saidaA[26]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[26]~54_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~65_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[26]~26_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(37))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[26]~26_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(37),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[26]~26_combout\,
	datag => \B_REG|ALT_INV_registrador~65_q\,
	combout => \B_REG|saidaA[26]~54_combout\);

\REG_ID_EX|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[26]~54_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(58));

\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \REG_ID_EX|DOUT\(27) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \REG_ID_EX|DOUT\(27) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(27),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

\R_EX_MEM|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~101_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(91));

\M_PROX_PC|saida_MUX[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[27]~28_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(57) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[27]~50_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(91) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[27]~50_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(57),
	datac => \INC_PC4|ALT_INV_Add0~101_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(91),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[27]~28_combout\);

\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[27]~28_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

\INC_PC4|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~101_sumout\ = SUM(( \PC|DOUT\(27) ) + ( GND ) + ( \INC_PC4|Add0~98\ ))
-- \INC_PC4|Add0~102\ = CARRY(( \PC|DOUT\(27) ) + ( GND ) + ( \INC_PC4|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(27),
	cin => \INC_PC4|Add0~98\,
	sumout => \INC_PC4|Add0~101_sumout\,
	cout => \INC_PC4|Add0~102\);

\REG_IF_ID|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~101_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(27));

\REG_ID_EX|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(27),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(27));

\R_EX_MEM|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(27),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(27));

\R_MEM_WB|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(27),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(27));

\R_EX_MEM|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(191),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(59));

\R_MEM_WB|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(59),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(59));

\B_REG|registrador_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(38));

\B_REG|registrador~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[27]~27_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~99_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

\B_REG|saidaB[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[27]~27_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(38) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[27]~27_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~99_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[27]~27_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(38),
	datac => \B_REG|ALT_INV_registrador~99_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[27]~27_combout\);

\REG_ID_EX|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[27]~27_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(91));

\R_EX_MEM|DOUT[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(91),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(123));

\RAM|memRAM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~66_q\);

\RAM|memRAM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~194_q\);

\RAM|memRAM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~322_q\);

\RAM|memRAM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~450_q\);

\RAM|memRAM~2654\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2654_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~450_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~322_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~194_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~66_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~66_q\,
	datab => \RAM|ALT_INV_memRAM~194_q\,
	datac => \RAM|ALT_INV_memRAM~322_q\,
	datad => \RAM|ALT_INV_memRAM~450_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2654_combout\);

\RAM|memRAM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~98_q\);

\RAM|memRAM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~226_q\);

\RAM|memRAM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~354_q\);

\RAM|memRAM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~482_q\);

\RAM|memRAM~2655\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2655_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~482_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~354_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~226_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~98_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~98_q\,
	datab => \RAM|ALT_INV_memRAM~226_q\,
	datac => \RAM|ALT_INV_memRAM~354_q\,
	datad => \RAM|ALT_INV_memRAM~482_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2655_combout\);

\RAM|memRAM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~130_q\);

\RAM|memRAM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~258_q\);

\RAM|memRAM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~386_q\);

\RAM|memRAM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~514_q\);

\RAM|memRAM~2656\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2656_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~514_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~386_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~258_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~130_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~130_q\,
	datab => \RAM|ALT_INV_memRAM~258_q\,
	datac => \RAM|ALT_INV_memRAM~386_q\,
	datad => \RAM|ALT_INV_memRAM~514_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2656_combout\);

\RAM|memRAM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~162_q\);

\RAM|memRAM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~290_q\);

\RAM|memRAM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~418_q\);

\RAM|memRAM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~546_q\);

\RAM|memRAM~2657\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2657_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~546_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~418_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~290_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~162_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~162_q\,
	datab => \RAM|ALT_INV_memRAM~290_q\,
	datac => \RAM|ALT_INV_memRAM~418_q\,
	datad => \RAM|ALT_INV_memRAM~546_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2657_combout\);

\RAM|memRAM~2658\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2658_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2657_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2656_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2655_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2654_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2654_combout\,
	datab => \RAM|ALT_INV_memRAM~2655_combout\,
	datac => \RAM|ALT_INV_memRAM~2656_combout\,
	datad => \RAM|ALT_INV_memRAM~2657_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2658_combout\);

\RAM|memRAM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~578_q\);

\RAM|memRAM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~706_q\);

\RAM|memRAM~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~834_q\);

\RAM|memRAM~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~962_q\);

\RAM|memRAM~2659\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2659_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~962_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~834_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~706_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~578_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~578_q\,
	datab => \RAM|ALT_INV_memRAM~706_q\,
	datac => \RAM|ALT_INV_memRAM~834_q\,
	datad => \RAM|ALT_INV_memRAM~962_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2659_combout\);

\RAM|memRAM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~610_q\);

\RAM|memRAM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~738_q\);

\RAM|memRAM~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~866_q\);

\RAM|memRAM~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~994_q\);

\RAM|memRAM~2660\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2660_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~994_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~866_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~738_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~610_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~610_q\,
	datab => \RAM|ALT_INV_memRAM~738_q\,
	datac => \RAM|ALT_INV_memRAM~866_q\,
	datad => \RAM|ALT_INV_memRAM~994_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2660_combout\);

\RAM|memRAM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~642_q\);

\RAM|memRAM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~770_q\);

\RAM|memRAM~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~898_q\);

\RAM|memRAM~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1026_q\);

\RAM|memRAM~2661\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2661_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1026_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~898_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~770_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~642_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~642_q\,
	datab => \RAM|ALT_INV_memRAM~770_q\,
	datac => \RAM|ALT_INV_memRAM~898_q\,
	datad => \RAM|ALT_INV_memRAM~1026_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2661_combout\);

\RAM|memRAM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~674_q\);

\RAM|memRAM~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~802_q\);

\RAM|memRAM~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~930_q\);

\RAM|memRAM~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1058_q\);

\RAM|memRAM~2662\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2662_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1058_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~930_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~802_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~674_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~674_q\,
	datab => \RAM|ALT_INV_memRAM~802_q\,
	datac => \RAM|ALT_INV_memRAM~930_q\,
	datad => \RAM|ALT_INV_memRAM~1058_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2662_combout\);

\RAM|memRAM~2663\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2663_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2662_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2661_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2660_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2659_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2659_combout\,
	datab => \RAM|ALT_INV_memRAM~2660_combout\,
	datac => \RAM|ALT_INV_memRAM~2661_combout\,
	datad => \RAM|ALT_INV_memRAM~2662_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2663_combout\);

\RAM|memRAM~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1090_q\);

\RAM|memRAM~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1122_q\);

\RAM|memRAM~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1154_q\);

\RAM|memRAM~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1186_q\);

\RAM|memRAM~2664\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2664_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1186_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1154_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1122_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1090_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1090_q\,
	datab => \RAM|ALT_INV_memRAM~1122_q\,
	datac => \RAM|ALT_INV_memRAM~1154_q\,
	datad => \RAM|ALT_INV_memRAM~1186_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2664_combout\);

\RAM|memRAM~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1218_q\);

\RAM|memRAM~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1250_q\);

\RAM|memRAM~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1282_q\);

\RAM|memRAM~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1314_q\);

\RAM|memRAM~2665\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2665_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1314_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1282_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1250_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1218_q\,
	datab => \RAM|ALT_INV_memRAM~1250_q\,
	datac => \RAM|ALT_INV_memRAM~1282_q\,
	datad => \RAM|ALT_INV_memRAM~1314_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2665_combout\);

\RAM|memRAM~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1346_q\);

\RAM|memRAM~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1378_q\);

\RAM|memRAM~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1410_q\);

\RAM|memRAM~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1442_q\);

\RAM|memRAM~2666\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2666_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1442_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1410_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1378_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1346_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1346_q\,
	datab => \RAM|ALT_INV_memRAM~1378_q\,
	datac => \RAM|ALT_INV_memRAM~1410_q\,
	datad => \RAM|ALT_INV_memRAM~1442_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2666_combout\);

\RAM|memRAM~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1474_q\);

\RAM|memRAM~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1506_q\);

\RAM|memRAM~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1538_q\);

\RAM|memRAM~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1570_q\);

\RAM|memRAM~2667\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2667_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1570_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1538_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1506_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1474_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1474_q\,
	datab => \RAM|ALT_INV_memRAM~1506_q\,
	datac => \RAM|ALT_INV_memRAM~1538_q\,
	datad => \RAM|ALT_INV_memRAM~1570_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2667_combout\);

\RAM|memRAM~2668\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2668_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2667_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2666_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2665_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2664_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2664_combout\,
	datab => \RAM|ALT_INV_memRAM~2665_combout\,
	datac => \RAM|ALT_INV_memRAM~2666_combout\,
	datad => \RAM|ALT_INV_memRAM~2667_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2668_combout\);

\RAM|memRAM~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1602_q\);

\RAM|memRAM~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1730_q\);

\RAM|memRAM~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1858_q\);

\RAM|memRAM~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1986_q\);

\RAM|memRAM~2669\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2669_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1986_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1858_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1730_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1602_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1602_q\,
	datab => \RAM|ALT_INV_memRAM~1730_q\,
	datac => \RAM|ALT_INV_memRAM~1858_q\,
	datad => \RAM|ALT_INV_memRAM~1986_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2669_combout\);

\RAM|memRAM~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1634_q\);

\RAM|memRAM~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1762_q\);

\RAM|memRAM~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1890_q\);

\RAM|memRAM~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2018_q\);

\RAM|memRAM~2670\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2670_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2018_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1890_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1762_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1634_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1634_q\,
	datab => \RAM|ALT_INV_memRAM~1762_q\,
	datac => \RAM|ALT_INV_memRAM~1890_q\,
	datad => \RAM|ALT_INV_memRAM~2018_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2670_combout\);

\RAM|memRAM~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1666_q\);

\RAM|memRAM~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1794_q\);

\RAM|memRAM~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1922_q\);

\RAM|memRAM~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2050_q\);

\RAM|memRAM~2671\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2671_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2050_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1922_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1794_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1666_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1666_q\,
	datab => \RAM|ALT_INV_memRAM~1794_q\,
	datac => \RAM|ALT_INV_memRAM~1922_q\,
	datad => \RAM|ALT_INV_memRAM~2050_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2671_combout\);

\RAM|memRAM~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1698_q\);

\RAM|memRAM~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1826_q\);

\RAM|memRAM~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1954_q\);

\RAM|memRAM~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(123),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2082_q\);

\RAM|memRAM~2672\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2672_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2082_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1954_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1826_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1698_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1698_q\,
	datab => \RAM|ALT_INV_memRAM~1826_q\,
	datac => \RAM|ALT_INV_memRAM~1954_q\,
	datad => \RAM|ALT_INV_memRAM~2082_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2672_combout\);

\RAM|memRAM~2673\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2673_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2672_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2671_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2670_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2669_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2669_combout\,
	datab => \RAM|ALT_INV_memRAM~2670_combout\,
	datac => \RAM|ALT_INV_memRAM~2671_combout\,
	datad => \RAM|ALT_INV_memRAM~2672_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2673_combout\);

\RAM|memRAM~2674\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2674_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2673_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2668_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2663_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2658_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2658_combout\,
	datab => \RAM|ALT_INV_memRAM~2663_combout\,
	datac => \RAM|ALT_INV_memRAM~2668_combout\,
	datad => \RAM|ALT_INV_memRAM~2673_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2674_combout\);

\R_MEM_WB|DOUT[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2674_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(123));

\ULA|bit27|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(91)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(91),
	combout => \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit27|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit27|cout~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(59) $ (\ULA|bit27|MUX_INV_B|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(59),
	datac => \ULA|bit27|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit27|cout~0_combout\);

\ULA|bit27|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(59))))) # 
-- (\ULAcntrl|saida[0]~2_combout\ & ((!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(59))) # (\ULA|bit27|MUX_INV_B|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100100111101100000000000000000001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(59),
	datad => \ULA|bit27|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit27|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit27|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit27|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit27|cout~0_combout\ $ (((!\ULA|bit25|cout~combout\ & (!\ULA|bit26|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULA|bit25|cout~combout\ & ((!\ULA|bit26|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111010100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit25|ALT_INV_cout~combout\,
	datab => \ULA|bit26|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit26|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit27|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit27|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(155));

\R_MEM_WB|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(155),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(91));

\M_DD_ESCR|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[27]~27_combout\ = ( \R_MEM_WB|DOUT\(123) & ( \R_MEM_WB|DOUT\(91) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(27))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(59))))) ) ) ) # ( !\R_MEM_WB|DOUT\(123) & ( 
-- \R_MEM_WB|DOUT\(91) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(27))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(59))))) ) ) ) # ( \R_MEM_WB|DOUT\(123) & ( !\R_MEM_WB|DOUT\(91) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(27)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(59))))) ) ) ) # ( !\R_MEM_WB|DOUT\(123) & ( !\R_MEM_WB|DOUT\(91) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(27))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(59)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(27),
	datad => \R_MEM_WB|ALT_INV_DOUT\(59),
	datae => \R_MEM_WB|ALT_INV_DOUT\(123),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(91),
	combout => \M_DD_ESCR|saida_MUX[27]~27_combout\);

\B_REG|registrador_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(38));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

\B_REG|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[27]~27_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~66_q\);

\B_REG|saidaA[27]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[27]~50_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~66_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[27]~27_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(38))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[27]~27_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(38),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[27]~27_combout\,
	datag => \B_REG|ALT_INV_registrador~66_q\,
	combout => \B_REG|saidaA[27]~50_combout\);

\REG_ID_EX|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[27]~50_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(59));

\ULA|bit27|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit27|cout~combout\ = ( \REG_ID_EX|DOUT\(59) & ( \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[3]~0_combout\) # ((!\ULA|bit25|cout~combout\ & ((!\REG_ID_EX|DOUT\(58)) # (\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\))) # 
-- (\ULA|bit25|cout~combout\ & (!\REG_ID_EX|DOUT\(58) & \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\REG_ID_EX|DOUT\(59) & ( \ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ & ( ((!\ULA|bit25|cout~combout\ & ((\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\) 
-- # (\REG_ID_EX|DOUT\(58)))) # (\ULA|bit25|cout~combout\ & (\REG_ID_EX|DOUT\(58) & \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\))) # (\ULAcntrl|saida[3]~0_combout\) ) ) ) # ( \REG_ID_EX|DOUT\(59) & ( !\ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- (!\ULAcntrl|saida[3]~0_combout\ & ((!\ULA|bit25|cout~combout\ & ((\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\) # (\REG_ID_EX|DOUT\(58)))) # (\ULA|bit25|cout~combout\ & (\REG_ID_EX|DOUT\(58) & \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( 
-- !\REG_ID_EX|DOUT\(59) & ( !\ULA|bit27|MUX_INV_B|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[3]~0_combout\ & ((!\ULA|bit25|cout~combout\ & ((!\REG_ID_EX|DOUT\(58)) # (\ULA|bit26|MUX_INV_B|saida_MUX~0_combout\))) # (\ULA|bit25|cout~combout\ & 
-- (!\REG_ID_EX|DOUT\(58) & \ULA|bit26|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010100000010001000101001011101110111111110101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \ULA|bit25|ALT_INV_cout~combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(58),
	datad => \ULA|bit26|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \REG_ID_EX|ALT_INV_DOUT\(59),
	dataf => \ULA|bit27|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit27|cout~combout\);

\ULA|bit00|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ = !\REG_ID_EX|DOUT\(32) $ (!\ULAcntrl|saida[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(32),
	datab => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	combout => \ULA|bit00|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit00|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(64)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(180)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110111100010000111011110001000011101111000100001110111100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(180),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \REG_ID_EX|ALT_INV_DOUT\(64),
	datad => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	combout => \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\);

\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \REG_ID_EX|DOUT\(28) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \REG_ID_EX|DOUT\(28) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(28),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

\R_EX_MEM|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~105_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(92));

\M_JMP|saida_MUX[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_JMP|saida_MUX[31]~0_combout\ = (!\UNI_CTRL|Equal3~0_combout\ & (\R_EX_MEM|DOUT\(170) & ((\R_EX_MEM|DOUT\(171)) # (\R_EX_MEM|DOUT\(172)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000000100010001000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_Equal3~0_combout\,
	datab => \R_EX_MEM|ALT_INV_DOUT\(170),
	datac => \R_EX_MEM|ALT_INV_DOUT\(172),
	datad => \R_EX_MEM|ALT_INV_DOUT\(171),
	combout => \M_JMP|saida_MUX[31]~0_combout\);

\M_PROX_PC|saida_MUX[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[28]~29_combout\ = ( \M_JMP|saida_MUX[31]~0_combout\ & ( (!\UNI_CTRL|pControle\(13) & ((\R_EX_MEM|DOUT\(92)))) # (\UNI_CTRL|pControle\(13) & (\B_REG|saidaA[28]~46_combout\)) ) ) # ( !\M_JMP|saida_MUX[31]~0_combout\ & ( 
-- (!\UNI_CTRL|pControle\(13) & (\INC_PC4|Add0~105_sumout\)) # (\UNI_CTRL|pControle\(13) & ((\B_REG|saidaA[28]~46_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000111100111101000111010001110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \INC_PC4|ALT_INV_Add0~105_sumout\,
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \B_REG|ALT_INV_saidaA[28]~46_combout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(92),
	datae => \M_JMP|ALT_INV_saida_MUX[31]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[28]~29_combout\);

\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[28]~29_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

\INC_PC4|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~105_sumout\ = SUM(( \PC|DOUT\(28) ) + ( GND ) + ( \INC_PC4|Add0~102\ ))
-- \INC_PC4|Add0~106\ = CARRY(( \PC|DOUT\(28) ) + ( GND ) + ( \INC_PC4|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(28),
	cin => \INC_PC4|Add0~102\,
	sumout => \INC_PC4|Add0~105_sumout\,
	cout => \INC_PC4|Add0~106\);

\REG_IF_ID|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~105_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(28));

\REG_ID_EX|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(28),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(28));

\R_EX_MEM|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(28),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(28));

\R_MEM_WB|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(28),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(28));

\R_EX_MEM|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(192),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(60));

\R_MEM_WB|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(60),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(60));

\B_REG|registrador_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(39));

\B_REG|registrador~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[28]~28_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~100_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

\B_REG|saidaB[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[28]~28_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(39) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[28]~28_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~100_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[28]~28_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(39),
	datac => \B_REG|ALT_INV_registrador~100_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[28]~28_combout\);

\REG_ID_EX|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[28]~28_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(92));

\R_EX_MEM|DOUT[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(92),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(124));

\RAM|memRAM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~67_q\);

\RAM|memRAM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~579_q\);

\RAM|memRAM~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1091_q\);

\RAM|memRAM~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1603_q\);

\RAM|memRAM~2675\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2675_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1603_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1091_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~579_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~67_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~67_q\,
	datab => \RAM|ALT_INV_memRAM~579_q\,
	datac => \RAM|ALT_INV_memRAM~1091_q\,
	datad => \RAM|ALT_INV_memRAM~1603_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2675_combout\);

\RAM|memRAM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~195_q\);

\RAM|memRAM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~707_q\);

\RAM|memRAM~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1219_q\);

\RAM|memRAM~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1731_q\);

\RAM|memRAM~2676\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2676_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1731_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1219_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~707_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~195_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~195_q\,
	datab => \RAM|ALT_INV_memRAM~707_q\,
	datac => \RAM|ALT_INV_memRAM~1219_q\,
	datad => \RAM|ALT_INV_memRAM~1731_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2676_combout\);

\RAM|memRAM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~323_q\);

\RAM|memRAM~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~835_q\);

\RAM|memRAM~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1347_q\);

\RAM|memRAM~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1859_q\);

\RAM|memRAM~2677\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2677_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1859_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1347_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~835_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~323_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~323_q\,
	datab => \RAM|ALT_INV_memRAM~835_q\,
	datac => \RAM|ALT_INV_memRAM~1347_q\,
	datad => \RAM|ALT_INV_memRAM~1859_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2677_combout\);

\RAM|memRAM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~451_q\);

\RAM|memRAM~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~963_q\);

\RAM|memRAM~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1475_q\);

\RAM|memRAM~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1987_q\);

\RAM|memRAM~2678\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2678_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1987_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1475_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~963_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~451_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~451_q\,
	datab => \RAM|ALT_INV_memRAM~963_q\,
	datac => \RAM|ALT_INV_memRAM~1475_q\,
	datad => \RAM|ALT_INV_memRAM~1987_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2678_combout\);

\RAM|memRAM~2679\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2679_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2678_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2677_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2676_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2675_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2675_combout\,
	datab => \RAM|ALT_INV_memRAM~2676_combout\,
	datac => \RAM|ALT_INV_memRAM~2677_combout\,
	datad => \RAM|ALT_INV_memRAM~2678_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2679_combout\);

\RAM|memRAM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~99_q\);

\RAM|memRAM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~611_q\);

\RAM|memRAM~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1123_q\);

\RAM|memRAM~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1635_q\);

\RAM|memRAM~2680\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2680_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1635_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1123_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~611_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~99_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~99_q\,
	datab => \RAM|ALT_INV_memRAM~611_q\,
	datac => \RAM|ALT_INV_memRAM~1123_q\,
	datad => \RAM|ALT_INV_memRAM~1635_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2680_combout\);

\RAM|memRAM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~227_q\);

\RAM|memRAM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~739_q\);

\RAM|memRAM~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1251_q\);

\RAM|memRAM~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1763_q\);

\RAM|memRAM~2681\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2681_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1763_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1251_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~739_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~227_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~227_q\,
	datab => \RAM|ALT_INV_memRAM~739_q\,
	datac => \RAM|ALT_INV_memRAM~1251_q\,
	datad => \RAM|ALT_INV_memRAM~1763_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2681_combout\);

\RAM|memRAM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~355_q\);

\RAM|memRAM~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~867_q\);

\RAM|memRAM~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1379_q\);

\RAM|memRAM~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1891_q\);

\RAM|memRAM~2682\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2682_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1891_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1379_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~867_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~355_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~355_q\,
	datab => \RAM|ALT_INV_memRAM~867_q\,
	datac => \RAM|ALT_INV_memRAM~1379_q\,
	datad => \RAM|ALT_INV_memRAM~1891_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2682_combout\);

\RAM|memRAM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~483_q\);

\RAM|memRAM~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~995_q\);

\RAM|memRAM~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1507_q\);

\RAM|memRAM~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2019_q\);

\RAM|memRAM~2683\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2683_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2019_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1507_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~995_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~483_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~483_q\,
	datab => \RAM|ALT_INV_memRAM~995_q\,
	datac => \RAM|ALT_INV_memRAM~1507_q\,
	datad => \RAM|ALT_INV_memRAM~2019_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2683_combout\);

\RAM|memRAM~2684\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2684_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2683_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2682_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2681_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2680_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2680_combout\,
	datab => \RAM|ALT_INV_memRAM~2681_combout\,
	datac => \RAM|ALT_INV_memRAM~2682_combout\,
	datad => \RAM|ALT_INV_memRAM~2683_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2684_combout\);

\RAM|memRAM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~131_q\);

\RAM|memRAM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~643_q\);

\RAM|memRAM~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1155_q\);

\RAM|memRAM~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1667_q\);

\RAM|memRAM~2685\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2685_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1667_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1155_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~643_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~131_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~131_q\,
	datab => \RAM|ALT_INV_memRAM~643_q\,
	datac => \RAM|ALT_INV_memRAM~1155_q\,
	datad => \RAM|ALT_INV_memRAM~1667_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2685_combout\);

\RAM|memRAM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~259_q\);

\RAM|memRAM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~771_q\);

\RAM|memRAM~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1283_q\);

\RAM|memRAM~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1795_q\);

\RAM|memRAM~2686\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2686_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1795_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1283_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~771_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~259_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~259_q\,
	datab => \RAM|ALT_INV_memRAM~771_q\,
	datac => \RAM|ALT_INV_memRAM~1283_q\,
	datad => \RAM|ALT_INV_memRAM~1795_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2686_combout\);

\RAM|memRAM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~387_q\);

\RAM|memRAM~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~899_q\);

\RAM|memRAM~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1411_q\);

\RAM|memRAM~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1923_q\);

\RAM|memRAM~2687\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2687_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1923_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1411_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~899_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~387_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~387_q\,
	datab => \RAM|ALT_INV_memRAM~899_q\,
	datac => \RAM|ALT_INV_memRAM~1411_q\,
	datad => \RAM|ALT_INV_memRAM~1923_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2687_combout\);

\RAM|memRAM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~515_q\);

\RAM|memRAM~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1027_q\);

\RAM|memRAM~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1539_q\);

\RAM|memRAM~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2051_q\);

\RAM|memRAM~2688\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2688_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2051_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1539_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1027_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~515_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~515_q\,
	datab => \RAM|ALT_INV_memRAM~1027_q\,
	datac => \RAM|ALT_INV_memRAM~1539_q\,
	datad => \RAM|ALT_INV_memRAM~2051_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2688_combout\);

\RAM|memRAM~2689\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2689_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2688_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2687_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2686_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2685_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2685_combout\,
	datab => \RAM|ALT_INV_memRAM~2686_combout\,
	datac => \RAM|ALT_INV_memRAM~2687_combout\,
	datad => \RAM|ALT_INV_memRAM~2688_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2689_combout\);

\RAM|memRAM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~163_q\);

\RAM|memRAM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~291_q\);

\RAM|memRAM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~419_q\);

\RAM|memRAM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~547_q\);

\RAM|memRAM~2690\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2690_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~547_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~419_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~291_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~163_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~163_q\,
	datab => \RAM|ALT_INV_memRAM~291_q\,
	datac => \RAM|ALT_INV_memRAM~419_q\,
	datad => \RAM|ALT_INV_memRAM~547_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2690_combout\);

\RAM|memRAM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~675_q\);

\RAM|memRAM~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~803_q\);

\RAM|memRAM~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~931_q\);

\RAM|memRAM~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1059_q\);

\RAM|memRAM~2691\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2691_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1059_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~931_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~803_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~675_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~675_q\,
	datab => \RAM|ALT_INV_memRAM~803_q\,
	datac => \RAM|ALT_INV_memRAM~931_q\,
	datad => \RAM|ALT_INV_memRAM~1059_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2691_combout\);

\RAM|memRAM~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1187_q\);

\RAM|memRAM~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1315_q\);

\RAM|memRAM~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1443_q\);

\RAM|memRAM~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1571_q\);

\RAM|memRAM~2692\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2692_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1571_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1443_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1315_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1187_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1187_q\,
	datab => \RAM|ALT_INV_memRAM~1315_q\,
	datac => \RAM|ALT_INV_memRAM~1443_q\,
	datad => \RAM|ALT_INV_memRAM~1571_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2692_combout\);

\RAM|memRAM~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1699_q\);

\RAM|memRAM~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1827_q\);

\RAM|memRAM~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1955_q\);

\RAM|memRAM~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(124),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2083_q\);

\RAM|memRAM~2693\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2693_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2083_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1955_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1827_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1699_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1699_q\,
	datab => \RAM|ALT_INV_memRAM~1827_q\,
	datac => \RAM|ALT_INV_memRAM~1955_q\,
	datad => \RAM|ALT_INV_memRAM~2083_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2693_combout\);

\RAM|memRAM~2694\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2694_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2693_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2692_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2691_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2690_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2690_combout\,
	datab => \RAM|ALT_INV_memRAM~2691_combout\,
	datac => \RAM|ALT_INV_memRAM~2692_combout\,
	datad => \RAM|ALT_INV_memRAM~2693_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2694_combout\);

\RAM|memRAM~2695\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2695_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2694_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2689_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2684_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2679_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2679_combout\,
	datab => \RAM|ALT_INV_memRAM~2684_combout\,
	datac => \RAM|ALT_INV_memRAM~2689_combout\,
	datad => \RAM|ALT_INV_memRAM~2694_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2695_combout\);

\R_MEM_WB|DOUT[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2695_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(124));

\ULA|bit28|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(92)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(92),
	combout => \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit28|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit27|cout~combout\ $ (!\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010000001010101111100101000100000100000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit27|ALT_INV_cout~combout\,
	datac => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit28|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(156));

\R_MEM_WB|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(156),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(92));

\M_DD_ESCR|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[28]~28_combout\ = ( \R_MEM_WB|DOUT\(124) & ( \R_MEM_WB|DOUT\(92) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(28))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(60))))) ) ) ) # ( !\R_MEM_WB|DOUT\(124) & ( 
-- \R_MEM_WB|DOUT\(92) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(28))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(60))))) ) ) ) # ( \R_MEM_WB|DOUT\(124) & ( !\R_MEM_WB|DOUT\(92) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(28)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(60))))) ) ) ) # ( !\R_MEM_WB|DOUT\(124) & ( !\R_MEM_WB|DOUT\(92) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(28))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(60)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(28),
	datad => \R_MEM_WB|ALT_INV_DOUT\(60),
	datae => \R_MEM_WB|ALT_INV_DOUT\(124),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(92),
	combout => \M_DD_ESCR|saida_MUX[28]~28_combout\);

\B_REG|registrador_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(39));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

\B_REG|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[28]~28_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~67_q\);

\B_REG|saidaA[28]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[28]~46_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~67_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[28]~28_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(39))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[28]~28_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(39),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[28]~28_combout\,
	datag => \B_REG|ALT_INV_registrador~67_q\,
	combout => \B_REG|saidaA[28]~46_combout\);

\REG_ID_EX|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[28]~46_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(60));

\ULA|bit28|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(60))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(60),
	combout => \ULA|bit28|MUX_INV_A|saida_MUX~0_combout\);

\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \REG_ID_EX|DOUT\(29) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \REG_ID_EX|DOUT\(29) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(29),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

\R_EX_MEM|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~109_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(93));

\M_PROX_PC|saida_MUX[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[29]~30_combout\ = ( \R_EX_MEM|DOUT\(93) & ( (!\UNI_CTRL|pControle\(13) & (((\M_JMP|saida_MUX[31]~0_combout\)) # (\INC_PC4|Add0~109_sumout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[29]~42_combout\)))) ) ) # ( 
-- !\R_EX_MEM|DOUT\(93) & ( (!\UNI_CTRL|pControle\(13) & (\INC_PC4|Add0~109_sumout\ & (!\M_JMP|saida_MUX[31]~0_combout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[29]~42_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111101000000011100110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \INC_PC4|ALT_INV_Add0~109_sumout\,
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \M_JMP|ALT_INV_saida_MUX[31]~0_combout\,
	datad => \B_REG|ALT_INV_saidaA[29]~42_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(93),
	combout => \M_PROX_PC|saida_MUX[29]~30_combout\);

\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[29]~30_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

\INC_PC4|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~109_sumout\ = SUM(( \PC|DOUT\(29) ) + ( GND ) + ( \INC_PC4|Add0~106\ ))
-- \INC_PC4|Add0~110\ = CARRY(( \PC|DOUT\(29) ) + ( GND ) + ( \INC_PC4|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(29),
	cin => \INC_PC4|Add0~106\,
	sumout => \INC_PC4|Add0~109_sumout\,
	cout => \INC_PC4|Add0~110\);

\REG_IF_ID|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~109_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(29));

\REG_ID_EX|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(29),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(29));

\R_EX_MEM|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(29),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(29));

\R_MEM_WB|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(29),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(29));

\R_EX_MEM|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(193),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(61));

\R_MEM_WB|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(61),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(61));

\B_REG|registrador_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(40));

\B_REG|registrador~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[29]~29_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~101_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

\B_REG|saidaB[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[29]~29_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(40) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[29]~29_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~101_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[29]~29_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(40),
	datac => \B_REG|ALT_INV_registrador~101_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[29]~29_combout\);

\REG_ID_EX|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[29]~29_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(93));

\R_EX_MEM|DOUT[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(93),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(125));

\RAM|memRAM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~68_q\);

\RAM|memRAM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~100_q\);

\RAM|memRAM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~132_q\);

\RAM|memRAM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~164_q\);

\RAM|memRAM~2696\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2696_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~164_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~132_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~100_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~68_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~68_q\,
	datab => \RAM|ALT_INV_memRAM~100_q\,
	datac => \RAM|ALT_INV_memRAM~132_q\,
	datad => \RAM|ALT_INV_memRAM~164_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2696_combout\);

\RAM|memRAM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~580_q\);

\RAM|memRAM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~612_q\);

\RAM|memRAM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~644_q\);

\RAM|memRAM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~676_q\);

\RAM|memRAM~2697\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2697_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~676_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~644_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~612_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~580_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~580_q\,
	datab => \RAM|ALT_INV_memRAM~612_q\,
	datac => \RAM|ALT_INV_memRAM~644_q\,
	datad => \RAM|ALT_INV_memRAM~676_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2697_combout\);

\RAM|memRAM~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1092_q\);

\RAM|memRAM~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1124_q\);

\RAM|memRAM~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1156_q\);

\RAM|memRAM~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1188_q\);

\RAM|memRAM~2698\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2698_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1188_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1156_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1124_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1092_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1092_q\,
	datab => \RAM|ALT_INV_memRAM~1124_q\,
	datac => \RAM|ALT_INV_memRAM~1156_q\,
	datad => \RAM|ALT_INV_memRAM~1188_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2698_combout\);

\RAM|memRAM~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1604_q\);

\RAM|memRAM~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1636_q\);

\RAM|memRAM~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1668_q\);

\RAM|memRAM~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1700_q\);

\RAM|memRAM~2699\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2699_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1700_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1668_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1636_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1604_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1604_q\,
	datab => \RAM|ALT_INV_memRAM~1636_q\,
	datac => \RAM|ALT_INV_memRAM~1668_q\,
	datad => \RAM|ALT_INV_memRAM~1700_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2699_combout\);

\RAM|memRAM~2700\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2700_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2699_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2698_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2697_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2696_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2696_combout\,
	datab => \RAM|ALT_INV_memRAM~2697_combout\,
	datac => \RAM|ALT_INV_memRAM~2698_combout\,
	datad => \RAM|ALT_INV_memRAM~2699_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2700_combout\);

\RAM|memRAM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~196_q\);

\RAM|memRAM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~228_q\);

\RAM|memRAM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~260_q\);

\RAM|memRAM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~292_q\);

\RAM|memRAM~2701\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2701_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~292_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~260_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~228_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~196_q\,
	datab => \RAM|ALT_INV_memRAM~228_q\,
	datac => \RAM|ALT_INV_memRAM~260_q\,
	datad => \RAM|ALT_INV_memRAM~292_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2701_combout\);

\RAM|memRAM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~708_q\);

\RAM|memRAM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~740_q\);

\RAM|memRAM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~772_q\);

\RAM|memRAM~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~804_q\);

\RAM|memRAM~2702\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2702_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~804_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~772_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~740_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~708_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~708_q\,
	datab => \RAM|ALT_INV_memRAM~740_q\,
	datac => \RAM|ALT_INV_memRAM~772_q\,
	datad => \RAM|ALT_INV_memRAM~804_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2702_combout\);

\RAM|memRAM~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1220_q\);

\RAM|memRAM~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1252_q\);

\RAM|memRAM~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1284_q\);

\RAM|memRAM~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1316_q\);

\RAM|memRAM~2703\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2703_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1316_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1284_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1252_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1220_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1220_q\,
	datab => \RAM|ALT_INV_memRAM~1252_q\,
	datac => \RAM|ALT_INV_memRAM~1284_q\,
	datad => \RAM|ALT_INV_memRAM~1316_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2703_combout\);

\RAM|memRAM~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1732_q\);

\RAM|memRAM~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1764_q\);

\RAM|memRAM~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1796_q\);

\RAM|memRAM~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1828_q\);

\RAM|memRAM~2704\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2704_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1828_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1796_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1764_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1732_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1732_q\,
	datab => \RAM|ALT_INV_memRAM~1764_q\,
	datac => \RAM|ALT_INV_memRAM~1796_q\,
	datad => \RAM|ALT_INV_memRAM~1828_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2704_combout\);

\RAM|memRAM~2705\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2705_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2704_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2703_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2702_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2701_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2701_combout\,
	datab => \RAM|ALT_INV_memRAM~2702_combout\,
	datac => \RAM|ALT_INV_memRAM~2703_combout\,
	datad => \RAM|ALT_INV_memRAM~2704_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2705_combout\);

\RAM|memRAM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~324_q\);

\RAM|memRAM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~356_q\);

\RAM|memRAM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~388_q\);

\RAM|memRAM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~420_q\);

\RAM|memRAM~2706\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2706_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~420_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~388_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~356_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~324_q\,
	datab => \RAM|ALT_INV_memRAM~356_q\,
	datac => \RAM|ALT_INV_memRAM~388_q\,
	datad => \RAM|ALT_INV_memRAM~420_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2706_combout\);

\RAM|memRAM~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~836_q\);

\RAM|memRAM~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~868_q\);

\RAM|memRAM~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~900_q\);

\RAM|memRAM~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~932_q\);

\RAM|memRAM~2707\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2707_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~932_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~900_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~868_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~836_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~836_q\,
	datab => \RAM|ALT_INV_memRAM~868_q\,
	datac => \RAM|ALT_INV_memRAM~900_q\,
	datad => \RAM|ALT_INV_memRAM~932_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2707_combout\);

\RAM|memRAM~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1348_q\);

\RAM|memRAM~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1380_q\);

\RAM|memRAM~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1412_q\);

\RAM|memRAM~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1444_q\);

\RAM|memRAM~2708\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2708_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1444_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1412_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1380_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1348_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1348_q\,
	datab => \RAM|ALT_INV_memRAM~1380_q\,
	datac => \RAM|ALT_INV_memRAM~1412_q\,
	datad => \RAM|ALT_INV_memRAM~1444_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2708_combout\);

\RAM|memRAM~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1860_q\);

\RAM|memRAM~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1892_q\);

\RAM|memRAM~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1924_q\);

\RAM|memRAM~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1956_q\);

\RAM|memRAM~2709\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2709_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1956_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1924_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1892_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1860_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1860_q\,
	datab => \RAM|ALT_INV_memRAM~1892_q\,
	datac => \RAM|ALT_INV_memRAM~1924_q\,
	datad => \RAM|ALT_INV_memRAM~1956_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2709_combout\);

\RAM|memRAM~2710\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2710_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2709_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2708_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2707_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2706_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2706_combout\,
	datab => \RAM|ALT_INV_memRAM~2707_combout\,
	datac => \RAM|ALT_INV_memRAM~2708_combout\,
	datad => \RAM|ALT_INV_memRAM~2709_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2710_combout\);

\RAM|memRAM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~452_q\);

\RAM|memRAM~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~964_q\);

\RAM|memRAM~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1476_q\);

\RAM|memRAM~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1988_q\);

\RAM|memRAM~2711\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2711_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1988_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1476_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~964_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~452_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~452_q\,
	datab => \RAM|ALT_INV_memRAM~964_q\,
	datac => \RAM|ALT_INV_memRAM~1476_q\,
	datad => \RAM|ALT_INV_memRAM~1988_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2711_combout\);

\RAM|memRAM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~484_q\);

\RAM|memRAM~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~996_q\);

\RAM|memRAM~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1508_q\);

\RAM|memRAM~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2020_q\);

\RAM|memRAM~2712\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2712_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2020_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1508_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~996_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~484_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~484_q\,
	datab => \RAM|ALT_INV_memRAM~996_q\,
	datac => \RAM|ALT_INV_memRAM~1508_q\,
	datad => \RAM|ALT_INV_memRAM~2020_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2712_combout\);

\RAM|memRAM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~516_q\);

\RAM|memRAM~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1028_q\);

\RAM|memRAM~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1540_q\);

\RAM|memRAM~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2052_q\);

\RAM|memRAM~2713\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2713_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2052_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1540_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1028_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~516_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~516_q\,
	datab => \RAM|ALT_INV_memRAM~1028_q\,
	datac => \RAM|ALT_INV_memRAM~1540_q\,
	datad => \RAM|ALT_INV_memRAM~2052_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2713_combout\);

\RAM|memRAM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~548_q\);

\RAM|memRAM~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1060_q\);

\RAM|memRAM~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1572_q\);

\RAM|memRAM~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(125),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2084_q\);

\RAM|memRAM~2714\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2714_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2084_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1572_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1060_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~548_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~548_q\,
	datab => \RAM|ALT_INV_memRAM~1060_q\,
	datac => \RAM|ALT_INV_memRAM~1572_q\,
	datad => \RAM|ALT_INV_memRAM~2084_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2714_combout\);

\RAM|memRAM~2715\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2715_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2714_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2713_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2712_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2711_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2711_combout\,
	datab => \RAM|ALT_INV_memRAM~2712_combout\,
	datac => \RAM|ALT_INV_memRAM~2713_combout\,
	datad => \RAM|ALT_INV_memRAM~2714_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2715_combout\);

\RAM|memRAM~2716\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2716_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2715_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2710_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2705_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2700_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2700_combout\,
	datab => \RAM|ALT_INV_memRAM~2705_combout\,
	datac => \RAM|ALT_INV_memRAM~2710_combout\,
	datad => \RAM|ALT_INV_memRAM~2715_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2716_combout\);

\R_MEM_WB|DOUT[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2716_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(125));

\ULA|bit29|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(93)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(93),
	combout => \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit29|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|cout~0_combout\ = !\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit29|cout~0_combout\);

\ULA|bit29|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit29|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit29|MUX_RESULT|saida_MUX~0_combout\ ) ) # ( 
-- !\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit29|MUX_RESULT|saida_MUX~0_combout\ & ( !\ULA|bit29|cout~0_combout\ $ (((!\ULA|bit27|cout~combout\ & ((!\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\) # (!\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\))) # 
-- (\ULA|bit27|cout~combout\ & (!\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & !\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit27|ALT_INV_cout~combout\,
	datab => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit29|ALT_INV_cout~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit29|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(157));

\R_MEM_WB|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(157),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(93));

\M_DD_ESCR|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[29]~29_combout\ = ( \R_MEM_WB|DOUT\(125) & ( \R_MEM_WB|DOUT\(93) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(29))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(61))))) ) ) ) # ( !\R_MEM_WB|DOUT\(125) & ( 
-- \R_MEM_WB|DOUT\(93) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(29))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(61))))) ) ) ) # ( \R_MEM_WB|DOUT\(125) & ( !\R_MEM_WB|DOUT\(93) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(29)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(61))))) ) ) ) # ( !\R_MEM_WB|DOUT\(125) & ( !\R_MEM_WB|DOUT\(93) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(29))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(61)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(29),
	datad => \R_MEM_WB|ALT_INV_DOUT\(61),
	datae => \R_MEM_WB|ALT_INV_DOUT\(125),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(93),
	combout => \M_DD_ESCR|saida_MUX[29]~29_combout\);

\B_REG|registrador_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(40));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

\B_REG|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[29]~29_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~68_q\);

\B_REG|saidaA[29]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[29]~42_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~68_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[29]~29_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(40))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[29]~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(40),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[29]~29_combout\,
	datag => \B_REG|ALT_INV_registrador~68_q\,
	combout => \B_REG|saidaA[29]~42_combout\);

\REG_ID_EX|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[29]~42_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(61));

\ULA|bit29|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(61))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(61),
	combout => \ULA|bit29|MUX_INV_A|saida_MUX~0_combout\);

\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \REG_ID_EX|DOUT\(30) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \REG_ID_EX|DOUT\(30) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(30),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

\R_EX_MEM|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~113_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(94));

\M_PROX_PC|saida_MUX[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[30]~31_combout\ = ( \R_EX_MEM|DOUT\(94) & ( (!\UNI_CTRL|pControle\(13) & (((\M_JMP|saida_MUX[31]~0_combout\)) # (\INC_PC4|Add0~113_sumout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[30]~38_combout\)))) ) ) # ( 
-- !\R_EX_MEM|DOUT\(94) & ( (!\UNI_CTRL|pControle\(13) & (\INC_PC4|Add0~113_sumout\ & (!\M_JMP|saida_MUX[31]~0_combout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[30]~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111101000000011100110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \INC_PC4|ALT_INV_Add0~113_sumout\,
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \M_JMP|ALT_INV_saida_MUX[31]~0_combout\,
	datad => \B_REG|ALT_INV_saidaA[30]~38_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(94),
	combout => \M_PROX_PC|saida_MUX[30]~31_combout\);

\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[30]~31_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

\INC_PC4|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~113_sumout\ = SUM(( \PC|DOUT\(30) ) + ( GND ) + ( \INC_PC4|Add0~110\ ))
-- \INC_PC4|Add0~114\ = CARRY(( \PC|DOUT\(30) ) + ( GND ) + ( \INC_PC4|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(30),
	cin => \INC_PC4|Add0~110\,
	sumout => \INC_PC4|Add0~113_sumout\,
	cout => \INC_PC4|Add0~114\);

\REG_IF_ID|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~113_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(30));

\REG_ID_EX|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(30),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(30));

\R_EX_MEM|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(30),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(30));

\R_MEM_WB|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(30),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(30));

\R_EX_MEM|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(194),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(62));

\R_MEM_WB|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(62),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(62));

\B_REG|registrador_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(41));

\B_REG|registrador~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[30]~30_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~102_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

\B_REG|saidaB[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[30]~30_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(41) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[30]~30_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~102_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[30]~30_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(41),
	datac => \B_REG|ALT_INV_registrador~102_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[30]~30_combout\);

\REG_ID_EX|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[30]~30_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(94));

\R_EX_MEM|DOUT[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(94),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(126));

\RAM|memRAM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~69_q\);

\RAM|memRAM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~197_q\);

\RAM|memRAM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~325_q\);

\RAM|memRAM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~453_q\);

\RAM|memRAM~2717\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2717_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~453_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~325_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~197_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~69_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~69_q\,
	datab => \RAM|ALT_INV_memRAM~197_q\,
	datac => \RAM|ALT_INV_memRAM~325_q\,
	datad => \RAM|ALT_INV_memRAM~453_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2717_combout\);

\RAM|memRAM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~101_q\);

\RAM|memRAM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~229_q\);

\RAM|memRAM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~357_q\);

\RAM|memRAM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~485_q\);

\RAM|memRAM~2718\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2718_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~485_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~357_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~229_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~101_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~101_q\,
	datab => \RAM|ALT_INV_memRAM~229_q\,
	datac => \RAM|ALT_INV_memRAM~357_q\,
	datad => \RAM|ALT_INV_memRAM~485_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2718_combout\);

\RAM|memRAM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~133_q\);

\RAM|memRAM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~261_q\);

\RAM|memRAM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~389_q\);

\RAM|memRAM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~517_q\);

\RAM|memRAM~2719\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2719_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~517_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~389_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~261_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~133_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~133_q\,
	datab => \RAM|ALT_INV_memRAM~261_q\,
	datac => \RAM|ALT_INV_memRAM~389_q\,
	datad => \RAM|ALT_INV_memRAM~517_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2719_combout\);

\RAM|memRAM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~165_q\);

\RAM|memRAM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~293_q\);

\RAM|memRAM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~421_q\);

\RAM|memRAM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~549_q\);

\RAM|memRAM~2720\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2720_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~549_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~421_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~293_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~165_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~165_q\,
	datab => \RAM|ALT_INV_memRAM~293_q\,
	datac => \RAM|ALT_INV_memRAM~421_q\,
	datad => \RAM|ALT_INV_memRAM~549_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2720_combout\);

\RAM|memRAM~2721\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2721_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2720_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2719_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2718_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2717_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2717_combout\,
	datab => \RAM|ALT_INV_memRAM~2718_combout\,
	datac => \RAM|ALT_INV_memRAM~2719_combout\,
	datad => \RAM|ALT_INV_memRAM~2720_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2721_combout\);

\RAM|memRAM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~581_q\);

\RAM|memRAM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~709_q\);

\RAM|memRAM~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~837_q\);

\RAM|memRAM~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~965_q\);

\RAM|memRAM~2722\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2722_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~965_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~837_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~709_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~581_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~581_q\,
	datab => \RAM|ALT_INV_memRAM~709_q\,
	datac => \RAM|ALT_INV_memRAM~837_q\,
	datad => \RAM|ALT_INV_memRAM~965_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2722_combout\);

\RAM|memRAM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~613_q\);

\RAM|memRAM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~741_q\);

\RAM|memRAM~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~869_q\);

\RAM|memRAM~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~997_q\);

\RAM|memRAM~2723\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2723_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~997_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~869_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~741_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~613_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~613_q\,
	datab => \RAM|ALT_INV_memRAM~741_q\,
	datac => \RAM|ALT_INV_memRAM~869_q\,
	datad => \RAM|ALT_INV_memRAM~997_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2723_combout\);

\RAM|memRAM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~645_q\);

\RAM|memRAM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~773_q\);

\RAM|memRAM~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~901_q\);

\RAM|memRAM~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1029_q\);

\RAM|memRAM~2724\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2724_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1029_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~901_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~773_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~645_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~645_q\,
	datab => \RAM|ALT_INV_memRAM~773_q\,
	datac => \RAM|ALT_INV_memRAM~901_q\,
	datad => \RAM|ALT_INV_memRAM~1029_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2724_combout\);

\RAM|memRAM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~677_q\);

\RAM|memRAM~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~805_q\);

\RAM|memRAM~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~933_q\);

\RAM|memRAM~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1061_q\);

\RAM|memRAM~2725\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2725_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1061_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~933_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~805_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~677_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~677_q\,
	datab => \RAM|ALT_INV_memRAM~805_q\,
	datac => \RAM|ALT_INV_memRAM~933_q\,
	datad => \RAM|ALT_INV_memRAM~1061_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2725_combout\);

\RAM|memRAM~2726\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2726_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2725_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2724_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2723_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2722_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2722_combout\,
	datab => \RAM|ALT_INV_memRAM~2723_combout\,
	datac => \RAM|ALT_INV_memRAM~2724_combout\,
	datad => \RAM|ALT_INV_memRAM~2725_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2726_combout\);

\RAM|memRAM~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1093_q\);

\RAM|memRAM~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1125_q\);

\RAM|memRAM~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1157_q\);

\RAM|memRAM~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1189_q\);

\RAM|memRAM~2727\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2727_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1189_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1157_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1125_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1093_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1093_q\,
	datab => \RAM|ALT_INV_memRAM~1125_q\,
	datac => \RAM|ALT_INV_memRAM~1157_q\,
	datad => \RAM|ALT_INV_memRAM~1189_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2727_combout\);

\RAM|memRAM~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1221_q\);

\RAM|memRAM~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1253_q\);

\RAM|memRAM~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1285_q\);

\RAM|memRAM~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1317_q\);

\RAM|memRAM~2728\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2728_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1317_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1285_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1253_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1221_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1221_q\,
	datab => \RAM|ALT_INV_memRAM~1253_q\,
	datac => \RAM|ALT_INV_memRAM~1285_q\,
	datad => \RAM|ALT_INV_memRAM~1317_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2728_combout\);

\RAM|memRAM~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1349_q\);

\RAM|memRAM~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1381_q\);

\RAM|memRAM~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1413_q\);

\RAM|memRAM~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1445_q\);

\RAM|memRAM~2729\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2729_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1445_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1413_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1381_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1349_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1349_q\,
	datab => \RAM|ALT_INV_memRAM~1381_q\,
	datac => \RAM|ALT_INV_memRAM~1413_q\,
	datad => \RAM|ALT_INV_memRAM~1445_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2729_combout\);

\RAM|memRAM~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1477_q\);

\RAM|memRAM~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1509_q\);

\RAM|memRAM~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1541_q\);

\RAM|memRAM~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1573_q\);

\RAM|memRAM~2730\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2730_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1573_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1541_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1509_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1477_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1477_q\,
	datab => \RAM|ALT_INV_memRAM~1509_q\,
	datac => \RAM|ALT_INV_memRAM~1541_q\,
	datad => \RAM|ALT_INV_memRAM~1573_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2730_combout\);

\RAM|memRAM~2731\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2731_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2730_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2729_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2728_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2727_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2727_combout\,
	datab => \RAM|ALT_INV_memRAM~2728_combout\,
	datac => \RAM|ALT_INV_memRAM~2729_combout\,
	datad => \RAM|ALT_INV_memRAM~2730_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2731_combout\);

\RAM|memRAM~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1605_q\);

\RAM|memRAM~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1733_q\);

\RAM|memRAM~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1861_q\);

\RAM|memRAM~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1989_q\);

\RAM|memRAM~2732\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2732_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1989_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1861_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1733_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1605_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1605_q\,
	datab => \RAM|ALT_INV_memRAM~1733_q\,
	datac => \RAM|ALT_INV_memRAM~1861_q\,
	datad => \RAM|ALT_INV_memRAM~1989_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2732_combout\);

\RAM|memRAM~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1637_q\);

\RAM|memRAM~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1765_q\);

\RAM|memRAM~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1893_q\);

\RAM|memRAM~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2021_q\);

\RAM|memRAM~2733\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2733_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2021_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1893_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1765_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1637_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1637_q\,
	datab => \RAM|ALT_INV_memRAM~1765_q\,
	datac => \RAM|ALT_INV_memRAM~1893_q\,
	datad => \RAM|ALT_INV_memRAM~2021_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2733_combout\);

\RAM|memRAM~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1669_q\);

\RAM|memRAM~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1797_q\);

\RAM|memRAM~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1925_q\);

\RAM|memRAM~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2053_q\);

\RAM|memRAM~2734\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2734_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2053_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1925_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1797_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1669_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1669_q\,
	datab => \RAM|ALT_INV_memRAM~1797_q\,
	datac => \RAM|ALT_INV_memRAM~1925_q\,
	datad => \RAM|ALT_INV_memRAM~2053_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2734_combout\);

\RAM|memRAM~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1701_q\);

\RAM|memRAM~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1829_q\);

\RAM|memRAM~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1957_q\);

\RAM|memRAM~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(126),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2085_q\);

\RAM|memRAM~2735\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2735_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2085_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1957_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1829_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1701_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1701_q\,
	datab => \RAM|ALT_INV_memRAM~1829_q\,
	datac => \RAM|ALT_INV_memRAM~1957_q\,
	datad => \RAM|ALT_INV_memRAM~2085_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2735_combout\);

\RAM|memRAM~2736\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2736_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2735_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2734_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2733_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2732_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2732_combout\,
	datab => \RAM|ALT_INV_memRAM~2733_combout\,
	datac => \RAM|ALT_INV_memRAM~2734_combout\,
	datad => \RAM|ALT_INV_memRAM~2735_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2736_combout\);

\RAM|memRAM~2737\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2737_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2736_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2731_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2726_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2721_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2721_combout\,
	datab => \RAM|ALT_INV_memRAM~2726_combout\,
	datac => \RAM|ALT_INV_memRAM~2731_combout\,
	datad => \RAM|ALT_INV_memRAM~2736_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2737_combout\);

\R_MEM_WB|DOUT[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2737_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(126));

\ULA|bit29|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|cout~combout\ = ( \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ & ( ((!\ULA|bit27|cout~combout\ & (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit27|cout~combout\ & 
-- ((\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\)))) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\) ) ) # ( !\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ & ( (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ & 
-- ((!\ULA|bit27|cout~combout\ & (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit27|cout~combout\ & ((\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000101111111111100000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit27|ALT_INV_cout~combout\,
	datab => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit29|cout~combout\);

\ULA|bit30|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(94)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(112)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010011100001101101001110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(112),
	datad => \REG_ID_EX|ALT_INV_DOUT\(94),
	combout => \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit30|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|MUX_RESULT|saida_MUX~0_combout\ = (\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit30|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit30|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit30|MUX_INV_A|saida_MUX~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit30|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit30|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit30|MUX_RESULT|saida_MUX~0_combout\);

\ULA|bit30|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\ = ((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & (!\ULA|bit29|cout~combout\ $ (!\ULA|bit30|cout~0_combout\)))) # (\ULA|bit30|MUX_RESULT|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000011111111011000001111111101100000111111110110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit29|ALT_INV_cout~combout\,
	datab => \ULA|bit30|ALT_INV_cout~0_combout\,
	datac => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	datad => \ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\);

\R_EX_MEM|DOUT[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit30|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(158));

\R_MEM_WB|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(158),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(94));

\M_DD_ESCR|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[30]~30_combout\ = ( \R_MEM_WB|DOUT\(126) & ( \R_MEM_WB|DOUT\(94) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(30))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(62))))) ) ) ) # ( !\R_MEM_WB|DOUT\(126) & ( 
-- \R_MEM_WB|DOUT\(94) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(30))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(62))))) ) ) ) # ( \R_MEM_WB|DOUT\(126) & ( !\R_MEM_WB|DOUT\(94) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(30)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(62))))) ) ) ) # ( !\R_MEM_WB|DOUT\(126) & ( !\R_MEM_WB|DOUT\(94) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(30))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(62)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(30),
	datad => \R_MEM_WB|ALT_INV_DOUT\(62),
	datae => \R_MEM_WB|ALT_INV_DOUT\(126),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(94),
	combout => \M_DD_ESCR|saida_MUX[30]~30_combout\);

\B_REG|registrador_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(41));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

\B_REG|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[30]~30_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~69_q\);

\B_REG|saidaA[30]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[30]~38_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~69_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[30]~30_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(41))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[30]~30_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(41),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[30]~30_combout\,
	datag => \B_REG|ALT_INV_registrador~69_q\,
	combout => \B_REG|saidaA[30]~38_combout\);

\REG_ID_EX|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[30]~38_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(62));

\ULA|bit30|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(62))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(62),
	combout => \ULA|bit30|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit30|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|cout~0_combout\ = !\ULA|bit30|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit30|MUX_INV_B|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit30|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit30|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit30|cout~0_combout\);

\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \REG_ID_EX|DOUT\(31) ) + ( \REG_ID_EX|DOUT\(112) ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID_EX|ALT_INV_DOUT\(31),
	dataf => \REG_ID_EX|ALT_INV_DOUT\(112),
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

\R_EX_MEM|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~117_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(95));

\M_PROX_PC|saida_MUX[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[31]~32_combout\ = ( \R_EX_MEM|DOUT\(95) & ( (!\UNI_CTRL|pControle\(13) & (((\M_JMP|saida_MUX[31]~0_combout\)) # (\INC_PC4|Add0~117_sumout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[31]~34_combout\)))) ) ) # ( 
-- !\R_EX_MEM|DOUT\(95) & ( (!\UNI_CTRL|pControle\(13) & (\INC_PC4|Add0~117_sumout\ & (!\M_JMP|saida_MUX[31]~0_combout\))) # (\UNI_CTRL|pControle\(13) & (((\B_REG|saidaA[31]~34_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111101000000011100110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \INC_PC4|ALT_INV_Add0~117_sumout\,
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \M_JMP|ALT_INV_saida_MUX[31]~0_combout\,
	datad => \B_REG|ALT_INV_saidaA[31]~34_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(95),
	combout => \M_PROX_PC|saida_MUX[31]~32_combout\);

\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[31]~32_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

\INC_PC4|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \INC_PC4|Add0~117_sumout\ = SUM(( \PC|DOUT\(31) ) + ( GND ) + ( \INC_PC4|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(31),
	cin => \INC_PC4|Add0~114\,
	sumout => \INC_PC4|Add0~117_sumout\);

\REG_IF_ID|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \INC_PC4|Add0~117_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(31));

\REG_ID_EX|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(31),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(31));

\R_EX_MEM|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(31),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(31));

\R_MEM_WB|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(31),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(31));

\B_REG|registrador_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_1_bypass\(42));

\B_REG|registrador~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[31]~31_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~103_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

\B_REG|saidaB[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[31]~31_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(42) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( 
-- \M_DD_ESCR|saida_MUX[31]~31_combout\ ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( 
-- !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~103_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[31]~31_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(42),
	datac => \B_REG|ALT_INV_registrador~103_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[31]~31_combout\);

\REG_ID_EX|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[31]~31_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(95));

\R_EX_MEM|DOUT[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(95),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(127));

\RAM|memRAM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~70_q\);

\RAM|memRAM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~582_q\);

\RAM|memRAM~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1094_q\);

\RAM|memRAM~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1606_q\);

\RAM|memRAM~2738\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2738_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1606_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1094_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~582_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~70_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~70_q\,
	datab => \RAM|ALT_INV_memRAM~582_q\,
	datac => \RAM|ALT_INV_memRAM~1094_q\,
	datad => \RAM|ALT_INV_memRAM~1606_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2738_combout\);

\RAM|memRAM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~198_q\);

\RAM|memRAM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~710_q\);

\RAM|memRAM~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1222_q\);

\RAM|memRAM~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1734_q\);

\RAM|memRAM~2739\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2739_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1734_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1222_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~710_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~198_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~198_q\,
	datab => \RAM|ALT_INV_memRAM~710_q\,
	datac => \RAM|ALT_INV_memRAM~1222_q\,
	datad => \RAM|ALT_INV_memRAM~1734_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2739_combout\);

\RAM|memRAM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~326_q\);

\RAM|memRAM~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~838_q\);

\RAM|memRAM~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1350_q\);

\RAM|memRAM~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1862_q\);

\RAM|memRAM~2740\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2740_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1862_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1350_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~838_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~326_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~326_q\,
	datab => \RAM|ALT_INV_memRAM~838_q\,
	datac => \RAM|ALT_INV_memRAM~1350_q\,
	datad => \RAM|ALT_INV_memRAM~1862_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2740_combout\);

\RAM|memRAM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~454_q\);

\RAM|memRAM~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~966_q\);

\RAM|memRAM~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1478_q\);

\RAM|memRAM~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1990_q\);

\RAM|memRAM~2741\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2741_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1990_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1478_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~966_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~454_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~454_q\,
	datab => \RAM|ALT_INV_memRAM~966_q\,
	datac => \RAM|ALT_INV_memRAM~1478_q\,
	datad => \RAM|ALT_INV_memRAM~1990_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2741_combout\);

\RAM|memRAM~2742\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2742_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2741_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2740_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2739_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2738_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2738_combout\,
	datab => \RAM|ALT_INV_memRAM~2739_combout\,
	datac => \RAM|ALT_INV_memRAM~2740_combout\,
	datad => \RAM|ALT_INV_memRAM~2741_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2742_combout\);

\RAM|memRAM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~102_q\);

\RAM|memRAM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~614_q\);

\RAM|memRAM~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1126_q\);

\RAM|memRAM~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1638_q\);

\RAM|memRAM~2743\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2743_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1638_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1126_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~614_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~102_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~102_q\,
	datab => \RAM|ALT_INV_memRAM~614_q\,
	datac => \RAM|ALT_INV_memRAM~1126_q\,
	datad => \RAM|ALT_INV_memRAM~1638_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2743_combout\);

\RAM|memRAM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~230_q\);

\RAM|memRAM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~742_q\);

\RAM|memRAM~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1254_q\);

\RAM|memRAM~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1766_q\);

\RAM|memRAM~2744\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2744_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1766_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1254_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~742_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~230_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~230_q\,
	datab => \RAM|ALT_INV_memRAM~742_q\,
	datac => \RAM|ALT_INV_memRAM~1254_q\,
	datad => \RAM|ALT_INV_memRAM~1766_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2744_combout\);

\RAM|memRAM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~358_q\);

\RAM|memRAM~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~870_q\);

\RAM|memRAM~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1382_q\);

\RAM|memRAM~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1894_q\);

\RAM|memRAM~2745\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2745_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1894_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1382_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~870_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~358_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~358_q\,
	datab => \RAM|ALT_INV_memRAM~870_q\,
	datac => \RAM|ALT_INV_memRAM~1382_q\,
	datad => \RAM|ALT_INV_memRAM~1894_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2745_combout\);

\RAM|memRAM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~486_q\);

\RAM|memRAM~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~998_q\);

\RAM|memRAM~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1510_q\);

\RAM|memRAM~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2022_q\);

\RAM|memRAM~2746\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2746_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2022_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1510_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~998_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~486_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~486_q\,
	datab => \RAM|ALT_INV_memRAM~998_q\,
	datac => \RAM|ALT_INV_memRAM~1510_q\,
	datad => \RAM|ALT_INV_memRAM~2022_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2746_combout\);

\RAM|memRAM~2747\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2747_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2746_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2745_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2744_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2743_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2743_combout\,
	datab => \RAM|ALT_INV_memRAM~2744_combout\,
	datac => \RAM|ALT_INV_memRAM~2745_combout\,
	datad => \RAM|ALT_INV_memRAM~2746_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2747_combout\);

\RAM|memRAM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~134_q\);

\RAM|memRAM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~646_q\);

\RAM|memRAM~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1158_q\);

\RAM|memRAM~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1670_q\);

\RAM|memRAM~2748\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2748_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1670_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1158_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~646_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~134_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~134_q\,
	datab => \RAM|ALT_INV_memRAM~646_q\,
	datac => \RAM|ALT_INV_memRAM~1158_q\,
	datad => \RAM|ALT_INV_memRAM~1670_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2748_combout\);

\RAM|memRAM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~262_q\);

\RAM|memRAM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~774_q\);

\RAM|memRAM~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1286_q\);

\RAM|memRAM~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1798_q\);

\RAM|memRAM~2749\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2749_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1798_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1286_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~774_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~262_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~262_q\,
	datab => \RAM|ALT_INV_memRAM~774_q\,
	datac => \RAM|ALT_INV_memRAM~1286_q\,
	datad => \RAM|ALT_INV_memRAM~1798_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2749_combout\);

\RAM|memRAM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~390_q\);

\RAM|memRAM~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~902_q\);

\RAM|memRAM~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1414_q\);

\RAM|memRAM~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1926_q\);

\RAM|memRAM~2750\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2750_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1926_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1414_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~902_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~390_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~390_q\,
	datab => \RAM|ALT_INV_memRAM~902_q\,
	datac => \RAM|ALT_INV_memRAM~1414_q\,
	datad => \RAM|ALT_INV_memRAM~1926_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2750_combout\);

\RAM|memRAM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~518_q\);

\RAM|memRAM~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1030_q\);

\RAM|memRAM~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1542_q\);

\RAM|memRAM~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2054_q\);

\RAM|memRAM~2751\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2751_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2054_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1542_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1030_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~518_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~518_q\,
	datab => \RAM|ALT_INV_memRAM~1030_q\,
	datac => \RAM|ALT_INV_memRAM~1542_q\,
	datad => \RAM|ALT_INV_memRAM~2054_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2751_combout\);

\RAM|memRAM~2752\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2752_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2751_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2750_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2749_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2748_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2748_combout\,
	datab => \RAM|ALT_INV_memRAM~2749_combout\,
	datac => \RAM|ALT_INV_memRAM~2750_combout\,
	datad => \RAM|ALT_INV_memRAM~2751_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2752_combout\);

\RAM|memRAM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~166_q\);

\RAM|memRAM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~294_q\);

\RAM|memRAM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~422_q\);

\RAM|memRAM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~550_q\);

\RAM|memRAM~2753\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2753_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~550_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~422_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~294_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~166_q\,
	datab => \RAM|ALT_INV_memRAM~294_q\,
	datac => \RAM|ALT_INV_memRAM~422_q\,
	datad => \RAM|ALT_INV_memRAM~550_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2753_combout\);

\RAM|memRAM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~678_q\);

\RAM|memRAM~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~806_q\);

\RAM|memRAM~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~934_q\);

\RAM|memRAM~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1062_q\);

\RAM|memRAM~2754\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2754_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1062_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~934_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~806_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~678_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~678_q\,
	datab => \RAM|ALT_INV_memRAM~806_q\,
	datac => \RAM|ALT_INV_memRAM~934_q\,
	datad => \RAM|ALT_INV_memRAM~1062_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2754_combout\);

\RAM|memRAM~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1190_q\);

\RAM|memRAM~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1318_q\);

\RAM|memRAM~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1446_q\);

\RAM|memRAM~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1574_q\);

\RAM|memRAM~2755\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2755_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1574_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1446_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1318_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1190_q\,
	datab => \RAM|ALT_INV_memRAM~1318_q\,
	datac => \RAM|ALT_INV_memRAM~1446_q\,
	datad => \RAM|ALT_INV_memRAM~1574_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2755_combout\);

\RAM|memRAM~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1702_q\);

\RAM|memRAM~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1830_q\);

\RAM|memRAM~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1958_q\);

\RAM|memRAM~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(127),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2086_q\);

\RAM|memRAM~2756\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2756_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2086_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1958_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1830_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1702_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1702_q\,
	datab => \RAM|ALT_INV_memRAM~1830_q\,
	datac => \RAM|ALT_INV_memRAM~1958_q\,
	datad => \RAM|ALT_INV_memRAM~2086_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2756_combout\);

\RAM|memRAM~2757\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2757_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2756_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2755_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2754_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2753_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2753_combout\,
	datab => \RAM|ALT_INV_memRAM~2754_combout\,
	datac => \RAM|ALT_INV_memRAM~2755_combout\,
	datad => \RAM|ALT_INV_memRAM~2756_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2757_combout\);

\RAM|memRAM~2758\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2758_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2757_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2752_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2747_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2742_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2742_combout\,
	datab => \RAM|ALT_INV_memRAM~2747_combout\,
	datac => \RAM|ALT_INV_memRAM~2752_combout\,
	datad => \RAM|ALT_INV_memRAM~2757_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2758_combout\);

\R_MEM_WB|DOUT[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2758_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(127));

\ULA|bit31|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(95))) # (\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(112))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101101100001110010110110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(167),
	datab => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datac => \REG_ID_EX|ALT_INV_DOUT\(95),
	datad => \REG_ID_EX|ALT_INV_DOUT\(112),
	combout => \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit30|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|cout~1_combout\ = ( \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit30|cout~0_combout\ & ( ((!\ULA|bit27|cout~combout\ & (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit27|cout~combout\ 
-- & ((\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\)))) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\) ) ) ) # ( !\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit30|cout~0_combout\ & ( 
-- (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit27|cout~combout\ & (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit28|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit27|cout~combout\ & ((\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\) # 
-- (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit27|ALT_INV_cout~combout\,
	datab => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit30|ALT_INV_cout~0_combout\,
	combout => \ULA|bit30|cout~1_combout\);

\ULA|bit30|cout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit30|cout~2_combout\ = (\ULA|bit30|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit30|MUX_INV_B|saida_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit30|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit30|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit30|cout~2_combout\);

\ULA|bit31|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit30|cout~2_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)) # 
-- (\ULAcntrl|saida[0]~2_combout\ & ((\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit30|cout~2_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & 
-- (\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & ((\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\))) ) ) ) # ( \ULA|bit30|cout~2_combout\ & 
-- ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ $ (\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\))) ) ) ) # ( !\ULA|bit30|cout~2_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ $ (!\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\ $ (\ULA|bit30|cout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010100000101000001000010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit31|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit30|ALT_INV_cout~1_combout\,
	datae => \ULA|bit30|ALT_INV_cout~2_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit31|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(159));

\R_MEM_WB|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(159),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(95));

\M_DD_ESCR|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[31]~31_combout\ = ( \R_MEM_WB|DOUT\(127) & ( \R_MEM_WB|DOUT\(95) & ( (!\R_MEM_WB|DOUT\(134)) # ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(31))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(127) & ( 
-- \R_MEM_WB|DOUT\(95) & ( (!\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(31))))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( \R_MEM_WB|DOUT\(127) & ( !\R_MEM_WB|DOUT\(95) & ( 
-- (!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(134) & (\R_MEM_WB|DOUT\(31)))) # (\R_MEM_WB|DOUT\(133) & ((!\R_MEM_WB|DOUT\(134)) # ((\R_MEM_WB|DOUT\(63))))) ) ) ) # ( !\R_MEM_WB|DOUT\(127) & ( !\R_MEM_WB|DOUT\(95) & ( (\R_MEM_WB|DOUT\(134) & 
-- ((!\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(31))) # (\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(63)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(133),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(31),
	datad => \R_MEM_WB|ALT_INV_DOUT\(63),
	datae => \R_MEM_WB|ALT_INV_DOUT\(127),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(95),
	combout => \M_DD_ESCR|saida_MUX[31]~31_combout\);

\B_REG|registrador_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(42));

\B_REG|registrador_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

\B_REG|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[31]~31_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~70_q\);

\B_REG|saidaA[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[31]~34_combout\ = ( !\B_REG|saidaA[18]~1_combout\ & ( ((!\B_REG|Equal5~1_combout\ & (!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador~70_q\))) # (\B_REG|Equal5~1_combout\ & (((\M_DD_ESCR|saida_MUX[31]~31_combout\))))) ) ) # ( 
-- \B_REG|saidaA[18]~1_combout\ & ( (!\B_REG|Equal5~1_combout\ & ((!\B_REG|saidaA[18]~0_combout\ & (\B_REG|registrador_rtl_0_bypass\(42))) # (\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\)))))) # 
-- (\B_REG|Equal5~1_combout\ & ((((\M_DD_ESCR|saida_MUX[31]~31_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001110000000000001100111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_registrador_rtl_0_bypass\(42),
	datab => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datad => \B_REG|ALT_INV_Equal5~1_combout\,
	datae => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	dataf => \M_DD_ESCR|ALT_INV_saida_MUX[31]~31_combout\,
	datag => \B_REG|ALT_INV_registrador~70_q\,
	combout => \B_REG|saidaA[31]~34_combout\);

\REG_ID_EX|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[31]~34_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(63));

\ULA|bit31|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(63))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(63),
	combout => \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit29|MUX_RESULT|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit29|MUX_RESULT|Equal1~0_combout\ = ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & 
-- (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) ) # ( \ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[2]~4_combout\ & ( 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[3]~5_combout\ & ( (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[5]~0_combout\ & (!\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[1]~1_combout\ & (\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[0]~2_combout\ & 
-- !\ULAcntrl|MUX_OPCODE_FUNCT|saida_MUX[4]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[5]~0_combout\,
	datab => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[0]~2_combout\,
	datad => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[4]~3_combout\,
	datae => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[2]~4_combout\,
	dataf => \ULAcntrl|MUX_OPCODE_FUNCT|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \ULA|bit29|MUX_RESULT|Equal1~0_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ = ( \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ & ( \ULAcntrl|saida[2]~1_combout\ & ( (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & ((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & 
-- ((!\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & (!\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ & ( \ULAcntrl|saida[2]~1_combout\ & ( 
-- (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & ((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ((\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & (!\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)))) # 
-- (\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & (((!\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ & ( !\ULAcntrl|saida[2]~1_combout\ & ( (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & 
-- ((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ((\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & (!\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit00|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULAcntrl|saida[2]~1_combout\ & ( (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & ((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ((!\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\))) # (\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & 
-- (!\ULA|bit31|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & (((!\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100100000001000001010100001110101101010001010100000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit29|MUX_RESULT|ALT_INV_Equal1~0_combout\,
	datab => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	datac => \ULA|bit31|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit00|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit00|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~3_combout\ = ( \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ & ( (\ULA|bit30|cout~0_combout\ & ((!\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ & 
-- (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ & ((\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\))))) ) ) ) # ( 
-- !\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ ) ) # ( !\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\ & ( !\ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ & ( (\ULA|bit30|cout~0_combout\ & 
-- ((!\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ & (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit29|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit28|MUX_INV_B|saida_MUX~0_combout\ & ((\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\) # 
-- (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000000000011111111111111110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit28|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit30|ALT_INV_cout~0_combout\,
	datae => \ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~3_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\ = ( \ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit30|cout~2_combout\ & (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & (\ULA|bit06|MUX_RESULT|Equal0~0_combout\ & 
-- \ULA|bit31|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit00|MUX_RESULT|saida_MUX~2_combout\ & ( (!\ULA|bit30|cout~2_combout\) # (((!\ULA|bit06|MUX_RESULT|Equal0~0_combout\) # (\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\)) # 
-- (\ULA|bit29|MUX_RESULT|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111000000000000100011111011111111110000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit30|ALT_INV_cout~2_combout\,
	datab => \ULA|bit29|MUX_RESULT|ALT_INV_Equal1~0_combout\,
	datac => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	datad => \ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~5_combout\ = ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~3_combout\ & ( (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & ((!\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\) # 
-- ((\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\)))) ) ) ) # ( \ULA|bit06|MUX_RESULT|Equal0~0_combout\ & ( !\ULA|bit00|MUX_RESULT|saida_MUX~3_combout\ & ( (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & 
-- (!\ULA|bit29|MUX_RESULT|Equal1~0_combout\ & ((\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010000000000000000000000001011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit29|MUX_RESULT|ALT_INV_Equal1~0_combout\,
	datae => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	dataf => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~5_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ = ( \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~5_combout\ & ( (!\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & ((!\ULA|bit29|MUX_INV_A|saida_MUX~0_combout\) # 
-- ((!\ULA|bit29|MUX_INV_B|saida_MUX~0_combout\)))) # (\ULA|bit28|MUX_INV_A|saida_MUX~0_combout\ & (((!\ULA|bit00|MUX_RESULT|saida_MUX~3_combout\)))) ) ) ) # ( \ULA|bit00|MUX_RESULT|saida_MUX~4_combout\ & ( !\ULA|bit00|MUX_RESULT|saida_MUX~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit28|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit29|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit29|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~3_combout\,
	datae => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~4_combout\,
	dataf => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~5_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ = (\ULA|bit30|cout~0_combout\ & (\ULA|bit00|MUX_RESULT|saida_MUX~5_combout\ & ((!\ULA|bit31|MUX_INV_A|saida_MUX~0_combout\) # (\ULA|bit00|MUX_RESULT|saida_MUX~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101000000000100010100000000010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit30|ALT_INV_cout~0_combout\,
	datab => \ULA|bit31|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~2_combout\,
	datad => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~5_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\);

\ULA|bit00|MUX_RESULT|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\ = ( \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ & ( (!\ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit27|cout~combout\)) # 
-- (\ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ & (((\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\)))) ) ) ) # ( !\ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ & ( \ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ & ( 
-- (\ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ & (\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\)) ) ) ) # ( \ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ & ( !\ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ & ( 
-- (!\ULA|bit00|MUX_RESULT|saida_MUX~0_combout\) # ((\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\)) ) ) ) # ( !\ULA|bit00|MUX_RESULT|saida_MUX~6_combout\ & ( !\ULA|bit00|MUX_RESULT|saida_MUX~7_combout\ & ( 
-- (\ULA|bit00|MUX_RESULT|saida_MUX~0_combout\ & (\ULA|bit00|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit00|MUX_INV_B|saida_MUX~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101101010101010111100000000000001011000100010001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit27|ALT_INV_cout~combout\,
	datac => \ULA|bit00|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit00|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~6_combout\,
	dataf => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~7_combout\,
	combout => \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\);

\ULA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ULA|bit01|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit02|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit03|MUX_RESULT|saida_MUX~0_combout\ & !\ULA|bit04|MUX_RESULT|saida_MUX~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit01|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit02|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit03|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	combout => \ULA|Equal0~0_combout\);

\ULA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~1_combout\ = (!\ULA|bit05|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit06|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit07|MUX_RESULT|saida_MUX~1_combout\ & \ULA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit05|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit06|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA|ALT_INV_Equal0~0_combout\,
	combout => \ULA|Equal0~1_combout\);

\ULA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = ( \ULA|Equal0~1_combout\ & ( (!\ULA|bit08|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit09|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit10|MUX_RESULT|saida_MUX~0_combout\ & !\ULA|bit11|MUX_RESULT|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit08|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit09|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit11|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|ALT_INV_Equal0~1_combout\,
	combout => \ULA|Equal0~2_combout\);

\ULA|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (!\ULA|bit12|MUX_RESULT|saida_MUX~1_combout\ & (!\ULA|bit13|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit14|MUX_RESULT|saida_MUX~0_combout\ & \ULA|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit14|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|ALT_INV_Equal0~2_combout\,
	combout => \ULA|Equal0~3_combout\);

\ULA|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (!\ULA|bit15|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit16|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit17|MUX_RESULT|saida_MUX~1_combout\ & \ULA|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit16|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA|ALT_INV_Equal0~3_combout\,
	combout => \ULA|Equal0~4_combout\);

\ULA|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = ( \ULA|Equal0~4_combout\ & ( (!\ULA|bit18|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit19|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit20|MUX_RESULT|saida_MUX~0_combout\ & !\ULA|bit21|MUX_RESULT|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit19|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit21|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|ALT_INV_Equal0~4_combout\,
	combout => \ULA|Equal0~5_combout\);

\ULA|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~6_combout\ = (!\ULA|bit22|MUX_RESULT|saida_MUX~1_combout\ & (!\ULA|bit23|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit24|MUX_RESULT|saida_MUX~0_combout\ & \ULA|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit24|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|ALT_INV_Equal0~5_combout\,
	combout => \ULA|Equal0~6_combout\);

\ULA|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~7_combout\ = (!\ULA|bit25|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit26|MUX_RESULT|saida_MUX~0_combout\ & (!\ULA|bit27|MUX_RESULT|saida_MUX~1_combout\ & \ULA|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \ULA|bit26|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \ULA|ALT_INV_Equal0~6_combout\,
	combout => \ULA|Equal0~7_combout\);

\ULA|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~8_combout\ = ( !\ULA|bit30|MUX_RESULT|saida_MUX~0_combout\ & ( \ULA|Equal0~7_combout\ & ( (!\ULA|bit28|MUX_RESULT|saida_MUX~0_combout\ & ((!\ULA|bit29|cout~combout\ $ (\ULA|bit30|cout~0_combout\)) # (\ULA|bit06|MUX_RESULT|Equal0~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010011111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit29|ALT_INV_cout~combout\,
	datab => \ULA|bit30|ALT_INV_cout~0_combout\,
	datac => \ULA|bit06|MUX_RESULT|ALT_INV_Equal0~0_combout\,
	datad => \ULA|bit28|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|ALT_INV_Equal0~7_combout\,
	combout => \ULA|Equal0~8_combout\);

\M_BEQ|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_BEQ|saida_MUX~0_combout\ = ( \ULA|Equal0~8_combout\ & ( !\REG_ID_EX|DOUT\(163) $ ((((\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\) # (\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\)) # (\ULA|bit00|MUX_RESULT|saida_MUX~1_combout\))) ) ) # ( 
-- !\ULA|Equal0~8_combout\ & ( \REG_ID_EX|DOUT\(163) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111100000000111111100000000111111111000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datac => \ULA|bit31|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(163),
	datae => \ULA|ALT_INV_Equal0~8_combout\,
	combout => \M_BEQ|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[170]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \R_EX_MEM|DOUT[170]~0_combout\ = !\M_BEQ|saida_MUX~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_BEQ|ALT_INV_saida_MUX~0_combout\,
	combout => \R_EX_MEM|DOUT[170]~0_combout\);

\R_EX_MEM|DOUT[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT[170]~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(170));

\PC|DOUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[0]~1_combout\ = ( \R_EX_MEM|DOUT\(172) & ( \R_EX_MEM|DOUT\(171) & ( (((\UNI_CTRL|Equal1~0_combout\ & \UNI_CTRL|pControle[13]~0_combout\)) # (\R_EX_MEM|DOUT\(170))) # (\UNI_CTRL|Equal3~0_combout\) ) ) ) # ( !\R_EX_MEM|DOUT\(172) & ( 
-- \R_EX_MEM|DOUT\(171) & ( (((\UNI_CTRL|Equal1~0_combout\ & \UNI_CTRL|pControle[13]~0_combout\)) # (\R_EX_MEM|DOUT\(170))) # (\UNI_CTRL|Equal3~0_combout\) ) ) ) # ( \R_EX_MEM|DOUT\(172) & ( !\R_EX_MEM|DOUT\(171) & ( (((\UNI_CTRL|Equal1~0_combout\ & 
-- \UNI_CTRL|pControle[13]~0_combout\)) # (\R_EX_MEM|DOUT\(170))) # (\UNI_CTRL|Equal3~0_combout\) ) ) ) # ( !\R_EX_MEM|DOUT\(172) & ( !\R_EX_MEM|DOUT\(171) & ( ((\UNI_CTRL|Equal1~0_combout\ & \UNI_CTRL|pControle[13]~0_combout\)) # 
-- (\UNI_CTRL|Equal3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101111111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UNI_CTRL|ALT_INV_Equal1~0_combout\,
	datab => \UNI_CTRL|ALT_INV_Equal3~0_combout\,
	datac => \UNI_CTRL|ALT_INV_pControle[13]~0_combout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(170),
	datae => \R_EX_MEM|ALT_INV_DOUT\(172),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(171),
	combout => \PC|DOUT[0]~1_combout\);

\PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[1]~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	ena => \PC|DOUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(1));

\REG_IF_ID|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \PC|DOUT\(1),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(1));

\REG_ID_EX|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(1),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(1));

\R_EX_MEM|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(1),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(65));

\R_MEM_WB|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(65),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(1));

\M_DD_ESCR|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[1]~1_combout\ = ( \R_MEM_WB|DOUT\(1) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(65)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(97))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(1) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(65)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(97))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(97),
	datad => \R_MEM_WB|ALT_INV_DOUT\(65),
	datae => \R_MEM_WB|ALT_INV_DOUT\(1),
	combout => \M_DD_ESCR|saida_MUX[1]~1_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\B_REG|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[1]~1_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~40_q\);

\B_REG|registrador_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(12));

\B_REG|saidaA[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[1]~4_combout\ = ( \B_REG|registrador_rtl_0_bypass\(12) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~40_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(12) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~40_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~40_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(12),
	combout => \B_REG|saidaA[1]~4_combout\);

\B_REG|saidaA[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[1]~5_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[1]~4_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[1]~4_combout\,
	combout => \B_REG|saidaA[1]~5_combout\);

\REG_ID_EX|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[1]~5_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(33));

\ULA|bit01|MUX_INV_A|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ = !\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(33))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \REG_ID_EX|ALT_INV_DOUT\(33),
	combout => \ULA|bit01|MUX_INV_A|saida_MUX~0_combout\);

\ULA|bit02|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit02|cout~combout\ = ( \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ & ( ((!\ULA|bit00|cout~0_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit00|cout~0_combout\ & 
-- ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\)))) # (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\) ) ) # ( !\ULA|bit02|MUX_INV_B|saida_MUX~0_combout\ & ( (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ & 
-- ((!\ULA|bit00|cout~0_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit00|cout~0_combout\ & ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000101111111111100000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|ALT_INV_cout~0_combout\,
	datab => \ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit02|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit02|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit02|cout~combout\);

\ULA|bit03|MUX_INV_B|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ = !\ULAcntrl|saida[2]~1_combout\ $ (((!\REG_ID_EX|DOUT\(167) & ((!\REG_ID_EX|DOUT\(67)))) # (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(183)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(183),
	datab => \REG_ID_EX|ALT_INV_DOUT\(167),
	datac => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(67),
	combout => \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\);

\ULA|bit03|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(35))) # (\ULAcntrl|saida[0]~2_combout\) ) ) ) # ( 
-- !\ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ & ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\REG_ID_EX|DOUT\(35)))) ) ) ) # ( \ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\ULA|bit02|cout~combout\ $ (!\REG_ID_EX|DOUT\(35))))) ) ) ) # ( !\ULA|bit03|MUX_INV_B|saida_MUX~0_combout\ & ( 
-- !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULAcntrl|saida[3]~0_combout\ $ (!\ULA|bit02|cout~combout\ $ (\REG_ID_EX|DOUT\(35))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100100001000100100000010001001000100111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datab => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datac => \ULA|bit02|ALT_INV_cout~combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(35),
	datae => \ULA|bit03|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	dataf => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit03|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(131));

\RAM|memRAM~2761\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2761_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2761_combout\);

\RAM|memRAM~2762\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2762_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2761_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2761_combout\,
	combout => \RAM|memRAM~2762_combout\);

\RAM|memRAM~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~71_q\);

\RAM|memRAM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~103_q\);

\RAM|memRAM~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~135_q\);

\RAM|memRAM~2087\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2087_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~135_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~103_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~71_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~39_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~39_q\,
	datab => \RAM|ALT_INV_memRAM~71_q\,
	datac => \RAM|ALT_INV_memRAM~103_q\,
	datad => \RAM|ALT_INV_memRAM~135_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2087_combout\);

\RAM|memRAM~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~167_q\);

\RAM|memRAM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~199_q\);

\RAM|memRAM~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~231_q\);

\RAM|memRAM~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~263_q\);

\RAM|memRAM~2088\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2088_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~263_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~231_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~199_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~167_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~167_q\,
	datab => \RAM|ALT_INV_memRAM~199_q\,
	datac => \RAM|ALT_INV_memRAM~231_q\,
	datad => \RAM|ALT_INV_memRAM~263_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2088_combout\);

\RAM|memRAM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~295_q\);

\RAM|memRAM~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~327_q\);

\RAM|memRAM~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~359_q\);

\RAM|memRAM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~391_q\);

\RAM|memRAM~2089\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2089_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~391_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~359_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~327_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~295_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~295_q\,
	datab => \RAM|ALT_INV_memRAM~327_q\,
	datac => \RAM|ALT_INV_memRAM~359_q\,
	datad => \RAM|ALT_INV_memRAM~391_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2089_combout\);

\RAM|memRAM~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~423_q\);

\RAM|memRAM~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~455_q\);

\RAM|memRAM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~487_q\);

\RAM|memRAM~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~519_q\);

\RAM|memRAM~2090\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2090_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~519_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~487_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~455_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~423_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~423_q\,
	datab => \RAM|ALT_INV_memRAM~455_q\,
	datac => \RAM|ALT_INV_memRAM~487_q\,
	datad => \RAM|ALT_INV_memRAM~519_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2090_combout\);

\RAM|memRAM~2091\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2091_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2090_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2089_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2088_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2087_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2087_combout\,
	datab => \RAM|ALT_INV_memRAM~2088_combout\,
	datac => \RAM|ALT_INV_memRAM~2089_combout\,
	datad => \RAM|ALT_INV_memRAM~2090_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2091_combout\);

\RAM|memRAM~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~551_q\);

\RAM|memRAM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~583_q\);

\RAM|memRAM~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~615_q\);

\RAM|memRAM~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~647_q\);

\RAM|memRAM~2092\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2092_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~647_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~615_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~583_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~551_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~551_q\,
	datab => \RAM|ALT_INV_memRAM~583_q\,
	datac => \RAM|ALT_INV_memRAM~615_q\,
	datad => \RAM|ALT_INV_memRAM~647_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2092_combout\);

\RAM|memRAM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~679_q\);

\RAM|memRAM~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~711_q\);

\RAM|memRAM~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~743_q\);

\RAM|memRAM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~775_q\);

\RAM|memRAM~2093\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2093_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~775_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~743_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~711_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~679_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~679_q\,
	datab => \RAM|ALT_INV_memRAM~711_q\,
	datac => \RAM|ALT_INV_memRAM~743_q\,
	datad => \RAM|ALT_INV_memRAM~775_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2093_combout\);

\RAM|memRAM~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~807_q\);

\RAM|memRAM~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~839_q\);

\RAM|memRAM~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~871_q\);

\RAM|memRAM~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~903_q\);

\RAM|memRAM~2094\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2094_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~903_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~871_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~839_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~807_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~807_q\,
	datab => \RAM|ALT_INV_memRAM~839_q\,
	datac => \RAM|ALT_INV_memRAM~871_q\,
	datad => \RAM|ALT_INV_memRAM~903_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2094_combout\);

\RAM|memRAM~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~935_q\);

\RAM|memRAM~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~967_q\);

\RAM|memRAM~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~999_q\);

\RAM|memRAM~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1031_q\);

\RAM|memRAM~2095\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2095_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1031_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~999_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~967_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~935_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~935_q\,
	datab => \RAM|ALT_INV_memRAM~967_q\,
	datac => \RAM|ALT_INV_memRAM~999_q\,
	datad => \RAM|ALT_INV_memRAM~1031_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2095_combout\);

\RAM|memRAM~2096\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2096_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2095_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2094_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2093_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2092_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2092_combout\,
	datab => \RAM|ALT_INV_memRAM~2093_combout\,
	datac => \RAM|ALT_INV_memRAM~2094_combout\,
	datad => \RAM|ALT_INV_memRAM~2095_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2096_combout\);

\RAM|memRAM~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1063_q\);

\RAM|memRAM~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1191_q\);

\RAM|memRAM~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1319_q\);

\RAM|memRAM~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1447_q\);

\RAM|memRAM~2097\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2097_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1447_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1319_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1191_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1063_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1063_q\,
	datab => \RAM|ALT_INV_memRAM~1191_q\,
	datac => \RAM|ALT_INV_memRAM~1319_q\,
	datad => \RAM|ALT_INV_memRAM~1447_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2097_combout\);

\RAM|memRAM~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1095_q\);

\RAM|memRAM~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1223_q\);

\RAM|memRAM~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1351_q\);

\RAM|memRAM~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1479_q\);

\RAM|memRAM~2098\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2098_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1479_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1351_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1223_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1095_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1095_q\,
	datab => \RAM|ALT_INV_memRAM~1223_q\,
	datac => \RAM|ALT_INV_memRAM~1351_q\,
	datad => \RAM|ALT_INV_memRAM~1479_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2098_combout\);

\RAM|memRAM~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1127_q\);

\RAM|memRAM~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1255_q\);

\RAM|memRAM~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1383_q\);

\RAM|memRAM~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1511_q\);

\RAM|memRAM~2099\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2099_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1511_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1383_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1255_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1127_q\,
	datab => \RAM|ALT_INV_memRAM~1255_q\,
	datac => \RAM|ALT_INV_memRAM~1383_q\,
	datad => \RAM|ALT_INV_memRAM~1511_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2099_combout\);

\RAM|memRAM~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1159_q\);

\RAM|memRAM~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1287_q\);

\RAM|memRAM~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1415_q\);

\RAM|memRAM~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1543_q\);

\RAM|memRAM~2100\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2100_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1543_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1415_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1287_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1159_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1159_q\,
	datab => \RAM|ALT_INV_memRAM~1287_q\,
	datac => \RAM|ALT_INV_memRAM~1415_q\,
	datad => \RAM|ALT_INV_memRAM~1543_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2100_combout\);

\RAM|memRAM~2101\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2101_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2100_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2099_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2098_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2097_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2097_combout\,
	datab => \RAM|ALT_INV_memRAM~2098_combout\,
	datac => \RAM|ALT_INV_memRAM~2099_combout\,
	datad => \RAM|ALT_INV_memRAM~2100_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2101_combout\);

\RAM|memRAM~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1575_q\);

\RAM|memRAM~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1607_q\);

\RAM|memRAM~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1639_q\);

\RAM|memRAM~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1671_q\);

\RAM|memRAM~2102\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2102_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1671_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1639_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1607_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1575_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1575_q\,
	datab => \RAM|ALT_INV_memRAM~1607_q\,
	datac => \RAM|ALT_INV_memRAM~1639_q\,
	datad => \RAM|ALT_INV_memRAM~1671_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2102_combout\);

\RAM|memRAM~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1703_q\);

\RAM|memRAM~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1735_q\);

\RAM|memRAM~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1767_q\);

\RAM|memRAM~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1799_q\);

\RAM|memRAM~2103\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2103_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1799_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1767_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1735_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1703_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1703_q\,
	datab => \RAM|ALT_INV_memRAM~1735_q\,
	datac => \RAM|ALT_INV_memRAM~1767_q\,
	datad => \RAM|ALT_INV_memRAM~1799_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2103_combout\);

\RAM|memRAM~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1831_q\);

\RAM|memRAM~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1863_q\);

\RAM|memRAM~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1895_q\);

\RAM|memRAM~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1927_q\);

\RAM|memRAM~2104\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2104_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1927_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1895_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1863_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1831_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1831_q\,
	datab => \RAM|ALT_INV_memRAM~1863_q\,
	datac => \RAM|ALT_INV_memRAM~1895_q\,
	datad => \RAM|ALT_INV_memRAM~1927_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2104_combout\);

\RAM|memRAM~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1959_q\);

\RAM|memRAM~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1991_q\);

\RAM|memRAM~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2023_q\);

\RAM|memRAM~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(96),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2055_q\);

\RAM|memRAM~2105\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2105_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2055_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2023_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1991_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1959_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1959_q\,
	datab => \RAM|ALT_INV_memRAM~1991_q\,
	datac => \RAM|ALT_INV_memRAM~2023_q\,
	datad => \RAM|ALT_INV_memRAM~2055_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2105_combout\);

\RAM|memRAM~2106\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2106_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2105_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2104_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2103_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2102_combout\,
	datab => \RAM|ALT_INV_memRAM~2103_combout\,
	datac => \RAM|ALT_INV_memRAM~2104_combout\,
	datad => \RAM|ALT_INV_memRAM~2105_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2106_combout\);

\RAM|memRAM~2107\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2107_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2106_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2101_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2096_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2091_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2091_combout\,
	datab => \RAM|ALT_INV_memRAM~2096_combout\,
	datac => \RAM|ALT_INV_memRAM~2101_combout\,
	datad => \RAM|ALT_INV_memRAM~2106_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2107_combout\);

\R_MEM_WB|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2107_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(96));

\R_EX_MEM|DOUT[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit00|MUX_RESULT|saida_MUX~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(128));

\R_MEM_WB|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(128),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(64));

\R_MEM_WB|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(64),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(0));

\M_DD_ESCR|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[0]~0_combout\ = ( \R_MEM_WB|DOUT\(0) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(64)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(96))))) # (\R_MEM_WB|DOUT\(134) & (((!\R_MEM_WB|DOUT\(133))))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(0) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(64)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(96))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000100110001000011010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(96),
	datab => \R_MEM_WB|ALT_INV_DOUT\(134),
	datac => \R_MEM_WB|ALT_INV_DOUT\(133),
	datad => \R_MEM_WB|ALT_INV_DOUT\(64),
	datae => \R_MEM_WB|ALT_INV_DOUT\(0),
	combout => \M_DD_ESCR|saida_MUX[0]~0_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\B_REG|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[0]~0_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~39_q\);

\B_REG|registrador_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(11));

\B_REG|saidaA[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[0]~2_combout\ = ( \B_REG|registrador_rtl_0_bypass\(11) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~39_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(11) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~39_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~39_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(11),
	combout => \B_REG|saidaA[0]~2_combout\);

\B_REG|saidaA[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[0]~3_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[0]~2_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[0]~2_combout\,
	combout => \B_REG|saidaA[0]~3_combout\);

\REG_ID_EX|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaA[0]~3_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(32));

\ULA|bit00|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit00|cout~0_combout\ = ( \REG_ID_EX|DOUT\(64) & ( \ULAcntrl|saida[2]~1_combout\ & ( (!\REG_ID_EX|DOUT\(180) & ((!\REG_ID_EX|DOUT\(32) $ (!\ULAcntrl|saida[3]~0_combout\)) # (\REG_ID_EX|DOUT\(167)))) # (\REG_ID_EX|DOUT\(180) & (!\REG_ID_EX|DOUT\(32) $ 
-- ((!\ULAcntrl|saida[3]~0_combout\)))) ) ) ) # ( !\REG_ID_EX|DOUT\(64) & ( \ULAcntrl|saida[2]~1_combout\ & ( (!\REG_ID_EX|DOUT\(180)) # ((!\REG_ID_EX|DOUT\(167)) # (!\REG_ID_EX|DOUT\(32) $ (!\ULAcntrl|saida[3]~0_combout\))) ) ) ) # ( \REG_ID_EX|DOUT\(64) & 
-- ( !\ULAcntrl|saida[2]~1_combout\ & ( (!\REG_ID_EX|DOUT\(180) & (!\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(32) $ (!\ULAcntrl|saida[3]~0_combout\)))) # (\REG_ID_EX|DOUT\(180) & (!\REG_ID_EX|DOUT\(32) $ ((!\ULAcntrl|saida[3]~0_combout\)))) ) ) ) # ( 
-- !\REG_ID_EX|DOUT\(64) & ( !\ULAcntrl|saida[2]~1_combout\ & ( (\REG_ID_EX|DOUT\(180) & (\REG_ID_EX|DOUT\(167) & (!\REG_ID_EX|DOUT\(32) $ (!\ULAcntrl|saida[3]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010010110100001001011111111110111100101101011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(32),
	datab => \REG_ID_EX|ALT_INV_DOUT\(180),
	datac => \ULAcntrl|ALT_INV_saida[3]~0_combout\,
	datad => \REG_ID_EX|ALT_INV_DOUT\(167),
	datae => \REG_ID_EX|ALT_INV_DOUT\(64),
	dataf => \ULAcntrl|ALT_INV_saida[2]~1_combout\,
	combout => \ULA|bit00|cout~0_combout\);

\ULA|bit01|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit01|cout~combout\ = (!\ULA|bit00|cout~0_combout\ & (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit01|MUX_INV_B|saida_MUX~0_combout\)) # (\ULA|bit00|cout~0_combout\ & ((\ULA|bit01|MUX_INV_B|saida_MUX~0_combout\) # 
-- (\ULA|bit01|MUX_INV_A|saida_MUX~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|ALT_INV_cout~0_combout\,
	datab => \ULA|bit01|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datac => \ULA|bit01|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit01|cout~combout\);

\ULA|bit02|MUX_RESULT|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\ = ( \ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ & \ULA|bit02|MUX_INV_B|saida_MUX~0_combout\)) # (\ULAcntrl|saida[0]~2_combout\ & 
-- ((\ULA|bit02|MUX_INV_B|saida_MUX~0_combout\) # (\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\))) ) ) # ( !\ULA|bit04|MUX_RESULT|saida_MUX~0_combout\ & ( (!\ULAcntrl|saida[0]~2_combout\ & (!\ULA|bit01|cout~combout\ $ (!\ULA|bit02|MUX_INV_A|saida_MUX~0_combout\ 
-- $ (\ULA|bit02|MUX_INV_B|saida_MUX~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010000001010101111100101000100000100000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULAcntrl|ALT_INV_saida[0]~2_combout\,
	datab => \ULA|bit01|ALT_INV_cout~combout\,
	datac => \ULA|bit02|MUX_INV_A|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|bit02|MUX_INV_B|ALT_INV_saida_MUX~0_combout\,
	datae => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	combout => \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\);

\R_EX_MEM|DOUT[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ULA|bit02|MUX_RESULT|saida_MUX~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(130));

\RAM|memRAM~2759\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2759_combout\ = ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( (!\R_EX_MEM|DOUT\(130) & (!\R_EX_MEM|DOUT\(131) & (!\R_EX_MEM|DOUT\(132) & !\R_EX_MEM|DOUT\(133)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(130),
	datab => \R_EX_MEM|ALT_INV_DOUT\(131),
	datac => \R_EX_MEM|ALT_INV_DOUT\(132),
	datad => \R_EX_MEM|ALT_INV_DOUT\(133),
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2759_combout\);

\RAM|memRAM~2760\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2760_combout\ = (\R_EX_MEM|DOUT\(169) & \RAM|memRAM~2759_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(169),
	datab => \RAM|ALT_INV_memRAM~2759_combout\,
	combout => \RAM|memRAM~2760_combout\);

\RAM|memRAM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~46_q\);

\RAM|memRAM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~558_q\);

\RAM|memRAM~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1070_q\);

\RAM|memRAM~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1582_q\);

\RAM|memRAM~2234\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2234_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1582_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1070_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~558_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~46_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~46_q\,
	datab => \RAM|ALT_INV_memRAM~558_q\,
	datac => \RAM|ALT_INV_memRAM~1070_q\,
	datad => \RAM|ALT_INV_memRAM~1582_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2234_combout\);

\RAM|memRAM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~174_q\);

\RAM|memRAM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~686_q\);

\RAM|memRAM~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1198_q\);

\RAM|memRAM~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1710_q\);

\RAM|memRAM~2235\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2235_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1710_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1198_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~686_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~174_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~174_q\,
	datab => \RAM|ALT_INV_memRAM~686_q\,
	datac => \RAM|ALT_INV_memRAM~1198_q\,
	datad => \RAM|ALT_INV_memRAM~1710_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2235_combout\);

\RAM|memRAM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~302_q\);

\RAM|memRAM~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~814_q\);

\RAM|memRAM~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1326_q\);

\RAM|memRAM~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1838_q\);

\RAM|memRAM~2236\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2236_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1838_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1326_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~814_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~302_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~302_q\,
	datab => \RAM|ALT_INV_memRAM~814_q\,
	datac => \RAM|ALT_INV_memRAM~1326_q\,
	datad => \RAM|ALT_INV_memRAM~1838_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2236_combout\);

\RAM|memRAM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~430_q\);

\RAM|memRAM~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~942_q\);

\RAM|memRAM~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1454_q\);

\RAM|memRAM~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1966_q\);

\RAM|memRAM~2237\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2237_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1966_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1454_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~942_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~430_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~430_q\,
	datab => \RAM|ALT_INV_memRAM~942_q\,
	datac => \RAM|ALT_INV_memRAM~1454_q\,
	datad => \RAM|ALT_INV_memRAM~1966_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2237_combout\);

\RAM|memRAM~2238\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2238_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2237_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2236_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2235_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2234_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2234_combout\,
	datab => \RAM|ALT_INV_memRAM~2235_combout\,
	datac => \RAM|ALT_INV_memRAM~2236_combout\,
	datad => \RAM|ALT_INV_memRAM~2237_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2238_combout\);

\RAM|memRAM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~78_q\);

\RAM|memRAM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~590_q\);

\RAM|memRAM~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1102_q\);

\RAM|memRAM~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1614_q\);

\RAM|memRAM~2239\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2239_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1614_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1102_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~590_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~78_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~78_q\,
	datab => \RAM|ALT_INV_memRAM~590_q\,
	datac => \RAM|ALT_INV_memRAM~1102_q\,
	datad => \RAM|ALT_INV_memRAM~1614_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2239_combout\);

\RAM|memRAM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~206_q\);

\RAM|memRAM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~718_q\);

\RAM|memRAM~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1230_q\);

\RAM|memRAM~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1742_q\);

\RAM|memRAM~2240\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2240_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1742_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1230_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~718_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~206_q\,
	datab => \RAM|ALT_INV_memRAM~718_q\,
	datac => \RAM|ALT_INV_memRAM~1230_q\,
	datad => \RAM|ALT_INV_memRAM~1742_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2240_combout\);

\RAM|memRAM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~334_q\);

\RAM|memRAM~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~846_q\);

\RAM|memRAM~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1358_q\);

\RAM|memRAM~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1870_q\);

\RAM|memRAM~2241\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2241_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1870_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1358_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~846_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~334_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~334_q\,
	datab => \RAM|ALT_INV_memRAM~846_q\,
	datac => \RAM|ALT_INV_memRAM~1358_q\,
	datad => \RAM|ALT_INV_memRAM~1870_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2241_combout\);

\RAM|memRAM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~462_q\);

\RAM|memRAM~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~974_q\);

\RAM|memRAM~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1486_q\);

\RAM|memRAM~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1998_q\);

\RAM|memRAM~2242\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2242_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1998_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1486_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~974_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~462_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~462_q\,
	datab => \RAM|ALT_INV_memRAM~974_q\,
	datac => \RAM|ALT_INV_memRAM~1486_q\,
	datad => \RAM|ALT_INV_memRAM~1998_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2242_combout\);

\RAM|memRAM~2243\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2243_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2242_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2241_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2240_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2239_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2239_combout\,
	datab => \RAM|ALT_INV_memRAM~2240_combout\,
	datac => \RAM|ALT_INV_memRAM~2241_combout\,
	datad => \RAM|ALT_INV_memRAM~2242_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2243_combout\);

\RAM|memRAM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~110_q\);

\RAM|memRAM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~622_q\);

\RAM|memRAM~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1134_q\);

\RAM|memRAM~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1646_q\);

\RAM|memRAM~2244\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2244_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1646_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1134_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~622_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~110_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~110_q\,
	datab => \RAM|ALT_INV_memRAM~622_q\,
	datac => \RAM|ALT_INV_memRAM~1134_q\,
	datad => \RAM|ALT_INV_memRAM~1646_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2244_combout\);

\RAM|memRAM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~238_q\);

\RAM|memRAM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~750_q\);

\RAM|memRAM~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1262_q\);

\RAM|memRAM~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1774_q\);

\RAM|memRAM~2245\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2245_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1774_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1262_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~750_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~238_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~238_q\,
	datab => \RAM|ALT_INV_memRAM~750_q\,
	datac => \RAM|ALT_INV_memRAM~1262_q\,
	datad => \RAM|ALT_INV_memRAM~1774_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2245_combout\);

\RAM|memRAM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~366_q\);

\RAM|memRAM~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~878_q\);

\RAM|memRAM~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1390_q\);

\RAM|memRAM~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1902_q\);

\RAM|memRAM~2246\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2246_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1902_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1390_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~878_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~366_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~366_q\,
	datab => \RAM|ALT_INV_memRAM~878_q\,
	datac => \RAM|ALT_INV_memRAM~1390_q\,
	datad => \RAM|ALT_INV_memRAM~1902_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2246_combout\);

\RAM|memRAM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~494_q\);

\RAM|memRAM~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1006_q\);

\RAM|memRAM~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1518_q\);

\RAM|memRAM~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2030_q\);

\RAM|memRAM~2247\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2247_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2030_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1518_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1006_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~494_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~494_q\,
	datab => \RAM|ALT_INV_memRAM~1006_q\,
	datac => \RAM|ALT_INV_memRAM~1518_q\,
	datad => \RAM|ALT_INV_memRAM~2030_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2247_combout\);

\RAM|memRAM~2248\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2248_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2247_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2246_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2245_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2244_combout\,
	datab => \RAM|ALT_INV_memRAM~2245_combout\,
	datac => \RAM|ALT_INV_memRAM~2246_combout\,
	datad => \RAM|ALT_INV_memRAM~2247_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2248_combout\);

\RAM|memRAM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~142_q\);

\RAM|memRAM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~270_q\);

\RAM|memRAM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~398_q\);

\RAM|memRAM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~526_q\);

\RAM|memRAM~2249\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2249_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~526_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~398_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~270_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~142_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~142_q\,
	datab => \RAM|ALT_INV_memRAM~270_q\,
	datac => \RAM|ALT_INV_memRAM~398_q\,
	datad => \RAM|ALT_INV_memRAM~526_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2249_combout\);

\RAM|memRAM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~654_q\);

\RAM|memRAM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~782_q\);

\RAM|memRAM~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~910_q\);

\RAM|memRAM~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1038_q\);

\RAM|memRAM~2250\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2250_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1038_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~910_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~782_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~654_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~654_q\,
	datab => \RAM|ALT_INV_memRAM~782_q\,
	datac => \RAM|ALT_INV_memRAM~910_q\,
	datad => \RAM|ALT_INV_memRAM~1038_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2250_combout\);

\RAM|memRAM~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1166_q\);

\RAM|memRAM~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1294_q\);

\RAM|memRAM~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1422_q\);

\RAM|memRAM~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1550_q\);

\RAM|memRAM~2251\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2251_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1550_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1422_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1294_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1166_q\,
	datab => \RAM|ALT_INV_memRAM~1294_q\,
	datac => \RAM|ALT_INV_memRAM~1422_q\,
	datad => \RAM|ALT_INV_memRAM~1550_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2251_combout\);

\RAM|memRAM~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1678_q\);

\RAM|memRAM~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1806_q\);

\RAM|memRAM~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1934_q\);

\RAM|memRAM~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(103),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2062_q\);

\RAM|memRAM~2252\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2252_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2062_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1934_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1806_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1678_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1678_q\,
	datab => \RAM|ALT_INV_memRAM~1806_q\,
	datac => \RAM|ALT_INV_memRAM~1934_q\,
	datad => \RAM|ALT_INV_memRAM~2062_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2252_combout\);

\RAM|memRAM~2253\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2253_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2252_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2251_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2250_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2249_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2249_combout\,
	datab => \RAM|ALT_INV_memRAM~2250_combout\,
	datac => \RAM|ALT_INV_memRAM~2251_combout\,
	datad => \RAM|ALT_INV_memRAM~2252_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2253_combout\);

\RAM|memRAM~2254\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2254_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2253_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2248_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2243_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2238_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2238_combout\,
	datab => \RAM|ALT_INV_memRAM~2243_combout\,
	datac => \RAM|ALT_INV_memRAM~2248_combout\,
	datad => \RAM|ALT_INV_memRAM~2253_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2254_combout\);

\R_MEM_WB|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2254_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(103));

\R_MEM_WB|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(135),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(71));

\R_EX_MEM|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(7),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(7));

\R_MEM_WB|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(7),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(7));

\M_DD_ESCR|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[7]~7_combout\ = ( \R_MEM_WB|DOUT\(7) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(71)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(103))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(7) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(71)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(103))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(103),
	datad => \R_MEM_WB|ALT_INV_DOUT\(71),
	datae => \R_MEM_WB|ALT_INV_DOUT\(7),
	combout => \M_DD_ESCR|saida_MUX[7]~7_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\B_REG|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[7]~7_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~46_q\);

\B_REG|registrador_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(18));

\B_REG|saidaA[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[7]~16_combout\ = ( \B_REG|registrador_rtl_0_bypass\(18) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~46_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(18) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~46_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~46_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(18),
	combout => \B_REG|saidaA[7]~16_combout\);

\B_REG|saidaA[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[7]~17_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[7]~16_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[7]~7_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[7]~16_combout\,
	combout => \B_REG|saidaA[7]~17_combout\);

\R_EX_MEM|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~21_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(71));

\M_PROX_PC|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[7]~7_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(37) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[7]~17_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(71) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[7]~17_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(37),
	datac => \INC_PC4|ALT_INV_Add0~21_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(71),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[7]~7_combout\);

\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[7]~7_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

\ROM|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~12_combout\ = ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (((\PC|DOUT\(5))))) # (\PC|DOUT\(3) & (!\PC|DOUT\(2) & 
-- (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011001100001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~12_combout\);

\REG_IF_ID|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~12_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(44));

\REG_ID_EX|DOUT[192]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(44),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(192));

\REG_ID_EX|DOUT[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(49),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(187));

\M_RtRd31|saida_MUX[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_RtRd31|saida_MUX[1]~2_combout\ = (!\REG_ID_EX|DOUT\(166) & (((\REG_ID_EX|DOUT\(187)) # (\REG_ID_EX|DOUT\(171))))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(192) & (!\REG_ID_EX|DOUT\(171))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101010111010000110101011101000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(192),
	datac => \REG_ID_EX|ALT_INV_DOUT\(171),
	datad => \REG_ID_EX|ALT_INV_DOUT\(187),
	combout => \M_RtRd31|saida_MUX[1]~2_combout\);

\R_EX_MEM|DOUT[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_RtRd31|saida_MUX[1]~2_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(161));

\R_MEM_WB|DOUT[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(161),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(129));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\B_REG|saidaB[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[6]~6_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(17) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[6]~6_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~78_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[6]~6_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(17),
	datac => \B_REG|ALT_INV_registrador~78_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[6]~6_combout\);

\REG_ID_EX|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[6]~6_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(70));

\R_EX_MEM|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(70),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(102));

\RAM|memRAM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~45_q\);

\RAM|memRAM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~173_q\);

\RAM|memRAM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~301_q\);

\RAM|memRAM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~429_q\);

\RAM|memRAM~2213\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2213_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~429_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~301_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~173_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~45_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~45_q\,
	datab => \RAM|ALT_INV_memRAM~173_q\,
	datac => \RAM|ALT_INV_memRAM~301_q\,
	datad => \RAM|ALT_INV_memRAM~429_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2213_combout\);

\RAM|memRAM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~77_q\);

\RAM|memRAM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~205_q\);

\RAM|memRAM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~333_q\);

\RAM|memRAM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~461_q\);

\RAM|memRAM~2214\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2214_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~461_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~333_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~205_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~77_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~77_q\,
	datab => \RAM|ALT_INV_memRAM~205_q\,
	datac => \RAM|ALT_INV_memRAM~333_q\,
	datad => \RAM|ALT_INV_memRAM~461_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2214_combout\);

\RAM|memRAM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~109_q\);

\RAM|memRAM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~237_q\);

\RAM|memRAM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~365_q\);

\RAM|memRAM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~493_q\);

\RAM|memRAM~2215\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2215_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~493_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~365_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~237_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~109_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~109_q\,
	datab => \RAM|ALT_INV_memRAM~237_q\,
	datac => \RAM|ALT_INV_memRAM~365_q\,
	datad => \RAM|ALT_INV_memRAM~493_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2215_combout\);

\RAM|memRAM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~141_q\);

\RAM|memRAM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~269_q\);

\RAM|memRAM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~397_q\);

\RAM|memRAM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~525_q\);

\RAM|memRAM~2216\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2216_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~525_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~397_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~269_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~141_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~141_q\,
	datab => \RAM|ALT_INV_memRAM~269_q\,
	datac => \RAM|ALT_INV_memRAM~397_q\,
	datad => \RAM|ALT_INV_memRAM~525_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2216_combout\);

\RAM|memRAM~2217\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2217_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2216_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2215_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2214_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2213_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2213_combout\,
	datab => \RAM|ALT_INV_memRAM~2214_combout\,
	datac => \RAM|ALT_INV_memRAM~2215_combout\,
	datad => \RAM|ALT_INV_memRAM~2216_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2217_combout\);

\RAM|memRAM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~557_q\);

\RAM|memRAM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~685_q\);

\RAM|memRAM~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~813_q\);

\RAM|memRAM~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~941_q\);

\RAM|memRAM~2218\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2218_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~941_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~813_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~685_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~557_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~557_q\,
	datab => \RAM|ALT_INV_memRAM~685_q\,
	datac => \RAM|ALT_INV_memRAM~813_q\,
	datad => \RAM|ALT_INV_memRAM~941_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2218_combout\);

\RAM|memRAM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~589_q\);

\RAM|memRAM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~717_q\);

\RAM|memRAM~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~845_q\);

\RAM|memRAM~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~973_q\);

\RAM|memRAM~2219\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2219_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~973_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~845_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~717_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~589_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~589_q\,
	datab => \RAM|ALT_INV_memRAM~717_q\,
	datac => \RAM|ALT_INV_memRAM~845_q\,
	datad => \RAM|ALT_INV_memRAM~973_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2219_combout\);

\RAM|memRAM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~621_q\);

\RAM|memRAM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~749_q\);

\RAM|memRAM~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~877_q\);

\RAM|memRAM~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1005_q\);

\RAM|memRAM~2220\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2220_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1005_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~877_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~749_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~621_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~621_q\,
	datab => \RAM|ALT_INV_memRAM~749_q\,
	datac => \RAM|ALT_INV_memRAM~877_q\,
	datad => \RAM|ALT_INV_memRAM~1005_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2220_combout\);

\RAM|memRAM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~653_q\);

\RAM|memRAM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~781_q\);

\RAM|memRAM~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~909_q\);

\RAM|memRAM~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1037_q\);

\RAM|memRAM~2221\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2221_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1037_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~909_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~781_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~653_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~653_q\,
	datab => \RAM|ALT_INV_memRAM~781_q\,
	datac => \RAM|ALT_INV_memRAM~909_q\,
	datad => \RAM|ALT_INV_memRAM~1037_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2221_combout\);

\RAM|memRAM~2222\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2222_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2221_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2220_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2219_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2218_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2218_combout\,
	datab => \RAM|ALT_INV_memRAM~2219_combout\,
	datac => \RAM|ALT_INV_memRAM~2220_combout\,
	datad => \RAM|ALT_INV_memRAM~2221_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2222_combout\);

\RAM|memRAM~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1069_q\);

\RAM|memRAM~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1101_q\);

\RAM|memRAM~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1133_q\);

\RAM|memRAM~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1165_q\);

\RAM|memRAM~2223\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2223_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1165_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1133_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1101_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1069_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1069_q\,
	datab => \RAM|ALT_INV_memRAM~1101_q\,
	datac => \RAM|ALT_INV_memRAM~1133_q\,
	datad => \RAM|ALT_INV_memRAM~1165_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2223_combout\);

\RAM|memRAM~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1197_q\);

\RAM|memRAM~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1229_q\);

\RAM|memRAM~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1261_q\);

\RAM|memRAM~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1293_q\);

\RAM|memRAM~2224\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2224_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1293_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1261_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1229_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1197_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1197_q\,
	datab => \RAM|ALT_INV_memRAM~1229_q\,
	datac => \RAM|ALT_INV_memRAM~1261_q\,
	datad => \RAM|ALT_INV_memRAM~1293_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2224_combout\);

\RAM|memRAM~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1325_q\);

\RAM|memRAM~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1357_q\);

\RAM|memRAM~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1389_q\);

\RAM|memRAM~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1421_q\);

\RAM|memRAM~2225\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2225_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1421_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1389_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1357_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1325_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1325_q\,
	datab => \RAM|ALT_INV_memRAM~1357_q\,
	datac => \RAM|ALT_INV_memRAM~1389_q\,
	datad => \RAM|ALT_INV_memRAM~1421_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2225_combout\);

\RAM|memRAM~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1453_q\);

\RAM|memRAM~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1485_q\);

\RAM|memRAM~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1517_q\);

\RAM|memRAM~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1549_q\);

\RAM|memRAM~2226\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2226_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1549_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1517_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1485_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1453_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1453_q\,
	datab => \RAM|ALT_INV_memRAM~1485_q\,
	datac => \RAM|ALT_INV_memRAM~1517_q\,
	datad => \RAM|ALT_INV_memRAM~1549_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2226_combout\);

\RAM|memRAM~2227\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2227_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2226_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2225_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2224_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2223_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2223_combout\,
	datab => \RAM|ALT_INV_memRAM~2224_combout\,
	datac => \RAM|ALT_INV_memRAM~2225_combout\,
	datad => \RAM|ALT_INV_memRAM~2226_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2227_combout\);

\RAM|memRAM~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1581_q\);

\RAM|memRAM~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1709_q\);

\RAM|memRAM~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1837_q\);

\RAM|memRAM~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1965_q\);

\RAM|memRAM~2228\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2228_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1965_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1837_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1709_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1581_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1581_q\,
	datab => \RAM|ALT_INV_memRAM~1709_q\,
	datac => \RAM|ALT_INV_memRAM~1837_q\,
	datad => \RAM|ALT_INV_memRAM~1965_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2228_combout\);

\RAM|memRAM~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1613_q\);

\RAM|memRAM~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1741_q\);

\RAM|memRAM~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1869_q\);

\RAM|memRAM~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1997_q\);

\RAM|memRAM~2229\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2229_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1997_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1869_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1741_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1613_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1613_q\,
	datab => \RAM|ALT_INV_memRAM~1741_q\,
	datac => \RAM|ALT_INV_memRAM~1869_q\,
	datad => \RAM|ALT_INV_memRAM~1997_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2229_combout\);

\RAM|memRAM~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1645_q\);

\RAM|memRAM~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1773_q\);

\RAM|memRAM~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1901_q\);

\RAM|memRAM~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2029_q\);

\RAM|memRAM~2230\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2230_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2029_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1901_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1773_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1645_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1645_q\,
	datab => \RAM|ALT_INV_memRAM~1773_q\,
	datac => \RAM|ALT_INV_memRAM~1901_q\,
	datad => \RAM|ALT_INV_memRAM~2029_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2230_combout\);

\RAM|memRAM~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1677_q\);

\RAM|memRAM~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1805_q\);

\RAM|memRAM~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1933_q\);

\RAM|memRAM~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(102),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2061_q\);

\RAM|memRAM~2231\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2231_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2061_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1933_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1805_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1677_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1677_q\,
	datab => \RAM|ALT_INV_memRAM~1805_q\,
	datac => \RAM|ALT_INV_memRAM~1933_q\,
	datad => \RAM|ALT_INV_memRAM~2061_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2231_combout\);

\RAM|memRAM~2232\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2232_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2231_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2230_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2229_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2228_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2228_combout\,
	datab => \RAM|ALT_INV_memRAM~2229_combout\,
	datac => \RAM|ALT_INV_memRAM~2230_combout\,
	datad => \RAM|ALT_INV_memRAM~2231_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2232_combout\);

\RAM|memRAM~2233\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2233_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2232_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2227_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2222_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2217_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2217_combout\,
	datab => \RAM|ALT_INV_memRAM~2222_combout\,
	datac => \RAM|ALT_INV_memRAM~2227_combout\,
	datad => \RAM|ALT_INV_memRAM~2232_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2233_combout\);

\R_MEM_WB|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2233_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(102));

\R_MEM_WB|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(134),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(70));

\R_EX_MEM|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(6),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(6));

\R_MEM_WB|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(6),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(6));

\M_DD_ESCR|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[6]~6_combout\ = ( \R_MEM_WB|DOUT\(6) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(70)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(102))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(6) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(70)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(102))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(102),
	datad => \R_MEM_WB|ALT_INV_DOUT\(70),
	datae => \R_MEM_WB|ALT_INV_DOUT\(6),
	combout => \M_DD_ESCR|saida_MUX[6]~6_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\B_REG|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[6]~6_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~45_q\);

\B_REG|registrador_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(17));

\B_REG|saidaA[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[6]~14_combout\ = ( \B_REG|registrador_rtl_0_bypass\(17) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~45_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(17) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~45_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~45_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(17),
	combout => \B_REG|saidaA[6]~14_combout\);

\B_REG|saidaA[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[6]~15_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[6]~14_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[6]~6_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[6]~14_combout\,
	combout => \B_REG|saidaA[6]~15_combout\);

\R_EX_MEM|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~17_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(70));

\M_PROX_PC|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[6]~6_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(42) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[6]~15_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(70) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[6]~15_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(42),
	datac => \INC_PC4|ALT_INV_Add0~17_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(70),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[6]~6_combout\);

\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[6]~6_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

\ROM|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~3_combout\ = ( \PC|DOUT\(6) & ( (\PC|DOUT\(3) & ((!\PC|DOUT\(2) & (\PC|DOUT\(4) & !\PC|DOUT\(5))) # (\PC|DOUT\(2) & (!\PC|DOUT\(4) & \PC|DOUT\(5))))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(5)))) # (\PC|DOUT\(3) & 
-- (!\PC|DOUT\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000000000100001000011111100001100000000001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~3_combout\);

\REG_IF_ID|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~3_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(58));

\UNI_CTRL|pControle[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|pControle[8]~2_combout\ = ( \REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(61) & (((\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60))))) # (\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(59) & \REG_IF_ID|DOUT\(60)))) ) ) # ( 
-- !\REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(63) & ((!\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60))) # (\REG_IF_ID|DOUT\(61) & ((!\REG_IF_ID|DOUT\(59)) # (!\REG_IF_ID|DOUT\(60)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000100000000011000010000010100010001000000000110000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|pControle[8]~2_combout\);

\REG_ID_EX|DOUT[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|pControle[8]~2_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(168));

\R_EX_MEM|DOUT[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(168),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(167));

\R_MEM_WB|DOUT[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(167),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(135));

\B_REG|registrador_rtl_1|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\B_REG|saidaB[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[4]~4_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(15) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[4]~4_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~76_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[4]~4_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(15),
	datac => \B_REG|ALT_INV_registrador~76_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[4]~4_combout\);

\REG_ID_EX|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[4]~4_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(68));

\R_EX_MEM|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(68),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(100));

\RAM|memRAM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~43_q\);

\RAM|memRAM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~555_q\);

\RAM|memRAM~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1067_q\);

\RAM|memRAM~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1579_q\);

\RAM|memRAM~2171\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2171_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1579_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1067_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~555_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~43_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~43_q\,
	datab => \RAM|ALT_INV_memRAM~555_q\,
	datac => \RAM|ALT_INV_memRAM~1067_q\,
	datad => \RAM|ALT_INV_memRAM~1579_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2171_combout\);

\RAM|memRAM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~171_q\);

\RAM|memRAM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~683_q\);

\RAM|memRAM~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1195_q\);

\RAM|memRAM~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1707_q\);

\RAM|memRAM~2172\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2172_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1707_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1195_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~683_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~171_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~171_q\,
	datab => \RAM|ALT_INV_memRAM~683_q\,
	datac => \RAM|ALT_INV_memRAM~1195_q\,
	datad => \RAM|ALT_INV_memRAM~1707_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2172_combout\);

\RAM|memRAM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~299_q\);

\RAM|memRAM~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~811_q\);

\RAM|memRAM~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1323_q\);

\RAM|memRAM~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1835_q\);

\RAM|memRAM~2173\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2173_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1835_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1323_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~811_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~299_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~299_q\,
	datab => \RAM|ALT_INV_memRAM~811_q\,
	datac => \RAM|ALT_INV_memRAM~1323_q\,
	datad => \RAM|ALT_INV_memRAM~1835_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2173_combout\);

\RAM|memRAM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~427_q\);

\RAM|memRAM~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~939_q\);

\RAM|memRAM~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1451_q\);

\RAM|memRAM~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1963_q\);

\RAM|memRAM~2174\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2174_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1963_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1451_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~939_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~427_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~427_q\,
	datab => \RAM|ALT_INV_memRAM~939_q\,
	datac => \RAM|ALT_INV_memRAM~1451_q\,
	datad => \RAM|ALT_INV_memRAM~1963_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2174_combout\);

\RAM|memRAM~2175\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2175_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2174_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2173_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2172_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2171_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2171_combout\,
	datab => \RAM|ALT_INV_memRAM~2172_combout\,
	datac => \RAM|ALT_INV_memRAM~2173_combout\,
	datad => \RAM|ALT_INV_memRAM~2174_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2175_combout\);

\RAM|memRAM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~75_q\);

\RAM|memRAM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~587_q\);

\RAM|memRAM~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1099_q\);

\RAM|memRAM~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1611_q\);

\RAM|memRAM~2176\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2176_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1611_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1099_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~587_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~75_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~75_q\,
	datab => \RAM|ALT_INV_memRAM~587_q\,
	datac => \RAM|ALT_INV_memRAM~1099_q\,
	datad => \RAM|ALT_INV_memRAM~1611_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2176_combout\);

\RAM|memRAM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~203_q\);

\RAM|memRAM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~715_q\);

\RAM|memRAM~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1227_q\);

\RAM|memRAM~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1739_q\);

\RAM|memRAM~2177\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2177_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1739_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1227_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~715_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~203_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~203_q\,
	datab => \RAM|ALT_INV_memRAM~715_q\,
	datac => \RAM|ALT_INV_memRAM~1227_q\,
	datad => \RAM|ALT_INV_memRAM~1739_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2177_combout\);

\RAM|memRAM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~331_q\);

\RAM|memRAM~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~843_q\);

\RAM|memRAM~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1355_q\);

\RAM|memRAM~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1867_q\);

\RAM|memRAM~2178\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2178_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1867_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1355_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~843_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~331_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~331_q\,
	datab => \RAM|ALT_INV_memRAM~843_q\,
	datac => \RAM|ALT_INV_memRAM~1355_q\,
	datad => \RAM|ALT_INV_memRAM~1867_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2178_combout\);

\RAM|memRAM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~459_q\);

\RAM|memRAM~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~971_q\);

\RAM|memRAM~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1483_q\);

\RAM|memRAM~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1995_q\);

\RAM|memRAM~2179\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2179_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1995_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1483_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~971_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~459_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~459_q\,
	datab => \RAM|ALT_INV_memRAM~971_q\,
	datac => \RAM|ALT_INV_memRAM~1483_q\,
	datad => \RAM|ALT_INV_memRAM~1995_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2179_combout\);

\RAM|memRAM~2180\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2180_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2179_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2178_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2177_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2176_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2176_combout\,
	datab => \RAM|ALT_INV_memRAM~2177_combout\,
	datac => \RAM|ALT_INV_memRAM~2178_combout\,
	datad => \RAM|ALT_INV_memRAM~2179_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2180_combout\);

\RAM|memRAM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~107_q\);

\RAM|memRAM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~619_q\);

\RAM|memRAM~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1131_q\);

\RAM|memRAM~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1643_q\);

\RAM|memRAM~2181\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2181_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1643_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1131_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~619_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~107_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~107_q\,
	datab => \RAM|ALT_INV_memRAM~619_q\,
	datac => \RAM|ALT_INV_memRAM~1131_q\,
	datad => \RAM|ALT_INV_memRAM~1643_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2181_combout\);

\RAM|memRAM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~235_q\);

\RAM|memRAM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~747_q\);

\RAM|memRAM~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1259_q\);

\RAM|memRAM~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1771_q\);

\RAM|memRAM~2182\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2182_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1771_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1259_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~747_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~235_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~235_q\,
	datab => \RAM|ALT_INV_memRAM~747_q\,
	datac => \RAM|ALT_INV_memRAM~1259_q\,
	datad => \RAM|ALT_INV_memRAM~1771_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2182_combout\);

\RAM|memRAM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~363_q\);

\RAM|memRAM~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~875_q\);

\RAM|memRAM~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1387_q\);

\RAM|memRAM~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1899_q\);

\RAM|memRAM~2183\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2183_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1899_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1387_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~875_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~363_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~363_q\,
	datab => \RAM|ALT_INV_memRAM~875_q\,
	datac => \RAM|ALT_INV_memRAM~1387_q\,
	datad => \RAM|ALT_INV_memRAM~1899_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2183_combout\);

\RAM|memRAM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~491_q\);

\RAM|memRAM~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1003_q\);

\RAM|memRAM~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1515_q\);

\RAM|memRAM~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2027_q\);

\RAM|memRAM~2184\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2184_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2027_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1515_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1003_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~491_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~491_q\,
	datab => \RAM|ALT_INV_memRAM~1003_q\,
	datac => \RAM|ALT_INV_memRAM~1515_q\,
	datad => \RAM|ALT_INV_memRAM~2027_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2184_combout\);

\RAM|memRAM~2185\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2185_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2184_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2183_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2182_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2181_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2181_combout\,
	datab => \RAM|ALT_INV_memRAM~2182_combout\,
	datac => \RAM|ALT_INV_memRAM~2183_combout\,
	datad => \RAM|ALT_INV_memRAM~2184_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2185_combout\);

\RAM|memRAM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~139_q\);

\RAM|memRAM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~267_q\);

\RAM|memRAM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~395_q\);

\RAM|memRAM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~523_q\);

\RAM|memRAM~2186\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2186_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~523_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~395_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~267_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~139_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~139_q\,
	datab => \RAM|ALT_INV_memRAM~267_q\,
	datac => \RAM|ALT_INV_memRAM~395_q\,
	datad => \RAM|ALT_INV_memRAM~523_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2186_combout\);

\RAM|memRAM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~651_q\);

\RAM|memRAM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~779_q\);

\RAM|memRAM~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~907_q\);

\RAM|memRAM~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1035_q\);

\RAM|memRAM~2187\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2187_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1035_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~907_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~779_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~651_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~651_q\,
	datab => \RAM|ALT_INV_memRAM~779_q\,
	datac => \RAM|ALT_INV_memRAM~907_q\,
	datad => \RAM|ALT_INV_memRAM~1035_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2187_combout\);

\RAM|memRAM~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1163_q\);

\RAM|memRAM~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1291_q\);

\RAM|memRAM~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1419_q\);

\RAM|memRAM~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1547_q\);

\RAM|memRAM~2188\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2188_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1547_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1419_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1291_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1163_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1163_q\,
	datab => \RAM|ALT_INV_memRAM~1291_q\,
	datac => \RAM|ALT_INV_memRAM~1419_q\,
	datad => \RAM|ALT_INV_memRAM~1547_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2188_combout\);

\RAM|memRAM~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1675_q\);

\RAM|memRAM~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1803_q\);

\RAM|memRAM~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1931_q\);

\RAM|memRAM~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(100),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2059_q\);

\RAM|memRAM~2189\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2189_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2059_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1931_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1803_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1675_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1675_q\,
	datab => \RAM|ALT_INV_memRAM~1803_q\,
	datac => \RAM|ALT_INV_memRAM~1931_q\,
	datad => \RAM|ALT_INV_memRAM~2059_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2189_combout\);

\RAM|memRAM~2190\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2190_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2189_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2188_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2187_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2186_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2186_combout\,
	datab => \RAM|ALT_INV_memRAM~2187_combout\,
	datac => \RAM|ALT_INV_memRAM~2188_combout\,
	datad => \RAM|ALT_INV_memRAM~2189_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2190_combout\);

\RAM|memRAM~2191\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2191_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2190_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2185_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2180_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2175_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2175_combout\,
	datab => \RAM|ALT_INV_memRAM~2180_combout\,
	datac => \RAM|ALT_INV_memRAM~2185_combout\,
	datad => \RAM|ALT_INV_memRAM~2190_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2191_combout\);

\R_MEM_WB|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2191_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(100));

\R_MEM_WB|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(132),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(68));

\R_EX_MEM|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(4),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(4));

\R_MEM_WB|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(4),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(4));

\M_DD_ESCR|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[4]~4_combout\ = ( \R_MEM_WB|DOUT\(4) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(68)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(100))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(4) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(68)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(100))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(100),
	datad => \R_MEM_WB|ALT_INV_DOUT\(68),
	datae => \R_MEM_WB|ALT_INV_DOUT\(4),
	combout => \M_DD_ESCR|saida_MUX[4]~4_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\B_REG|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[4]~4_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~43_q\);

\B_REG|registrador_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(15));

\B_REG|saidaA[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[4]~10_combout\ = ( \B_REG|registrador_rtl_0_bypass\(15) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~43_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(15) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~43_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~43_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(15),
	combout => \B_REG|saidaA[4]~10_combout\);

\B_REG|saidaA[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[4]~11_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[4]~10_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[4]~4_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[4]~10_combout\,
	combout => \B_REG|saidaA[4]~11_combout\);

\R_EX_MEM|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~9_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(68));

\M_PROX_PC|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[4]~4_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(34) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[4]~11_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(68) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[4]~11_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(34),
	datac => \INC_PC4|ALT_INV_Add0~9_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(68),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[4]~4_combout\);

\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[4]~4_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

\ROM|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~2_combout\ = ( \PC|DOUT\(6) & ( (\PC|DOUT\(3) & (!\PC|DOUT\(4) & (!\PC|DOUT\(2) $ (\PC|DOUT\(5))))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(5)) # ((!\PC|DOUT\(2) & !\PC|DOUT\(4))))) # (\PC|DOUT\(3) & (((!\PC|DOUT\(4) & 
-- !\PC|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010000000001000000001000011111100100000000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~2_combout\);

\REG_IF_ID|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~2_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(60));

\UNI_CTRL|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|Equal1~0_combout\ = ( !\REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|Equal1~0_combout\);

\REG_ID_EX|DOUT[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|Equal1~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(166));

\REG_ID_EX|DOUT[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_IF_ID|DOUT\(48),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(186));

\M_RtRd31|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_RtRd31|saida_MUX[0]~0_combout\ = (!\REG_ID_EX|DOUT\(166) & (((\REG_ID_EX|DOUT\(186)) # (\REG_ID_EX|DOUT\(171))))) # (\REG_ID_EX|DOUT\(166) & (\REG_ID_EX|DOUT\(191) & (!\REG_ID_EX|DOUT\(171))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101010111010000110101011101000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID_EX|ALT_INV_DOUT\(166),
	datab => \REG_ID_EX|ALT_INV_DOUT\(191),
	datac => \REG_ID_EX|ALT_INV_DOUT\(171),
	datad => \REG_ID_EX|ALT_INV_DOUT\(186),
	combout => \M_RtRd31|saida_MUX[0]~0_combout\);

\R_EX_MEM|DOUT[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_RtRd31|saida_MUX[0]~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(160));

\R_MEM_WB|DOUT[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(160),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(128));

\B_REG|registrador~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|registrador~110_combout\ = ( !\R_MEM_WB|DOUT\(132) & ( \R_MEM_WB|DOUT\(135) & ( (!\R_MEM_WB|DOUT\(128) & (!\R_MEM_WB|DOUT\(129) & (!\R_MEM_WB|DOUT\(130) & !\R_MEM_WB|DOUT\(131)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(128),
	datab => \R_MEM_WB|ALT_INV_DOUT\(129),
	datac => \R_MEM_WB|ALT_INV_DOUT\(130),
	datad => \R_MEM_WB|ALT_INV_DOUT\(131),
	datae => \R_MEM_WB|ALT_INV_DOUT\(132),
	dataf => \R_MEM_WB|ALT_INV_DOUT\(135),
	combout => \B_REG|registrador~110_combout\);

\B_REG|registrador~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[5]~5_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~77_q\);

\B_REG|registrador_rtl_1|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\B_REG|saidaB[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaB[5]~5_combout\ = ( \REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1_bypass\(16) ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( \REG_ID_EX|DOUT[83]~1_combout\ & ( \M_DD_ESCR|saida_MUX[5]~5_combout\ 
-- ) ) ) # ( \REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ ) ) ) # ( !\REG_ID_EX|DOUT[83]~0_combout\ & ( !\REG_ID_EX|DOUT[83]~1_combout\ & ( \B_REG|registrador~77_q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[5]~5_combout\,
	datab => \B_REG|ALT_INV_registrador_rtl_1_bypass\(16),
	datac => \B_REG|ALT_INV_registrador~77_q\,
	datad => \B_REG|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \REG_ID_EX|ALT_INV_DOUT[83]~0_combout\,
	dataf => \REG_ID_EX|ALT_INV_DOUT[83]~1_combout\,
	combout => \B_REG|saidaB[5]~5_combout\);

\REG_ID_EX|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \B_REG|saidaB[5]~5_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	sclr => \B_REG|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(69));

\R_EX_MEM|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(69),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(101));

\RAM|memRAM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~44_q\);

\RAM|memRAM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~76_q\);

\RAM|memRAM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~108_q\);

\RAM|memRAM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~140_q\);

\RAM|memRAM~2192\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2192_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~140_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~108_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~76_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~44_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~44_q\,
	datab => \RAM|ALT_INV_memRAM~76_q\,
	datac => \RAM|ALT_INV_memRAM~108_q\,
	datad => \RAM|ALT_INV_memRAM~140_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2192_combout\);

\RAM|memRAM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~556_q\);

\RAM|memRAM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~588_q\);

\RAM|memRAM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~620_q\);

\RAM|memRAM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~652_q\);

\RAM|memRAM~2193\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2193_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~652_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~620_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~588_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~556_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~556_q\,
	datab => \RAM|ALT_INV_memRAM~588_q\,
	datac => \RAM|ALT_INV_memRAM~620_q\,
	datad => \RAM|ALT_INV_memRAM~652_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2193_combout\);

\RAM|memRAM~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1068_q\);

\RAM|memRAM~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1100_q\);

\RAM|memRAM~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1132_q\);

\RAM|memRAM~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1164_q\);

\RAM|memRAM~2194\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2194_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1164_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1132_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1100_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1068_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1068_q\,
	datab => \RAM|ALT_INV_memRAM~1100_q\,
	datac => \RAM|ALT_INV_memRAM~1132_q\,
	datad => \RAM|ALT_INV_memRAM~1164_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2194_combout\);

\RAM|memRAM~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1580_q\);

\RAM|memRAM~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1612_q\);

\RAM|memRAM~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1644_q\);

\RAM|memRAM~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1676_q\);

\RAM|memRAM~2195\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2195_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1676_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1644_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1612_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1580_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1580_q\,
	datab => \RAM|ALT_INV_memRAM~1612_q\,
	datac => \RAM|ALT_INV_memRAM~1644_q\,
	datad => \RAM|ALT_INV_memRAM~1676_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2195_combout\);

\RAM|memRAM~2196\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2196_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2195_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2194_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2193_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2192_combout\,
	datab => \RAM|ALT_INV_memRAM~2193_combout\,
	datac => \RAM|ALT_INV_memRAM~2194_combout\,
	datad => \RAM|ALT_INV_memRAM~2195_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2196_combout\);

\RAM|memRAM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~172_q\);

\RAM|memRAM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~204_q\);

\RAM|memRAM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~236_q\);

\RAM|memRAM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~268_q\);

\RAM|memRAM~2197\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2197_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~268_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~236_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~204_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~172_q\,
	datab => \RAM|ALT_INV_memRAM~204_q\,
	datac => \RAM|ALT_INV_memRAM~236_q\,
	datad => \RAM|ALT_INV_memRAM~268_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2197_combout\);

\RAM|memRAM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~684_q\);

\RAM|memRAM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~716_q\);

\RAM|memRAM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~748_q\);

\RAM|memRAM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~780_q\);

\RAM|memRAM~2198\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2198_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~780_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~748_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~716_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~684_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~684_q\,
	datab => \RAM|ALT_INV_memRAM~716_q\,
	datac => \RAM|ALT_INV_memRAM~748_q\,
	datad => \RAM|ALT_INV_memRAM~780_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2198_combout\);

\RAM|memRAM~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1196_q\);

\RAM|memRAM~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1228_q\);

\RAM|memRAM~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1260_q\);

\RAM|memRAM~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1292_q\);

\RAM|memRAM~2199\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2199_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1292_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1260_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1228_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1196_q\,
	datab => \RAM|ALT_INV_memRAM~1228_q\,
	datac => \RAM|ALT_INV_memRAM~1260_q\,
	datad => \RAM|ALT_INV_memRAM~1292_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2199_combout\);

\RAM|memRAM~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1708_q\);

\RAM|memRAM~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1740_q\);

\RAM|memRAM~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1772_q\);

\RAM|memRAM~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1804_q\);

\RAM|memRAM~2200\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2200_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1804_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1772_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1740_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1708_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1708_q\,
	datab => \RAM|ALT_INV_memRAM~1740_q\,
	datac => \RAM|ALT_INV_memRAM~1772_q\,
	datad => \RAM|ALT_INV_memRAM~1804_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2200_combout\);

\RAM|memRAM~2201\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2201_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2200_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2199_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2198_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2197_combout\,
	datab => \RAM|ALT_INV_memRAM~2198_combout\,
	datac => \RAM|ALT_INV_memRAM~2199_combout\,
	datad => \RAM|ALT_INV_memRAM~2200_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2201_combout\);

\RAM|memRAM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~300_q\);

\RAM|memRAM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~332_q\);

\RAM|memRAM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~364_q\);

\RAM|memRAM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~396_q\);

\RAM|memRAM~2202\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2202_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~396_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~364_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~332_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~300_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~300_q\,
	datab => \RAM|ALT_INV_memRAM~332_q\,
	datac => \RAM|ALT_INV_memRAM~364_q\,
	datad => \RAM|ALT_INV_memRAM~396_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2202_combout\);

\RAM|memRAM~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~812_q\);

\RAM|memRAM~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~844_q\);

\RAM|memRAM~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~876_q\);

\RAM|memRAM~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~908_q\);

\RAM|memRAM~2203\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2203_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~908_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~876_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~844_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~812_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~812_q\,
	datab => \RAM|ALT_INV_memRAM~844_q\,
	datac => \RAM|ALT_INV_memRAM~876_q\,
	datad => \RAM|ALT_INV_memRAM~908_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2203_combout\);

\RAM|memRAM~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1324_q\);

\RAM|memRAM~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1356_q\);

\RAM|memRAM~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1388_q\);

\RAM|memRAM~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1420_q\);

\RAM|memRAM~2204\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2204_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1420_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1388_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1356_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1324_q\,
	datab => \RAM|ALT_INV_memRAM~1356_q\,
	datac => \RAM|ALT_INV_memRAM~1388_q\,
	datad => \RAM|ALT_INV_memRAM~1420_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2204_combout\);

\RAM|memRAM~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1836_q\);

\RAM|memRAM~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1868_q\);

\RAM|memRAM~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1900_q\);

\RAM|memRAM~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1932_q\);

\RAM|memRAM~2205\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2205_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1932_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1900_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1868_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1836_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1836_q\,
	datab => \RAM|ALT_INV_memRAM~1868_q\,
	datac => \RAM|ALT_INV_memRAM~1900_q\,
	datad => \RAM|ALT_INV_memRAM~1932_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2205_combout\);

\RAM|memRAM~2206\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2206_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2205_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2204_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2203_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2202_combout\,
	datab => \RAM|ALT_INV_memRAM~2203_combout\,
	datac => \RAM|ALT_INV_memRAM~2204_combout\,
	datad => \RAM|ALT_INV_memRAM~2205_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2206_combout\);

\RAM|memRAM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~428_q\);

\RAM|memRAM~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~940_q\);

\RAM|memRAM~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1452_q\);

\RAM|memRAM~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1964_q\);

\RAM|memRAM~2207\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2207_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1964_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1452_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~940_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~428_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~428_q\,
	datab => \RAM|ALT_INV_memRAM~940_q\,
	datac => \RAM|ALT_INV_memRAM~1452_q\,
	datad => \RAM|ALT_INV_memRAM~1964_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2207_combout\);

\RAM|memRAM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~460_q\);

\RAM|memRAM~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~972_q\);

\RAM|memRAM~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1484_q\);

\RAM|memRAM~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1996_q\);

\RAM|memRAM~2208\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2208_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1996_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1484_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~972_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~460_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~460_q\,
	datab => \RAM|ALT_INV_memRAM~972_q\,
	datac => \RAM|ALT_INV_memRAM~1484_q\,
	datad => \RAM|ALT_INV_memRAM~1996_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2208_combout\);

\RAM|memRAM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~492_q\);

\RAM|memRAM~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1004_q\);

\RAM|memRAM~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1516_q\);

\RAM|memRAM~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2028_q\);

\RAM|memRAM~2209\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2209_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2028_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1516_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1004_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~492_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~492_q\,
	datab => \RAM|ALT_INV_memRAM~1004_q\,
	datac => \RAM|ALT_INV_memRAM~1516_q\,
	datad => \RAM|ALT_INV_memRAM~2028_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2209_combout\);

\RAM|memRAM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~524_q\);

\RAM|memRAM~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1036_q\);

\RAM|memRAM~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1548_q\);

\RAM|memRAM~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(101),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2060_q\);

\RAM|memRAM~2210\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2210_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2060_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1548_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~1036_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~524_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~524_q\,
	datab => \RAM|ALT_INV_memRAM~1036_q\,
	datac => \RAM|ALT_INV_memRAM~1548_q\,
	datad => \RAM|ALT_INV_memRAM~2060_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2210_combout\);

\RAM|memRAM~2211\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2211_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2210_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2209_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2208_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2207_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2207_combout\,
	datab => \RAM|ALT_INV_memRAM~2208_combout\,
	datac => \RAM|ALT_INV_memRAM~2209_combout\,
	datad => \RAM|ALT_INV_memRAM~2210_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2211_combout\);

\RAM|memRAM~2212\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2212_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2211_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2206_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2201_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2196_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2196_combout\,
	datab => \RAM|ALT_INV_memRAM~2201_combout\,
	datac => \RAM|ALT_INV_memRAM~2206_combout\,
	datad => \RAM|ALT_INV_memRAM~2211_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2212_combout\);

\R_MEM_WB|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2212_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(101));

\R_MEM_WB|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(133),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(69));

\R_EX_MEM|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(5),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(5));

\R_MEM_WB|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(5),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(5));

\M_DD_ESCR|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[5]~5_combout\ = ( \R_MEM_WB|DOUT\(5) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(69)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(101))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(5) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(69)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(101))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(101),
	datad => \R_MEM_WB|ALT_INV_DOUT\(69),
	datae => \R_MEM_WB|ALT_INV_DOUT\(5),
	combout => \M_DD_ESCR|saida_MUX[5]~5_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\B_REG|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[5]~5_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~44_q\);

\B_REG|registrador_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(16));

\B_REG|saidaA[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[5]~12_combout\ = ( \B_REG|registrador_rtl_0_bypass\(16) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~44_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(16) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~44_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~44_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(16),
	combout => \B_REG|saidaA[5]~12_combout\);

\B_REG|saidaA[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[5]~13_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[5]~12_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[5]~5_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[5]~12_combout\,
	combout => \B_REG|saidaA[5]~13_combout\);

\R_EX_MEM|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~13_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(69));

\M_PROX_PC|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[5]~5_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(35) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[5]~13_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(69) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[5]~13_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(35),
	datac => \INC_PC4|ALT_INV_Add0~13_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(69),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[5]~5_combout\);

\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[5]~5_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

\ROM|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~24_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(2))))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(4) & (\PC|DOUT\(3))) # (\PC|DOUT\(4) & (!\PC|DOUT\(3) & \PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010010100000000000010000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~24_combout\);

\REG_IF_ID|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~24_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(59));

\UNI_CTRL|pControle[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|pControle[4]~1_combout\ = ( \REG_IF_ID|DOUT\(58) & ( (\REG_IF_ID|DOUT\(59) & ((!\REG_IF_ID|DOUT\(63) & (\REG_IF_ID|DOUT\(61) & \REG_IF_ID|DOUT\(60))) # (\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & !\REG_IF_ID|DOUT\(60))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000001000000000000000000000010000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|pControle[4]~1_combout\);

\REG_ID_EX|DOUT[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|pControle[4]~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(164));

\R_EX_MEM|DOUT[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(164),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(165));

\R_MEM_WB|DOUT[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(165),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(133));

\R_EX_MEM|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(66),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(98));

\RAM|memRAM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~41_q\);

\RAM|memRAM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~73_q\);

\RAM|memRAM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~105_q\);

\RAM|memRAM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~137_q\);

\RAM|memRAM~2129\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2129_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~137_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~105_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~73_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~41_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~41_q\,
	datab => \RAM|ALT_INV_memRAM~73_q\,
	datac => \RAM|ALT_INV_memRAM~105_q\,
	datad => \RAM|ALT_INV_memRAM~137_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2129_combout\);

\RAM|memRAM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~553_q\);

\RAM|memRAM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~585_q\);

\RAM|memRAM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~617_q\);

\RAM|memRAM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~649_q\);

\RAM|memRAM~2130\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2130_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~649_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~617_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~585_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~553_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~553_q\,
	datab => \RAM|ALT_INV_memRAM~585_q\,
	datac => \RAM|ALT_INV_memRAM~617_q\,
	datad => \RAM|ALT_INV_memRAM~649_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2130_combout\);

\RAM|memRAM~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1065_q\);

\RAM|memRAM~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1097_q\);

\RAM|memRAM~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1129_q\);

\RAM|memRAM~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1161_q\);

\RAM|memRAM~2131\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2131_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1161_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1129_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1097_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1065_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1065_q\,
	datab => \RAM|ALT_INV_memRAM~1097_q\,
	datac => \RAM|ALT_INV_memRAM~1129_q\,
	datad => \RAM|ALT_INV_memRAM~1161_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2131_combout\);

\RAM|memRAM~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1577_q\);

\RAM|memRAM~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1609_q\);

\RAM|memRAM~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1641_q\);

\RAM|memRAM~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1673_q\);

\RAM|memRAM~2132\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2132_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1673_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1641_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1609_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1577_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1577_q\,
	datab => \RAM|ALT_INV_memRAM~1609_q\,
	datac => \RAM|ALT_INV_memRAM~1641_q\,
	datad => \RAM|ALT_INV_memRAM~1673_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2132_combout\);

\RAM|memRAM~2133\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2133_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2132_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2131_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2130_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2129_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2129_combout\,
	datab => \RAM|ALT_INV_memRAM~2130_combout\,
	datac => \RAM|ALT_INV_memRAM~2131_combout\,
	datad => \RAM|ALT_INV_memRAM~2132_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2133_combout\);

\RAM|memRAM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~169_q\);

\RAM|memRAM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~201_q\);

\RAM|memRAM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~233_q\);

\RAM|memRAM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~265_q\);

\RAM|memRAM~2134\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2134_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~265_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~233_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~201_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~169_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~169_q\,
	datab => \RAM|ALT_INV_memRAM~201_q\,
	datac => \RAM|ALT_INV_memRAM~233_q\,
	datad => \RAM|ALT_INV_memRAM~265_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2134_combout\);

\RAM|memRAM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~681_q\);

\RAM|memRAM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~713_q\);

\RAM|memRAM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~745_q\);

\RAM|memRAM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~777_q\);

\RAM|memRAM~2135\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2135_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~777_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~745_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~713_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~681_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~681_q\,
	datab => \RAM|ALT_INV_memRAM~713_q\,
	datac => \RAM|ALT_INV_memRAM~745_q\,
	datad => \RAM|ALT_INV_memRAM~777_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2135_combout\);

\RAM|memRAM~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1193_q\);

\RAM|memRAM~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1225_q\);

\RAM|memRAM~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1257_q\);

\RAM|memRAM~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1289_q\);

\RAM|memRAM~2136\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2136_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1289_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1257_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1225_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1193_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1193_q\,
	datab => \RAM|ALT_INV_memRAM~1225_q\,
	datac => \RAM|ALT_INV_memRAM~1257_q\,
	datad => \RAM|ALT_INV_memRAM~1289_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2136_combout\);

\RAM|memRAM~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1705_q\);

\RAM|memRAM~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1737_q\);

\RAM|memRAM~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1769_q\);

\RAM|memRAM~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1801_q\);

\RAM|memRAM~2137\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2137_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1801_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1769_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1737_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1705_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1705_q\,
	datab => \RAM|ALT_INV_memRAM~1737_q\,
	datac => \RAM|ALT_INV_memRAM~1769_q\,
	datad => \RAM|ALT_INV_memRAM~1801_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2137_combout\);

\RAM|memRAM~2138\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2138_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2137_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2136_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2135_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2134_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2134_combout\,
	datab => \RAM|ALT_INV_memRAM~2135_combout\,
	datac => \RAM|ALT_INV_memRAM~2136_combout\,
	datad => \RAM|ALT_INV_memRAM~2137_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2138_combout\);

\RAM|memRAM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~297_q\);

\RAM|memRAM~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~809_q\);

\RAM|memRAM~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1321_q\);

\RAM|memRAM~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1833_q\);

\RAM|memRAM~2139\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2139_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1833_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1321_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~809_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~297_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~297_q\,
	datab => \RAM|ALT_INV_memRAM~809_q\,
	datac => \RAM|ALT_INV_memRAM~1321_q\,
	datad => \RAM|ALT_INV_memRAM~1833_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2139_combout\);

\RAM|memRAM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~329_q\);

\RAM|memRAM~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~841_q\);

\RAM|memRAM~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1353_q\);

\RAM|memRAM~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1865_q\);

\RAM|memRAM~2140\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2140_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1865_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1353_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~841_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~329_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~329_q\,
	datab => \RAM|ALT_INV_memRAM~841_q\,
	datac => \RAM|ALT_INV_memRAM~1353_q\,
	datad => \RAM|ALT_INV_memRAM~1865_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2140_combout\);

\RAM|memRAM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~361_q\);

\RAM|memRAM~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~873_q\);

\RAM|memRAM~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1385_q\);

\RAM|memRAM~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1897_q\);

\RAM|memRAM~2141\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2141_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1897_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1385_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~873_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~361_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~361_q\,
	datab => \RAM|ALT_INV_memRAM~873_q\,
	datac => \RAM|ALT_INV_memRAM~1385_q\,
	datad => \RAM|ALT_INV_memRAM~1897_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2141_combout\);

\RAM|memRAM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~393_q\);

\RAM|memRAM~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~905_q\);

\RAM|memRAM~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1417_q\);

\RAM|memRAM~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1929_q\);

\RAM|memRAM~2142\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2142_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1929_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~1417_q\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~905_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~393_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~393_q\,
	datab => \RAM|ALT_INV_memRAM~905_q\,
	datac => \RAM|ALT_INV_memRAM~1417_q\,
	datad => \RAM|ALT_INV_memRAM~1929_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2142_combout\);

\RAM|memRAM~2143\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2143_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2142_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2141_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2140_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2139_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2139_combout\,
	datab => \RAM|ALT_INV_memRAM~2140_combout\,
	datac => \RAM|ALT_INV_memRAM~2141_combout\,
	datad => \RAM|ALT_INV_memRAM~2142_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2143_combout\);

\RAM|memRAM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~425_q\);

\RAM|memRAM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~457_q\);

\RAM|memRAM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~489_q\);

\RAM|memRAM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~521_q\);

\RAM|memRAM~2144\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2144_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~521_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~489_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~457_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~425_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~425_q\,
	datab => \RAM|ALT_INV_memRAM~457_q\,
	datac => \RAM|ALT_INV_memRAM~489_q\,
	datad => \RAM|ALT_INV_memRAM~521_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2144_combout\);

\RAM|memRAM~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~937_q\);

\RAM|memRAM~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~969_q\);

\RAM|memRAM~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1001_q\);

\RAM|memRAM~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1033_q\);

\RAM|memRAM~2145\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2145_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1033_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1001_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~969_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~937_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~937_q\,
	datab => \RAM|ALT_INV_memRAM~969_q\,
	datac => \RAM|ALT_INV_memRAM~1001_q\,
	datad => \RAM|ALT_INV_memRAM~1033_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2145_combout\);

\RAM|memRAM~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1449_q\);

\RAM|memRAM~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1481_q\);

\RAM|memRAM~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1513_q\);

\RAM|memRAM~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1545_q\);

\RAM|memRAM~2146\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2146_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1545_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1513_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1481_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1449_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1449_q\,
	datab => \RAM|ALT_INV_memRAM~1481_q\,
	datac => \RAM|ALT_INV_memRAM~1513_q\,
	datad => \RAM|ALT_INV_memRAM~1545_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2146_combout\);

\RAM|memRAM~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1961_q\);

\RAM|memRAM~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1993_q\);

\RAM|memRAM~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2025_q\);

\RAM|memRAM~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(98),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2057_q\);

\RAM|memRAM~2147\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2147_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2057_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2025_q\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~1993_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~1961_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1961_q\,
	datab => \RAM|ALT_INV_memRAM~1993_q\,
	datac => \RAM|ALT_INV_memRAM~2025_q\,
	datad => \RAM|ALT_INV_memRAM~2057_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2147_combout\);

\RAM|memRAM~2148\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2148_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2147_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2146_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2145_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2144_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2144_combout\,
	datab => \RAM|ALT_INV_memRAM~2145_combout\,
	datac => \RAM|ALT_INV_memRAM~2146_combout\,
	datad => \RAM|ALT_INV_memRAM~2147_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2148_combout\);

\RAM|memRAM~2149\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2149_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2148_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2143_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~2138_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2133_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2133_combout\,
	datab => \RAM|ALT_INV_memRAM~2138_combout\,
	datac => \RAM|ALT_INV_memRAM~2143_combout\,
	datad => \RAM|ALT_INV_memRAM~2148_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2149_combout\);

\R_MEM_WB|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2149_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(98));

\R_MEM_WB|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(130),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(66));

\R_EX_MEM|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(2),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(2));

\R_MEM_WB|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(2),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(2));

\M_DD_ESCR|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[2]~2_combout\ = ( \R_MEM_WB|DOUT\(2) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(66)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(98))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(2) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(66)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(98))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(98),
	datad => \R_MEM_WB|ALT_INV_DOUT\(66),
	datae => \R_MEM_WB|ALT_INV_DOUT\(2),
	combout => \M_DD_ESCR|saida_MUX[2]~2_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\B_REG|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[2]~2_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~41_q\);

\B_REG|registrador_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(13));

\B_REG|saidaA[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[2]~6_combout\ = ( \B_REG|registrador_rtl_0_bypass\(13) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~41_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(13) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~41_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~41_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(13),
	combout => \B_REG|saidaA[2]~6_combout\);

\B_REG|saidaA[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[2]~7_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[2]~6_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[2]~2_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[2]~6_combout\,
	combout => \B_REG|saidaA[2]~7_combout\);

\R_EX_MEM|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~1_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(66));

\M_PROX_PC|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[2]~2_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(32) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[2]~7_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(66) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[2]~7_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(32),
	datac => \INC_PC4|ALT_INV_Add0~1_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(66),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[2]~2_combout\);

\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[2]~2_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

\ROM|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~1_combout\ = ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (((!\PC|DOUT\(4)) # (!\PC|DOUT\(5))))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(4) & ((!\PC|DOUT\(5)))) # (\PC|DOUT\(4) & (!\PC|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010100100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~1_combout\);

\REG_IF_ID|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~1_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(61));

\UNI_CTRL|smULAMem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|smULAMem~0_combout\ = ( \REG_IF_ID|DOUT\(58) & ( (!\REG_IF_ID|DOUT\(63) & (\REG_IF_ID|DOUT\(59) & (!\REG_IF_ID|DOUT\(61) $ (\REG_IF_ID|DOUT\(60))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000001000000000000000000000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	combout => \UNI_CTRL|smULAMem~0_combout\);

\REG_ID_EX|DOUT[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \UNI_CTRL|smULAMem~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID_EX|DOUT\(165));

\R_EX_MEM|DOUT[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(165),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(166));

\R_MEM_WB|DOUT[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(166),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(134));

\R_EX_MEM|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(67),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(99));

\RAM|memRAM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~42_q\);

\RAM|memRAM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~170_q\);

\RAM|memRAM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~298_q\);

\RAM|memRAM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~426_q\);

\RAM|memRAM~2150\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2150_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~426_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~298_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~170_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~42_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~42_q\,
	datab => \RAM|ALT_INV_memRAM~170_q\,
	datac => \RAM|ALT_INV_memRAM~298_q\,
	datad => \RAM|ALT_INV_memRAM~426_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2150_combout\);

\RAM|memRAM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~74_q\);

\RAM|memRAM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~202_q\);

\RAM|memRAM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~330_q\);

\RAM|memRAM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~458_q\);

\RAM|memRAM~2151\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2151_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~458_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~330_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~202_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~74_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~74_q\,
	datab => \RAM|ALT_INV_memRAM~202_q\,
	datac => \RAM|ALT_INV_memRAM~330_q\,
	datad => \RAM|ALT_INV_memRAM~458_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2151_combout\);

\RAM|memRAM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~106_q\);

\RAM|memRAM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~234_q\);

\RAM|memRAM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~362_q\);

\RAM|memRAM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~490_q\);

\RAM|memRAM~2152\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2152_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~490_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~362_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~234_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~106_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~106_q\,
	datab => \RAM|ALT_INV_memRAM~234_q\,
	datac => \RAM|ALT_INV_memRAM~362_q\,
	datad => \RAM|ALT_INV_memRAM~490_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2152_combout\);

\RAM|memRAM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~138_q\);

\RAM|memRAM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~266_q\);

\RAM|memRAM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~394_q\);

\RAM|memRAM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~522_q\);

\RAM|memRAM~2153\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2153_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~522_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~394_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~266_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~138_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~138_q\,
	datab => \RAM|ALT_INV_memRAM~266_q\,
	datac => \RAM|ALT_INV_memRAM~394_q\,
	datad => \RAM|ALT_INV_memRAM~522_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2153_combout\);

\RAM|memRAM~2154\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2154_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2153_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2152_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2151_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2150_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2150_combout\,
	datab => \RAM|ALT_INV_memRAM~2151_combout\,
	datac => \RAM|ALT_INV_memRAM~2152_combout\,
	datad => \RAM|ALT_INV_memRAM~2153_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2154_combout\);

\RAM|memRAM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~554_q\);

\RAM|memRAM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~682_q\);

\RAM|memRAM~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~810_q\);

\RAM|memRAM~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~938_q\);

\RAM|memRAM~2155\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2155_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~938_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~810_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~682_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~554_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~554_q\,
	datab => \RAM|ALT_INV_memRAM~682_q\,
	datac => \RAM|ALT_INV_memRAM~810_q\,
	datad => \RAM|ALT_INV_memRAM~938_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2155_combout\);

\RAM|memRAM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~586_q\);

\RAM|memRAM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~714_q\);

\RAM|memRAM~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~842_q\);

\RAM|memRAM~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~970_q\);

\RAM|memRAM~2156\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2156_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~970_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~842_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~714_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~586_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~586_q\,
	datab => \RAM|ALT_INV_memRAM~714_q\,
	datac => \RAM|ALT_INV_memRAM~842_q\,
	datad => \RAM|ALT_INV_memRAM~970_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2156_combout\);

\RAM|memRAM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~618_q\);

\RAM|memRAM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~746_q\);

\RAM|memRAM~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~874_q\);

\RAM|memRAM~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1002_q\);

\RAM|memRAM~2157\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2157_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1002_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~874_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~746_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~618_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~618_q\,
	datab => \RAM|ALT_INV_memRAM~746_q\,
	datac => \RAM|ALT_INV_memRAM~874_q\,
	datad => \RAM|ALT_INV_memRAM~1002_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2157_combout\);

\RAM|memRAM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~650_q\);

\RAM|memRAM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~778_q\);

\RAM|memRAM~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~906_q\);

\RAM|memRAM~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1034_q\);

\RAM|memRAM~2158\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2158_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1034_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~906_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~778_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~650_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~650_q\,
	datab => \RAM|ALT_INV_memRAM~778_q\,
	datac => \RAM|ALT_INV_memRAM~906_q\,
	datad => \RAM|ALT_INV_memRAM~1034_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2158_combout\);

\RAM|memRAM~2159\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2159_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2158_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2157_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2156_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2155_combout\,
	datab => \RAM|ALT_INV_memRAM~2156_combout\,
	datac => \RAM|ALT_INV_memRAM~2157_combout\,
	datad => \RAM|ALT_INV_memRAM~2158_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2159_combout\);

\RAM|memRAM~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1066_q\);

\RAM|memRAM~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1194_q\);

\RAM|memRAM~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1322_q\);

\RAM|memRAM~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1450_q\);

\RAM|memRAM~2160\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2160_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1450_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1322_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1194_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1066_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1066_q\,
	datab => \RAM|ALT_INV_memRAM~1194_q\,
	datac => \RAM|ALT_INV_memRAM~1322_q\,
	datad => \RAM|ALT_INV_memRAM~1450_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2160_combout\);

\RAM|memRAM~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1098_q\);

\RAM|memRAM~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1226_q\);

\RAM|memRAM~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1354_q\);

\RAM|memRAM~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1482_q\);

\RAM|memRAM~2161\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2161_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1482_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1354_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1226_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1098_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1098_q\,
	datab => \RAM|ALT_INV_memRAM~1226_q\,
	datac => \RAM|ALT_INV_memRAM~1354_q\,
	datad => \RAM|ALT_INV_memRAM~1482_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2161_combout\);

\RAM|memRAM~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1130_q\);

\RAM|memRAM~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1258_q\);

\RAM|memRAM~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1386_q\);

\RAM|memRAM~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1514_q\);

\RAM|memRAM~2162\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2162_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1514_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1386_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1258_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1130_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1130_q\,
	datab => \RAM|ALT_INV_memRAM~1258_q\,
	datac => \RAM|ALT_INV_memRAM~1386_q\,
	datad => \RAM|ALT_INV_memRAM~1514_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2162_combout\);

\RAM|memRAM~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1162_q\);

\RAM|memRAM~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1290_q\);

\RAM|memRAM~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1418_q\);

\RAM|memRAM~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1546_q\);

\RAM|memRAM~2163\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2163_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1546_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1418_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1290_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1162_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1162_q\,
	datab => \RAM|ALT_INV_memRAM~1290_q\,
	datac => \RAM|ALT_INV_memRAM~1418_q\,
	datad => \RAM|ALT_INV_memRAM~1546_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2163_combout\);

\RAM|memRAM~2164\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2164_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2163_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2162_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2161_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2160_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2160_combout\,
	datab => \RAM|ALT_INV_memRAM~2161_combout\,
	datac => \RAM|ALT_INV_memRAM~2162_combout\,
	datad => \RAM|ALT_INV_memRAM~2163_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2164_combout\);

\RAM|memRAM~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1578_q\);

\RAM|memRAM~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1706_q\);

\RAM|memRAM~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1834_q\);

\RAM|memRAM~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1962_q\);

\RAM|memRAM~2165\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2165_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1962_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1834_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1706_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1578_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1578_q\,
	datab => \RAM|ALT_INV_memRAM~1706_q\,
	datac => \RAM|ALT_INV_memRAM~1834_q\,
	datad => \RAM|ALT_INV_memRAM~1962_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2165_combout\);

\RAM|memRAM~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1610_q\);

\RAM|memRAM~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1738_q\);

\RAM|memRAM~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1866_q\);

\RAM|memRAM~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1994_q\);

\RAM|memRAM~2166\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2166_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1994_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1866_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1738_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1610_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1610_q\,
	datab => \RAM|ALT_INV_memRAM~1738_q\,
	datac => \RAM|ALT_INV_memRAM~1866_q\,
	datad => \RAM|ALT_INV_memRAM~1994_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2166_combout\);

\RAM|memRAM~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1642_q\);

\RAM|memRAM~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1770_q\);

\RAM|memRAM~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1898_q\);

\RAM|memRAM~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2026_q\);

\RAM|memRAM~2167\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2167_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2026_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1898_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1770_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1642_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1642_q\,
	datab => \RAM|ALT_INV_memRAM~1770_q\,
	datac => \RAM|ALT_INV_memRAM~1898_q\,
	datad => \RAM|ALT_INV_memRAM~2026_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2167_combout\);

\RAM|memRAM~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1674_q\);

\RAM|memRAM~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1802_q\);

\RAM|memRAM~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~1930_q\);

\RAM|memRAM~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(99),
	ena => \RAM|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|memRAM~2058_q\);

\RAM|memRAM~2168\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2168_combout\ = ( \R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~2058_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( \R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1930_q\ ) ) ) # ( \R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( 
-- \RAM|memRAM~1802_q\ ) ) ) # ( !\R_EX_MEM|DOUT\(132) & ( !\R_EX_MEM|DOUT\(133) & ( \RAM|memRAM~1674_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~1674_q\,
	datab => \RAM|ALT_INV_memRAM~1802_q\,
	datac => \RAM|ALT_INV_memRAM~1930_q\,
	datad => \RAM|ALT_INV_memRAM~2058_q\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(132),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(133),
	combout => \RAM|memRAM~2168_combout\);

\RAM|memRAM~2169\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2169_combout\ = ( \R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2168_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( \R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2167_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( 
-- \RAM|memRAM~2166_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(130) & ( !\R_EX_MEM|DOUT\(131) & ( \RAM|memRAM~2165_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2165_combout\,
	datab => \RAM|ALT_INV_memRAM~2166_combout\,
	datac => \RAM|ALT_INV_memRAM~2167_combout\,
	datad => \RAM|ALT_INV_memRAM~2168_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(130),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(131),
	combout => \RAM|memRAM~2169_combout\);

\RAM|memRAM~2170\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|memRAM~2170_combout\ = ( \R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2169_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( \R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2164_combout\ ) ) ) # ( \R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( 
-- \RAM|memRAM~2159_combout\ ) ) ) # ( !\R_EX_MEM|DOUT\(134) & ( !\R_EX_MEM|DOUT\(135) & ( \RAM|memRAM~2154_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ALT_INV_memRAM~2154_combout\,
	datab => \RAM|ALT_INV_memRAM~2159_combout\,
	datac => \RAM|ALT_INV_memRAM~2164_combout\,
	datad => \RAM|ALT_INV_memRAM~2169_combout\,
	datae => \R_EX_MEM|ALT_INV_DOUT\(134),
	dataf => \R_EX_MEM|ALT_INV_DOUT\(135),
	combout => \RAM|memRAM~2170_combout\);

\R_MEM_WB|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \RAM|memRAM~2170_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(99));

\R_MEM_WB|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(131),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(67));

\R_EX_MEM|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \REG_ID_EX|DOUT\(3),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(3));

\R_MEM_WB|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \R_EX_MEM|DOUT\(3),
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_MEM_WB|DOUT\(3));

\M_DD_ESCR|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_DD_ESCR|saida_MUX[3]~3_combout\ = ( \R_MEM_WB|DOUT\(3) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(67)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(99))))) # (\R_MEM_WB|DOUT\(134) & (!\R_MEM_WB|DOUT\(133))) ) ) # ( 
-- !\R_MEM_WB|DOUT\(3) & ( (!\R_MEM_WB|DOUT\(134) & ((!\R_MEM_WB|DOUT\(133) & ((\R_MEM_WB|DOUT\(67)))) # (\R_MEM_WB|DOUT\(133) & (\R_MEM_WB|DOUT\(99))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_MEM_WB|ALT_INV_DOUT\(134),
	datab => \R_MEM_WB|ALT_INV_DOUT\(133),
	datac => \R_MEM_WB|ALT_INV_DOUT\(99),
	datad => \R_MEM_WB|ALT_INV_DOUT\(67),
	datae => \R_MEM_WB|ALT_INV_DOUT\(3),
	combout => \M_DD_ESCR|saida_MUX[3]~3_combout\);

\B_REG|registrador_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bancoReg:B_REG|altsyncram:registrador_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \R_MEM_WB|DOUT\(135),
	portbre => VCC,
	clk0 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	clk1 => \gravar:EDGE_DETECT_CLK|saida~combout\,
	ena0 => \R_MEM_WB|DOUT\(135),
	portadatain => \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \B_REG|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\B_REG|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[3]~3_combout\,
	ena => \B_REG|registrador~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador~42_q\);

\B_REG|registrador_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_DD_ESCR|saida_MUX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B_REG|registrador_rtl_0_bypass\(14));

\B_REG|saidaA[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[3]~8_combout\ = ( \B_REG|registrador_rtl_0_bypass\(14) & ( (!\B_REG|saidaA[18]~0_combout\ & (((\B_REG|registrador~42_q\)) # (\B_REG|saidaA[18]~1_combout\))) # (\B_REG|saidaA[18]~0_combout\ & (\B_REG|saidaA[18]~1_combout\ & 
-- (\B_REG|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\))) ) ) # ( !\B_REG|registrador_rtl_0_bypass\(14) & ( (!\B_REG|saidaA[18]~0_combout\ & (!\B_REG|saidaA[18]~1_combout\ & ((\B_REG|registrador~42_q\)))) # (\B_REG|saidaA[18]~0_combout\ & 
-- (\B_REG|saidaA[18]~1_combout\ & (\B_REG|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101100000001100010010010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[18]~0_combout\,
	datab => \B_REG|ALT_INV_saidaA[18]~1_combout\,
	datac => \B_REG|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \B_REG|ALT_INV_registrador~42_q\,
	datae => \B_REG|ALT_INV_registrador_rtl_0_bypass\(14),
	combout => \B_REG|saidaA[3]~8_combout\);

\B_REG|saidaA[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \B_REG|saidaA[3]~9_combout\ = (!\B_REG|Equal5~1_combout\ & ((\B_REG|saidaA[3]~8_combout\))) # (\B_REG|Equal5~1_combout\ & (\M_DD_ESCR|saida_MUX[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_DD_ESCR|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \B_REG|ALT_INV_Equal5~1_combout\,
	datac => \B_REG|ALT_INV_saidaA[3]~8_combout\,
	combout => \B_REG|saidaA[3]~9_combout\);

\R_EX_MEM|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \Add0~5_sumout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R_EX_MEM|DOUT\(67));

\M_PROX_PC|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[3]~3_combout\ = ( \PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \REG_IF_ID|DOUT\(33) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( \PC|DOUT[5]~0_combout\ & ( \B_REG|saidaA[3]~9_combout\ ) ) ) # ( \PC|DOUT[5]~2_combout\ & ( 
-- !\PC|DOUT[5]~0_combout\ & ( \R_EX_MEM|DOUT\(67) ) ) ) # ( !\PC|DOUT[5]~2_combout\ & ( !\PC|DOUT[5]~0_combout\ & ( \INC_PC4|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|ALT_INV_saidaA[3]~9_combout\,
	datab => \REG_IF_ID|ALT_INV_DOUT\(33),
	datac => \INC_PC4|ALT_INV_Add0~5_sumout\,
	datad => \R_EX_MEM|ALT_INV_DOUT\(67),
	datae => \PC|ALT_INV_DOUT[5]~2_combout\,
	dataf => \PC|ALT_INV_DOUT[5]~0_combout\,
	combout => \M_PROX_PC|saida_MUX[3]~3_combout\);

\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[3]~3_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

\ROM|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~0_combout\ = ( !\PC|DOUT\(7) & ( (\PC|DOUT\(3) & (!\PC|DOUT\(4) & (\PC|DOUT\(5) & !\PC|DOUT\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(5),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(7),
	combout => \ROM|memROM~0_combout\);

\REG_IF_ID|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \ROM|memROM~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_IF_ID|DOUT\(63));

\UNI_CTRL|pControle[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \UNI_CTRL|pControle\(13) = ( !\REG_IF_ID|DOUT\(58) & ( \UNI_CTRL|pControle[13]~0_combout\ & ( (!\REG_IF_ID|DOUT\(63) & (!\REG_IF_ID|DOUT\(61) & (!\REG_IF_ID|DOUT\(59) & !\REG_IF_ID|DOUT\(60)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_IF_ID|ALT_INV_DOUT\(63),
	datab => \REG_IF_ID|ALT_INV_DOUT\(61),
	datac => \REG_IF_ID|ALT_INV_DOUT\(59),
	datad => \REG_IF_ID|ALT_INV_DOUT\(60),
	datae => \REG_IF_ID|ALT_INV_DOUT\(58),
	dataf => \UNI_CTRL|ALT_INV_pControle[13]~0_combout\,
	combout => \UNI_CTRL|pControle\(13));

\M_PROX_PC|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_PROX_PC|saida_MUX[0]~0_combout\ = (!\R_EX_MEM|DOUT\(64) & (\UNI_CTRL|pControle\(13) & ((\B_REG|saidaA[0]~3_combout\)))) # (\R_EX_MEM|DOUT\(64) & ((!\PC|DOUT[5]~0_combout\) # ((\UNI_CTRL|pControle\(13) & \B_REG|saidaA[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110011010100000111001101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \R_EX_MEM|ALT_INV_DOUT\(64),
	datab => \UNI_CTRL|ALT_INV_pControle\(13),
	datac => \PC|ALT_INV_DOUT[5]~0_combout\,
	datad => \B_REG|ALT_INV_saidaA[0]~3_combout\,
	combout => \M_PROX_PC|saida_MUX[0]~0_combout\);

\PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \gravar:EDGE_DETECT_CLK|saida~combout\,
	d => \M_PROX_PC|saida_MUX[0]~0_combout\,
	clrn => \gravar:EDGE_DETECT_RESET|ALT_INV_saida~combout\,
	ena => \PC|DOUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(0));

\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\M_HEX|saida_MUX[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[24]~0_combout\ = ( \INC_PC4|Add0~89_sumout\ & ( \PC|DOUT\(24) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit24|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[24]~24_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~89_sumout\ & ( \PC|DOUT\(24) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit24|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[24]~24_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~89_sumout\ & ( !\PC|DOUT\(24) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit24|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[24]~24_combout\)))) ) ) ) # ( !\INC_PC4|Add0~89_sumout\ 
-- & ( !\PC|DOUT\(24) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit24|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[24]~24_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit24|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[24]~24_combout\,
	datae => \INC_PC4|ALT_INV_Add0~89_sumout\,
	dataf => \PC|ALT_INV_DOUT\(24),
	combout => \M_HEX|saida_MUX[24]~0_combout\);

\M_HEX|saida_MUX[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[25]~1_combout\ = ( \INC_PC4|Add0~93_sumout\ & ( \PC|DOUT\(25) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit25|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[25]~25_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~93_sumout\ & ( \PC|DOUT\(25) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit25|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[25]~25_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~93_sumout\ & ( !\PC|DOUT\(25) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit25|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[25]~25_combout\)))) ) ) ) # ( !\INC_PC4|Add0~93_sumout\ 
-- & ( !\PC|DOUT\(25) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit25|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[25]~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit25|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[25]~25_combout\,
	datae => \INC_PC4|ALT_INV_Add0~93_sumout\,
	dataf => \PC|ALT_INV_DOUT\(25),
	combout => \M_HEX|saida_MUX[25]~1_combout\);

\M_HEX|saida_MUX[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[26]~2_combout\ = ( \INC_PC4|Add0~97_sumout\ & ( \PC|DOUT\(26) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit26|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[26]~26_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~97_sumout\ & ( \PC|DOUT\(26) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit26|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[26]~26_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~97_sumout\ & ( !\PC|DOUT\(26) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit26|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[26]~26_combout\)))) ) ) ) # ( !\INC_PC4|Add0~97_sumout\ 
-- & ( !\PC|DOUT\(26) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit26|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[26]~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit26|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[26]~26_combout\,
	datae => \INC_PC4|ALT_INV_Add0~97_sumout\,
	dataf => \PC|ALT_INV_DOUT\(26),
	combout => \M_HEX|saida_MUX[26]~2_combout\);

\M_HEX|saida_MUX[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[27]~3_combout\ = ( \INC_PC4|Add0~101_sumout\ & ( \PC|DOUT\(27) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit27|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[27]~27_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~101_sumout\ & ( \PC|DOUT\(27) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit27|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[27]~27_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~101_sumout\ & ( !\PC|DOUT\(27) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit27|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[27]~27_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~101_sumout\ & ( !\PC|DOUT\(27) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit27|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[27]~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit27|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[27]~27_combout\,
	datae => \INC_PC4|ALT_INV_Add0~101_sumout\,
	dataf => \PC|ALT_INV_DOUT\(27),
	combout => \M_HEX|saida_MUX[27]~3_combout\);

\M_HEX|saida_MUX[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[28]~4_combout\ = ( \INC_PC4|Add0~105_sumout\ & ( \PC|DOUT\(28) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit28|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[28]~28_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~105_sumout\ & ( \PC|DOUT\(28) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit28|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[28]~28_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~105_sumout\ & ( !\PC|DOUT\(28) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit28|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[28]~28_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~105_sumout\ & ( !\PC|DOUT\(28) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit28|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[28]~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit28|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[28]~28_combout\,
	datae => \INC_PC4|ALT_INV_Add0~105_sumout\,
	dataf => \PC|ALT_INV_DOUT\(28),
	combout => \M_HEX|saida_MUX[28]~4_combout\);

\M_HEX|saida_MUX[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[29]~5_combout\ = ( \INC_PC4|Add0~109_sumout\ & ( \PC|DOUT\(29) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[29]~29_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~109_sumout\ & ( \PC|DOUT\(29) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[29]~29_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~109_sumout\ & ( !\PC|DOUT\(29) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[29]~29_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~109_sumout\ & ( !\PC|DOUT\(29) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[29]~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[29]~29_combout\,
	datae => \INC_PC4|ALT_INV_Add0~109_sumout\,
	dataf => \PC|ALT_INV_DOUT\(29),
	combout => \M_HEX|saida_MUX[29]~5_combout\);

\M_HEX|saida_MUX[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[30]~6_combout\ = ( \INC_PC4|Add0~113_sumout\ & ( \PC|DOUT\(30) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit30|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[30]~30_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~113_sumout\ & ( \PC|DOUT\(30) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit30|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[30]~30_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~113_sumout\ & ( !\PC|DOUT\(30) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit30|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[30]~30_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~113_sumout\ & ( !\PC|DOUT\(30) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit30|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[30]~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit30|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[30]~30_combout\,
	datae => \INC_PC4|ALT_INV_Add0~113_sumout\,
	dataf => \PC|ALT_INV_DOUT\(30),
	combout => \M_HEX|saida_MUX[30]~6_combout\);

\M_HEX|saida_MUX[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[31]~7_combout\ = ( \INC_PC4|Add0~117_sumout\ & ( \PC|DOUT\(31) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[31]~31_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~117_sumout\ & ( \PC|DOUT\(31) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[31]~31_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~117_sumout\ & ( !\PC|DOUT\(31) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[31]~31_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~117_sumout\ & ( !\PC|DOUT\(31) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[31]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit31|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[31]~31_combout\,
	datae => \INC_PC4|ALT_INV_Add0~117_sumout\,
	dataf => \PC|ALT_INV_DOUT\(31),
	combout => \M_HEX|saida_MUX[31]~7_combout\);

\ULA|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~9_combout\ = (!\ULA|bit00|MUX_RESULT|saida_MUX~1_combout\ & (!\ULA|bit29|MUX_RESULT|saida_MUX~1_combout\ & (!\ULA|bit31|MUX_RESULT|saida_MUX~0_combout\ & \ULA|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datab => \ULA|bit29|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datac => \ULA|bit31|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \ULA|ALT_INV_Equal0~8_combout\,
	combout => \ULA|Equal0~9_combout\);

\M_HEX|saida_MUX[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[1]~8_combout\ = (!\SW[0]~input_o\ & (\ULA|bit01|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit01|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datab => \M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	combout => \M_HEX|saida_MUX[1]~8_combout\);

\M_HEX|saida_MUX[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[3]~9_combout\ = ( \INC_PC4|Add0~5_sumout\ & ( \PC|DOUT\(3) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit03|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[3]~3_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~5_sumout\ & ( \PC|DOUT\(3) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit03|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[3]~3_combout\)))) ) ) ) # ( \INC_PC4|Add0~5_sumout\ & ( 
-- !\PC|DOUT\(3) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit03|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[3]~3_combout\)))) ) ) ) # ( !\INC_PC4|Add0~5_sumout\ & ( !\PC|DOUT\(3) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit03|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[3]~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit03|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[3]~3_combout\,
	datae => \INC_PC4|ALT_INV_Add0~5_sumout\,
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \M_HEX|saida_MUX[3]~9_combout\);

\M_HEX|saida_MUX[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[0]~10_combout\ = ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (\ULA|bit00|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[0]~0_combout\))) ) ) # ( !\SW[1]~input_o\ & ( \PC|DOUT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110000111101010101010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(0),
	datab => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datac => \M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	combout => \M_HEX|saida_MUX[0]~10_combout\);

\M_HEX|saida_MUX[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[2]~11_combout\ = ( \INC_PC4|Add0~1_sumout\ & ( \PC|DOUT\(2) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit02|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[2]~2_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~1_sumout\ & ( \PC|DOUT\(2) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit02|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[2]~2_combout\)))) ) ) ) # ( \INC_PC4|Add0~1_sumout\ & ( 
-- !\PC|DOUT\(2) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit02|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[2]~2_combout\)))) ) ) ) # ( !\INC_PC4|Add0~1_sumout\ & ( !\PC|DOUT\(2) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit02|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit02|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[2]~2_combout\,
	datae => \INC_PC4|ALT_INV_Add0~1_sumout\,
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \M_HEX|saida_MUX[2]~11_combout\);

\DEC_HEX0|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[0]~0_combout\ = ( \M_HEX|saida_MUX[0]~10_combout\ & ( \M_HEX|saida_MUX[2]~11_combout\ & ( (\M_HEX|saida_MUX[3]~9_combout\ & ((!\SW[1]~input_o\ & ((!\PC|DOUT\(1)))) # (\SW[1]~input_o\ & (!\M_HEX|saida_MUX[1]~8_combout\)))) ) ) ) # ( 
-- !\M_HEX|saida_MUX[0]~10_combout\ & ( \M_HEX|saida_MUX[2]~11_combout\ & ( (!\M_HEX|saida_MUX[3]~9_combout\ & ((!\SW[1]~input_o\ & ((!\PC|DOUT\(1)))) # (\SW[1]~input_o\ & (!\M_HEX|saida_MUX[1]~8_combout\)))) ) ) ) # ( \M_HEX|saida_MUX[0]~10_combout\ & ( 
-- !\M_HEX|saida_MUX[2]~11_combout\ & ( !\M_HEX|saida_MUX[3]~9_combout\ $ (((!\SW[1]~input_o\ & ((\PC|DOUT\(1)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[1]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010100011010111001010000000000000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[1]~8_combout\,
	datab => \PC|ALT_INV_DOUT\(1),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	datae => \M_HEX|ALT_INV_saida_MUX[0]~10_combout\,
	dataf => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	combout => \DEC_HEX0|rascSaida7seg[0]~0_combout\);

\M_HEX|saida_MUX[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[1]~12_combout\ = ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (\ULA|bit01|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[1]~1_combout\))) ) ) # ( !\SW[1]~input_o\ & ( \PC|DOUT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110000111101010101010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(1),
	datab => \ULA|bit01|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datac => \M_DD_ESCR|ALT_INV_saida_MUX[1]~1_combout\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	combout => \M_HEX|saida_MUX[1]~12_combout\);

\DEC_HEX0|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[3]~9_combout\ & (\M_HEX|saida_MUX[2]~11_combout\ & (!\M_HEX|saida_MUX[0]~10_combout\ $ (!\M_HEX|saida_MUX[1]~12_combout\)))) # (\M_HEX|saida_MUX[3]~9_combout\ & ((!\M_HEX|saida_MUX[0]~10_combout\ 
-- & (\M_HEX|saida_MUX[2]~11_combout\)) # (\M_HEX|saida_MUX[0]~10_combout\ & ((\M_HEX|saida_MUX[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011101000001100001110100000110000111010000011000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[0]~10_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	combout => \DEC_HEX0|rascSaida7seg[1]~1_combout\);

\DEC_HEX0|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[3]~9_combout\ & (!\M_HEX|saida_MUX[0]~10_combout\ & (!\M_HEX|saida_MUX[2]~11_combout\ & \M_HEX|saida_MUX[1]~12_combout\))) # (\M_HEX|saida_MUX[3]~9_combout\ & (\M_HEX|saida_MUX[2]~11_combout\ & 
-- ((!\M_HEX|saida_MUX[0]~10_combout\) # (\M_HEX|saida_MUX[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010000101000001001000010100000100100001010000010010000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[0]~10_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	combout => \DEC_HEX0|rascSaida7seg[2]~2_combout\);

\DEC_HEX0|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[1]~12_combout\ & (!\M_HEX|saida_MUX[3]~9_combout\ & (!\M_HEX|saida_MUX[0]~10_combout\ $ (!\M_HEX|saida_MUX[2]~11_combout\)))) # (\M_HEX|saida_MUX[1]~12_combout\ & 
-- ((!\M_HEX|saida_MUX[0]~10_combout\ & (!\M_HEX|saida_MUX[2]~11_combout\ & \M_HEX|saida_MUX[3]~9_combout\)) # (\M_HEX|saida_MUX[0]~10_combout\ & (\M_HEX|saida_MUX[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[0]~10_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	combout => \DEC_HEX0|rascSaida7seg[3]~3_combout\);

\M_HEX|saida_MUX[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[0]~13_combout\ = (!\SW[0]~input_o\ & (\ULA|bit00|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|bit00|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datab => \M_DD_ESCR|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	combout => \M_HEX|saida_MUX[0]~13_combout\);

\DEC_HEX0|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[4]~4_combout\ = ( \M_HEX|saida_MUX[1]~12_combout\ & ( \M_HEX|saida_MUX[2]~11_combout\ & ( (!\M_HEX|saida_MUX[3]~9_combout\ & ((!\SW[1]~input_o\ & ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\)))) ) ) ) # ( 
-- !\M_HEX|saida_MUX[1]~12_combout\ & ( \M_HEX|saida_MUX[2]~11_combout\ & ( !\M_HEX|saida_MUX[3]~9_combout\ ) ) ) # ( \M_HEX|saida_MUX[1]~12_combout\ & ( !\M_HEX|saida_MUX[2]~11_combout\ & ( (!\M_HEX|saida_MUX[3]~9_combout\ & ((!\SW[1]~input_o\ & 
-- ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\)))) ) ) ) # ( !\M_HEX|saida_MUX[1]~12_combout\ & ( !\M_HEX|saida_MUX[2]~11_combout\ & ( (!\SW[1]~input_o\ & ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000101000101010101010101010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \M_HEX|ALT_INV_saida_MUX[0]~13_combout\,
	datad => \PC|ALT_INV_DOUT\(0),
	datae => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	dataf => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	combout => \DEC_HEX0|rascSaida7seg[4]~4_combout\);

\DEC_HEX0|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[5]~5_combout\ = ( \M_HEX|saida_MUX[2]~11_combout\ & ( \M_HEX|saida_MUX[3]~9_combout\ & ( (!\M_HEX|saida_MUX[1]~12_combout\ & ((!\SW[1]~input_o\ & ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\)))) ) ) ) # ( 
-- \M_HEX|saida_MUX[2]~11_combout\ & ( !\M_HEX|saida_MUX[3]~9_combout\ & ( (\M_HEX|saida_MUX[1]~12_combout\ & ((!\SW[1]~input_o\ & ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\)))) ) ) ) # ( !\M_HEX|saida_MUX[2]~11_combout\ & ( 
-- !\M_HEX|saida_MUX[3]~9_combout\ & ( ((!\SW[1]~input_o\ & ((\PC|DOUT\(0)))) # (\SW[1]~input_o\ & (\M_HEX|saida_MUX[0]~13_combout\))) # (\M_HEX|saida_MUX[1]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010111111111000000000011010100000000000000000011010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[0]~13_combout\,
	datab => \PC|ALT_INV_DOUT\(0),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	datae => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	dataf => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	combout => \DEC_HEX0|rascSaida7seg[5]~5_combout\);

\DEC_HEX0|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX0|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[0]~10_combout\ & (!\M_HEX|saida_MUX[1]~12_combout\ & (!\M_HEX|saida_MUX[3]~9_combout\ $ (\M_HEX|saida_MUX[2]~11_combout\)))) # (\M_HEX|saida_MUX[0]~10_combout\ & (!\M_HEX|saida_MUX[3]~9_combout\ & 
-- (!\M_HEX|saida_MUX[2]~11_combout\ $ (\M_HEX|saida_MUX[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010000000010101001000000001010100100000000101010010000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[3]~9_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[0]~10_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[2]~11_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[1]~12_combout\,
	combout => \DEC_HEX0|rascSaida7seg[6]~6_combout\);

\M_HEX|saida_MUX[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[4]~14_combout\ = ( \INC_PC4|Add0~9_sumout\ & ( \PC|DOUT\(4) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit04|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[4]~4_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~9_sumout\ & ( \PC|DOUT\(4) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit04|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[4]~4_combout\)))) ) ) ) # ( \INC_PC4|Add0~9_sumout\ & ( 
-- !\PC|DOUT\(4) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit04|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[4]~4_combout\)))) ) ) ) # ( !\INC_PC4|Add0~9_sumout\ & ( !\PC|DOUT\(4) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit04|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[4]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit04|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[4]~4_combout\,
	datae => \INC_PC4|ALT_INV_Add0~9_sumout\,
	dataf => \PC|ALT_INV_DOUT\(4),
	combout => \M_HEX|saida_MUX[4]~14_combout\);

\M_HEX|saida_MUX[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[7]~15_combout\ = ( \INC_PC4|Add0~21_sumout\ & ( \PC|DOUT\(7) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit07|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[7]~7_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~21_sumout\ & ( \PC|DOUT\(7) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit07|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[7]~7_combout\)))) ) ) ) # ( \INC_PC4|Add0~21_sumout\ & 
-- ( !\PC|DOUT\(7) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit07|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[7]~7_combout\)))) ) ) ) # ( !\INC_PC4|Add0~21_sumout\ & ( !\PC|DOUT\(7) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit07|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[7]~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit07|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[7]~7_combout\,
	datae => \INC_PC4|ALT_INV_Add0~21_sumout\,
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \M_HEX|saida_MUX[7]~15_combout\);

\M_HEX|saida_MUX[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[5]~16_combout\ = ( \INC_PC4|Add0~13_sumout\ & ( \PC|DOUT\(5) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit05|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[5]~5_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~13_sumout\ & ( \PC|DOUT\(5) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit05|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[5]~5_combout\)))) ) ) ) # ( \INC_PC4|Add0~13_sumout\ & 
-- ( !\PC|DOUT\(5) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit05|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[5]~5_combout\)))) ) ) ) # ( !\INC_PC4|Add0~13_sumout\ & ( !\PC|DOUT\(5) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit05|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[5]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit05|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[5]~5_combout\,
	datae => \INC_PC4|ALT_INV_Add0~13_sumout\,
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \M_HEX|saida_MUX[5]~16_combout\);

\M_HEX|saida_MUX[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[6]~17_combout\ = ( \INC_PC4|Add0~17_sumout\ & ( \PC|DOUT\(6) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit06|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[6]~6_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~17_sumout\ & ( \PC|DOUT\(6) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit06|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[6]~6_combout\)))) ) ) ) # ( \INC_PC4|Add0~17_sumout\ & 
-- ( !\PC|DOUT\(6) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit06|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[6]~6_combout\)))) ) ) ) # ( !\INC_PC4|Add0~17_sumout\ & ( !\PC|DOUT\(6) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit06|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[6]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit06|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[6]~6_combout\,
	datae => \INC_PC4|ALT_INV_Add0~17_sumout\,
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \M_HEX|saida_MUX[6]~17_combout\);

\DEC_HEX1|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[0]~0_combout\ = (!\M_HEX|saida_MUX[7]~15_combout\ & (!\M_HEX|saida_MUX[5]~16_combout\ & (!\M_HEX|saida_MUX[4]~14_combout\ $ (!\M_HEX|saida_MUX[6]~17_combout\)))) # (\M_HEX|saida_MUX[7]~15_combout\ & (\M_HEX|saida_MUX[4]~14_combout\ 
-- & (!\M_HEX|saida_MUX[5]~16_combout\ $ (!\M_HEX|saida_MUX[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	combout => \DEC_HEX1|rascSaida7seg[0]~0_combout\);

\DEC_HEX1|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[7]~15_combout\ & (\M_HEX|saida_MUX[6]~17_combout\ & (!\M_HEX|saida_MUX[4]~14_combout\ $ (!\M_HEX|saida_MUX[5]~16_combout\)))) # (\M_HEX|saida_MUX[7]~15_combout\ & 
-- ((!\M_HEX|saida_MUX[4]~14_combout\ & ((\M_HEX|saida_MUX[6]~17_combout\))) # (\M_HEX|saida_MUX[4]~14_combout\ & (\M_HEX|saida_MUX[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	combout => \DEC_HEX1|rascSaida7seg[1]~1_combout\);

\DEC_HEX1|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[7]~15_combout\ & (!\M_HEX|saida_MUX[4]~14_combout\ & (\M_HEX|saida_MUX[5]~16_combout\ & !\M_HEX|saida_MUX[6]~17_combout\))) # (\M_HEX|saida_MUX[7]~15_combout\ & (\M_HEX|saida_MUX[6]~17_combout\ & 
-- ((!\M_HEX|saida_MUX[4]~14_combout\) # (\M_HEX|saida_MUX[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	combout => \DEC_HEX1|rascSaida7seg[2]~2_combout\);

\DEC_HEX1|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[5]~16_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\ & (!\M_HEX|saida_MUX[4]~14_combout\ $ (!\M_HEX|saida_MUX[6]~17_combout\)))) # (\M_HEX|saida_MUX[5]~16_combout\ & 
-- ((!\M_HEX|saida_MUX[4]~14_combout\ & (!\M_HEX|saida_MUX[6]~17_combout\ & \M_HEX|saida_MUX[7]~15_combout\)) # (\M_HEX|saida_MUX[4]~14_combout\ & (\M_HEX|saida_MUX[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	combout => \DEC_HEX1|rascSaida7seg[3]~3_combout\);

\DEC_HEX1|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[4]~4_combout\ = (!\M_HEX|saida_MUX[5]~16_combout\ & ((!\M_HEX|saida_MUX[6]~17_combout\ & ((\M_HEX|saida_MUX[4]~14_combout\))) # (\M_HEX|saida_MUX[6]~17_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\)))) # 
-- (\M_HEX|saida_MUX[5]~16_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\ & ((\M_HEX|saida_MUX[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	combout => \DEC_HEX1|rascSaida7seg[4]~4_combout\);

\DEC_HEX1|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[5]~5_combout\ = (!\M_HEX|saida_MUX[4]~14_combout\ & (\M_HEX|saida_MUX[5]~16_combout\ & (!\M_HEX|saida_MUX[6]~17_combout\ & !\M_HEX|saida_MUX[7]~15_combout\))) # (\M_HEX|saida_MUX[4]~14_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\ $ 
-- (((!\M_HEX|saida_MUX[5]~16_combout\ & \M_HEX|saida_MUX[6]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	combout => \DEC_HEX1|rascSaida7seg[5]~5_combout\);

\DEC_HEX1|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX1|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[4]~14_combout\ & (!\M_HEX|saida_MUX[5]~16_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\ $ (\M_HEX|saida_MUX[6]~17_combout\)))) # (\M_HEX|saida_MUX[4]~14_combout\ & (!\M_HEX|saida_MUX[7]~15_combout\ 
-- & (!\M_HEX|saida_MUX[5]~16_combout\ $ (\M_HEX|saida_MUX[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[4]~14_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[7]~15_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[5]~16_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[6]~17_combout\,
	combout => \DEC_HEX1|rascSaida7seg[6]~6_combout\);

\M_HEX|saida_MUX[8]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[8]~18_combout\ = ( \INC_PC4|Add0~25_sumout\ & ( \PC|DOUT\(8) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit08|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[8]~8_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~25_sumout\ & ( \PC|DOUT\(8) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit08|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[8]~8_combout\)))) ) ) ) # ( \INC_PC4|Add0~25_sumout\ & 
-- ( !\PC|DOUT\(8) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit08|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[8]~8_combout\)))) ) ) ) # ( !\INC_PC4|Add0~25_sumout\ & ( !\PC|DOUT\(8) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit08|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[8]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit08|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[8]~8_combout\,
	datae => \INC_PC4|ALT_INV_Add0~25_sumout\,
	dataf => \PC|ALT_INV_DOUT\(8),
	combout => \M_HEX|saida_MUX[8]~18_combout\);

\M_HEX|saida_MUX[11]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[11]~19_combout\ = ( \INC_PC4|Add0~37_sumout\ & ( \PC|DOUT\(11) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit11|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[11]~11_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~37_sumout\ & ( \PC|DOUT\(11) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit11|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[11]~11_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~37_sumout\ & ( !\PC|DOUT\(11) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit11|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[11]~11_combout\)))) ) ) ) # ( !\INC_PC4|Add0~37_sumout\ 
-- & ( !\PC|DOUT\(11) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit11|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[11]~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit11|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[11]~11_combout\,
	datae => \INC_PC4|ALT_INV_Add0~37_sumout\,
	dataf => \PC|ALT_INV_DOUT\(11),
	combout => \M_HEX|saida_MUX[11]~19_combout\);

\M_HEX|saida_MUX[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[9]~20_combout\ = ( \INC_PC4|Add0~29_sumout\ & ( \PC|DOUT\(9) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit09|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[9]~9_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~29_sumout\ & ( \PC|DOUT\(9) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit09|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[9]~9_combout\)))) ) ) ) # ( \INC_PC4|Add0~29_sumout\ & 
-- ( !\PC|DOUT\(9) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit09|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[9]~9_combout\)))) ) ) ) # ( !\INC_PC4|Add0~29_sumout\ & ( !\PC|DOUT\(9) & ( 
-- (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit09|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[9]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit09|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[9]~9_combout\,
	datae => \INC_PC4|ALT_INV_Add0~29_sumout\,
	dataf => \PC|ALT_INV_DOUT\(9),
	combout => \M_HEX|saida_MUX[9]~20_combout\);

\M_HEX|saida_MUX[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[10]~21_combout\ = ( \INC_PC4|Add0~33_sumout\ & ( \PC|DOUT\(10) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit10|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[10]~10_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~33_sumout\ & ( \PC|DOUT\(10) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit10|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[10]~10_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~33_sumout\ & ( !\PC|DOUT\(10) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit10|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[10]~10_combout\)))) ) ) ) # ( !\INC_PC4|Add0~33_sumout\ 
-- & ( !\PC|DOUT\(10) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit10|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[10]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit10|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[10]~10_combout\,
	datae => \INC_PC4|ALT_INV_Add0~33_sumout\,
	dataf => \PC|ALT_INV_DOUT\(10),
	combout => \M_HEX|saida_MUX[10]~21_combout\);

\DEC_HEX2|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[0]~0_combout\ = (!\M_HEX|saida_MUX[11]~19_combout\ & (!\M_HEX|saida_MUX[9]~20_combout\ & (!\M_HEX|saida_MUX[8]~18_combout\ $ (!\M_HEX|saida_MUX[10]~21_combout\)))) # (\M_HEX|saida_MUX[11]~19_combout\ & 
-- (\M_HEX|saida_MUX[8]~18_combout\ & (!\M_HEX|saida_MUX[9]~20_combout\ $ (!\M_HEX|saida_MUX[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	combout => \DEC_HEX2|rascSaida7seg[0]~0_combout\);

\DEC_HEX2|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[11]~19_combout\ & (\M_HEX|saida_MUX[10]~21_combout\ & (!\M_HEX|saida_MUX[8]~18_combout\ $ (!\M_HEX|saida_MUX[9]~20_combout\)))) # (\M_HEX|saida_MUX[11]~19_combout\ & 
-- ((!\M_HEX|saida_MUX[8]~18_combout\ & ((\M_HEX|saida_MUX[10]~21_combout\))) # (\M_HEX|saida_MUX[8]~18_combout\ & (\M_HEX|saida_MUX[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	combout => \DEC_HEX2|rascSaida7seg[1]~1_combout\);

\DEC_HEX2|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[11]~19_combout\ & (!\M_HEX|saida_MUX[8]~18_combout\ & (\M_HEX|saida_MUX[9]~20_combout\ & !\M_HEX|saida_MUX[10]~21_combout\))) # (\M_HEX|saida_MUX[11]~19_combout\ & 
-- (\M_HEX|saida_MUX[10]~21_combout\ & ((!\M_HEX|saida_MUX[8]~18_combout\) # (\M_HEX|saida_MUX[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	combout => \DEC_HEX2|rascSaida7seg[2]~2_combout\);

\DEC_HEX2|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[9]~20_combout\ & (!\M_HEX|saida_MUX[11]~19_combout\ & (!\M_HEX|saida_MUX[8]~18_combout\ $ (!\M_HEX|saida_MUX[10]~21_combout\)))) # (\M_HEX|saida_MUX[9]~20_combout\ & 
-- ((!\M_HEX|saida_MUX[8]~18_combout\ & (!\M_HEX|saida_MUX[10]~21_combout\ & \M_HEX|saida_MUX[11]~19_combout\)) # (\M_HEX|saida_MUX[8]~18_combout\ & (\M_HEX|saida_MUX[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	combout => \DEC_HEX2|rascSaida7seg[3]~3_combout\);

\DEC_HEX2|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[4]~4_combout\ = (!\M_HEX|saida_MUX[9]~20_combout\ & ((!\M_HEX|saida_MUX[10]~21_combout\ & ((\M_HEX|saida_MUX[8]~18_combout\))) # (\M_HEX|saida_MUX[10]~21_combout\ & (!\M_HEX|saida_MUX[11]~19_combout\)))) # 
-- (\M_HEX|saida_MUX[9]~20_combout\ & (!\M_HEX|saida_MUX[11]~19_combout\ & ((\M_HEX|saida_MUX[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	combout => \DEC_HEX2|rascSaida7seg[4]~4_combout\);

\DEC_HEX2|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[5]~5_combout\ = (!\M_HEX|saida_MUX[8]~18_combout\ & (\M_HEX|saida_MUX[9]~20_combout\ & (!\M_HEX|saida_MUX[10]~21_combout\ & !\M_HEX|saida_MUX[11]~19_combout\))) # (\M_HEX|saida_MUX[8]~18_combout\ & 
-- (!\M_HEX|saida_MUX[11]~19_combout\ $ (((!\M_HEX|saida_MUX[9]~20_combout\ & \M_HEX|saida_MUX[10]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	combout => \DEC_HEX2|rascSaida7seg[5]~5_combout\);

\DEC_HEX2|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX2|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[8]~18_combout\ & (!\M_HEX|saida_MUX[9]~20_combout\ & (!\M_HEX|saida_MUX[11]~19_combout\ $ (\M_HEX|saida_MUX[10]~21_combout\)))) # (\M_HEX|saida_MUX[8]~18_combout\ & 
-- (!\M_HEX|saida_MUX[11]~19_combout\ & (!\M_HEX|saida_MUX[9]~20_combout\ $ (\M_HEX|saida_MUX[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[8]~18_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[11]~19_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[9]~20_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[10]~21_combout\,
	combout => \DEC_HEX2|rascSaida7seg[6]~6_combout\);

\M_HEX|saida_MUX[12]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[12]~22_combout\ = ( \INC_PC4|Add0~41_sumout\ & ( \PC|DOUT\(12) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit12|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[12]~12_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~41_sumout\ & ( \PC|DOUT\(12) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit12|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[12]~12_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~41_sumout\ & ( !\PC|DOUT\(12) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit12|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[12]~12_combout\)))) ) ) ) # ( !\INC_PC4|Add0~41_sumout\ 
-- & ( !\PC|DOUT\(12) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit12|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[12]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit12|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[12]~12_combout\,
	datae => \INC_PC4|ALT_INV_Add0~41_sumout\,
	dataf => \PC|ALT_INV_DOUT\(12),
	combout => \M_HEX|saida_MUX[12]~22_combout\);

\M_HEX|saida_MUX[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[15]~23_combout\ = ( \INC_PC4|Add0~53_sumout\ & ( \PC|DOUT\(15) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit15|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[15]~15_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~53_sumout\ & ( \PC|DOUT\(15) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit15|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[15]~15_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~53_sumout\ & ( !\PC|DOUT\(15) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit15|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[15]~15_combout\)))) ) ) ) # ( !\INC_PC4|Add0~53_sumout\ 
-- & ( !\PC|DOUT\(15) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit15|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[15]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit15|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[15]~15_combout\,
	datae => \INC_PC4|ALT_INV_Add0~53_sumout\,
	dataf => \PC|ALT_INV_DOUT\(15),
	combout => \M_HEX|saida_MUX[15]~23_combout\);

\M_HEX|saida_MUX[13]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[13]~24_combout\ = ( \INC_PC4|Add0~45_sumout\ & ( \PC|DOUT\(13) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit13|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[13]~13_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~45_sumout\ & ( \PC|DOUT\(13) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit13|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[13]~13_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~45_sumout\ & ( !\PC|DOUT\(13) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit13|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[13]~13_combout\)))) ) ) ) # ( !\INC_PC4|Add0~45_sumout\ 
-- & ( !\PC|DOUT\(13) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit13|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[13]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit13|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[13]~13_combout\,
	datae => \INC_PC4|ALT_INV_Add0~45_sumout\,
	dataf => \PC|ALT_INV_DOUT\(13),
	combout => \M_HEX|saida_MUX[13]~24_combout\);

\M_HEX|saida_MUX[14]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[14]~25_combout\ = ( \INC_PC4|Add0~49_sumout\ & ( \PC|DOUT\(14) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit14|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[14]~14_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~49_sumout\ & ( \PC|DOUT\(14) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit14|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[14]~14_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~49_sumout\ & ( !\PC|DOUT\(14) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit14|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[14]~14_combout\)))) ) ) ) # ( !\INC_PC4|Add0~49_sumout\ 
-- & ( !\PC|DOUT\(14) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit14|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[14]~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit14|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[14]~14_combout\,
	datae => \INC_PC4|ALT_INV_Add0~49_sumout\,
	dataf => \PC|ALT_INV_DOUT\(14),
	combout => \M_HEX|saida_MUX[14]~25_combout\);

\DEC_HEX3|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[0]~0_combout\ = (!\M_HEX|saida_MUX[15]~23_combout\ & (!\M_HEX|saida_MUX[13]~24_combout\ & (!\M_HEX|saida_MUX[12]~22_combout\ $ (!\M_HEX|saida_MUX[14]~25_combout\)))) # (\M_HEX|saida_MUX[15]~23_combout\ & 
-- (\M_HEX|saida_MUX[12]~22_combout\ & (!\M_HEX|saida_MUX[13]~24_combout\ $ (!\M_HEX|saida_MUX[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	combout => \DEC_HEX3|rascSaida7seg[0]~0_combout\);

\DEC_HEX3|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[15]~23_combout\ & (\M_HEX|saida_MUX[14]~25_combout\ & (!\M_HEX|saida_MUX[12]~22_combout\ $ (!\M_HEX|saida_MUX[13]~24_combout\)))) # (\M_HEX|saida_MUX[15]~23_combout\ & 
-- ((!\M_HEX|saida_MUX[12]~22_combout\ & ((\M_HEX|saida_MUX[14]~25_combout\))) # (\M_HEX|saida_MUX[12]~22_combout\ & (\M_HEX|saida_MUX[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	combout => \DEC_HEX3|rascSaida7seg[1]~1_combout\);

\DEC_HEX3|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[15]~23_combout\ & (!\M_HEX|saida_MUX[12]~22_combout\ & (\M_HEX|saida_MUX[13]~24_combout\ & !\M_HEX|saida_MUX[14]~25_combout\))) # (\M_HEX|saida_MUX[15]~23_combout\ & 
-- (\M_HEX|saida_MUX[14]~25_combout\ & ((!\M_HEX|saida_MUX[12]~22_combout\) # (\M_HEX|saida_MUX[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	combout => \DEC_HEX3|rascSaida7seg[2]~2_combout\);

\DEC_HEX3|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[13]~24_combout\ & (!\M_HEX|saida_MUX[15]~23_combout\ & (!\M_HEX|saida_MUX[12]~22_combout\ $ (!\M_HEX|saida_MUX[14]~25_combout\)))) # (\M_HEX|saida_MUX[13]~24_combout\ & 
-- ((!\M_HEX|saida_MUX[12]~22_combout\ & (!\M_HEX|saida_MUX[14]~25_combout\ & \M_HEX|saida_MUX[15]~23_combout\)) # (\M_HEX|saida_MUX[12]~22_combout\ & (\M_HEX|saida_MUX[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	combout => \DEC_HEX3|rascSaida7seg[3]~3_combout\);

\DEC_HEX3|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[4]~4_combout\ = (!\M_HEX|saida_MUX[13]~24_combout\ & ((!\M_HEX|saida_MUX[14]~25_combout\ & ((\M_HEX|saida_MUX[12]~22_combout\))) # (\M_HEX|saida_MUX[14]~25_combout\ & (!\M_HEX|saida_MUX[15]~23_combout\)))) # 
-- (\M_HEX|saida_MUX[13]~24_combout\ & (!\M_HEX|saida_MUX[15]~23_combout\ & ((\M_HEX|saida_MUX[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	combout => \DEC_HEX3|rascSaida7seg[4]~4_combout\);

\DEC_HEX3|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[5]~5_combout\ = (!\M_HEX|saida_MUX[12]~22_combout\ & (\M_HEX|saida_MUX[13]~24_combout\ & (!\M_HEX|saida_MUX[14]~25_combout\ & !\M_HEX|saida_MUX[15]~23_combout\))) # (\M_HEX|saida_MUX[12]~22_combout\ & 
-- (!\M_HEX|saida_MUX[15]~23_combout\ $ (((!\M_HEX|saida_MUX[13]~24_combout\ & \M_HEX|saida_MUX[14]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	combout => \DEC_HEX3|rascSaida7seg[5]~5_combout\);

\DEC_HEX3|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX3|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[12]~22_combout\ & (!\M_HEX|saida_MUX[13]~24_combout\ & (!\M_HEX|saida_MUX[15]~23_combout\ $ (\M_HEX|saida_MUX[14]~25_combout\)))) # (\M_HEX|saida_MUX[12]~22_combout\ & 
-- (!\M_HEX|saida_MUX[15]~23_combout\ & (!\M_HEX|saida_MUX[13]~24_combout\ $ (\M_HEX|saida_MUX[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[12]~22_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[15]~23_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[13]~24_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[14]~25_combout\,
	combout => \DEC_HEX3|rascSaida7seg[6]~6_combout\);

\M_HEX|saida_MUX[16]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[16]~26_combout\ = ( \INC_PC4|Add0~57_sumout\ & ( \PC|DOUT\(16) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit16|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[16]~16_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~57_sumout\ & ( \PC|DOUT\(16) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit16|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[16]~16_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~57_sumout\ & ( !\PC|DOUT\(16) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit16|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[16]~16_combout\)))) ) ) ) # ( !\INC_PC4|Add0~57_sumout\ 
-- & ( !\PC|DOUT\(16) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit16|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[16]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit16|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[16]~16_combout\,
	datae => \INC_PC4|ALT_INV_Add0~57_sumout\,
	dataf => \PC|ALT_INV_DOUT\(16),
	combout => \M_HEX|saida_MUX[16]~26_combout\);

\M_HEX|saida_MUX[19]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[19]~27_combout\ = ( \INC_PC4|Add0~69_sumout\ & ( \PC|DOUT\(19) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit19|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[19]~19_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~69_sumout\ & ( \PC|DOUT\(19) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit19|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[19]~19_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~69_sumout\ & ( !\PC|DOUT\(19) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit19|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[19]~19_combout\)))) ) ) ) # ( !\INC_PC4|Add0~69_sumout\ 
-- & ( !\PC|DOUT\(19) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit19|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[19]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit19|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[19]~19_combout\,
	datae => \INC_PC4|ALT_INV_Add0~69_sumout\,
	dataf => \PC|ALT_INV_DOUT\(19),
	combout => \M_HEX|saida_MUX[19]~27_combout\);

\M_HEX|saida_MUX[17]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[17]~28_combout\ = ( \INC_PC4|Add0~61_sumout\ & ( \PC|DOUT\(17) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit17|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[17]~17_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~61_sumout\ & ( \PC|DOUT\(17) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit17|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[17]~17_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~61_sumout\ & ( !\PC|DOUT\(17) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit17|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[17]~17_combout\)))) ) ) ) # ( !\INC_PC4|Add0~61_sumout\ 
-- & ( !\PC|DOUT\(17) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit17|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[17]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit17|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[17]~17_combout\,
	datae => \INC_PC4|ALT_INV_Add0~61_sumout\,
	dataf => \PC|ALT_INV_DOUT\(17),
	combout => \M_HEX|saida_MUX[17]~28_combout\);

\M_HEX|saida_MUX[18]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[18]~29_combout\ = ( \INC_PC4|Add0~65_sumout\ & ( \PC|DOUT\(18) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit18|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[18]~18_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~65_sumout\ & ( \PC|DOUT\(18) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit18|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[18]~18_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~65_sumout\ & ( !\PC|DOUT\(18) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit18|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[18]~18_combout\)))) ) ) ) # ( !\INC_PC4|Add0~65_sumout\ 
-- & ( !\PC|DOUT\(18) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit18|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[18]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit18|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[18]~18_combout\,
	datae => \INC_PC4|ALT_INV_Add0~65_sumout\,
	dataf => \PC|ALT_INV_DOUT\(18),
	combout => \M_HEX|saida_MUX[18]~29_combout\);

\DEC_HEX4|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[0]~0_combout\ = (!\M_HEX|saida_MUX[19]~27_combout\ & (!\M_HEX|saida_MUX[17]~28_combout\ & (!\M_HEX|saida_MUX[16]~26_combout\ $ (!\M_HEX|saida_MUX[18]~29_combout\)))) # (\M_HEX|saida_MUX[19]~27_combout\ & 
-- (\M_HEX|saida_MUX[16]~26_combout\ & (!\M_HEX|saida_MUX[17]~28_combout\ $ (!\M_HEX|saida_MUX[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	combout => \DEC_HEX4|rascSaida7seg[0]~0_combout\);

\DEC_HEX4|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[19]~27_combout\ & (\M_HEX|saida_MUX[18]~29_combout\ & (!\M_HEX|saida_MUX[16]~26_combout\ $ (!\M_HEX|saida_MUX[17]~28_combout\)))) # (\M_HEX|saida_MUX[19]~27_combout\ & 
-- ((!\M_HEX|saida_MUX[16]~26_combout\ & ((\M_HEX|saida_MUX[18]~29_combout\))) # (\M_HEX|saida_MUX[16]~26_combout\ & (\M_HEX|saida_MUX[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	combout => \DEC_HEX4|rascSaida7seg[1]~1_combout\);

\DEC_HEX4|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[19]~27_combout\ & (!\M_HEX|saida_MUX[16]~26_combout\ & (\M_HEX|saida_MUX[17]~28_combout\ & !\M_HEX|saida_MUX[18]~29_combout\))) # (\M_HEX|saida_MUX[19]~27_combout\ & 
-- (\M_HEX|saida_MUX[18]~29_combout\ & ((!\M_HEX|saida_MUX[16]~26_combout\) # (\M_HEX|saida_MUX[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	combout => \DEC_HEX4|rascSaida7seg[2]~2_combout\);

\DEC_HEX4|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[17]~28_combout\ & (!\M_HEX|saida_MUX[19]~27_combout\ & (!\M_HEX|saida_MUX[16]~26_combout\ $ (!\M_HEX|saida_MUX[18]~29_combout\)))) # (\M_HEX|saida_MUX[17]~28_combout\ & 
-- ((!\M_HEX|saida_MUX[16]~26_combout\ & (!\M_HEX|saida_MUX[18]~29_combout\ & \M_HEX|saida_MUX[19]~27_combout\)) # (\M_HEX|saida_MUX[16]~26_combout\ & (\M_HEX|saida_MUX[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	combout => \DEC_HEX4|rascSaida7seg[3]~3_combout\);

\DEC_HEX4|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[4]~4_combout\ = (!\M_HEX|saida_MUX[17]~28_combout\ & ((!\M_HEX|saida_MUX[18]~29_combout\ & ((\M_HEX|saida_MUX[16]~26_combout\))) # (\M_HEX|saida_MUX[18]~29_combout\ & (!\M_HEX|saida_MUX[19]~27_combout\)))) # 
-- (\M_HEX|saida_MUX[17]~28_combout\ & (!\M_HEX|saida_MUX[19]~27_combout\ & ((\M_HEX|saida_MUX[16]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	combout => \DEC_HEX4|rascSaida7seg[4]~4_combout\);

\DEC_HEX4|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[5]~5_combout\ = (!\M_HEX|saida_MUX[16]~26_combout\ & (\M_HEX|saida_MUX[17]~28_combout\ & (!\M_HEX|saida_MUX[18]~29_combout\ & !\M_HEX|saida_MUX[19]~27_combout\))) # (\M_HEX|saida_MUX[16]~26_combout\ & 
-- (!\M_HEX|saida_MUX[19]~27_combout\ $ (((!\M_HEX|saida_MUX[17]~28_combout\ & \M_HEX|saida_MUX[18]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	combout => \DEC_HEX4|rascSaida7seg[5]~5_combout\);

\DEC_HEX4|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX4|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[16]~26_combout\ & (!\M_HEX|saida_MUX[17]~28_combout\ & (!\M_HEX|saida_MUX[19]~27_combout\ $ (\M_HEX|saida_MUX[18]~29_combout\)))) # (\M_HEX|saida_MUX[16]~26_combout\ & 
-- (!\M_HEX|saida_MUX[19]~27_combout\ & (!\M_HEX|saida_MUX[17]~28_combout\ $ (\M_HEX|saida_MUX[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[16]~26_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[19]~27_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[17]~28_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[18]~29_combout\,
	combout => \DEC_HEX4|rascSaida7seg[6]~6_combout\);

\M_HEX|saida_MUX[20]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[20]~30_combout\ = ( \INC_PC4|Add0~73_sumout\ & ( \PC|DOUT\(20) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit20|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[20]~20_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~73_sumout\ & ( \PC|DOUT\(20) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit20|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[20]~20_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~73_sumout\ & ( !\PC|DOUT\(20) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit20|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[20]~20_combout\)))) ) ) ) # ( !\INC_PC4|Add0~73_sumout\ 
-- & ( !\PC|DOUT\(20) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit20|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[20]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit20|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[20]~20_combout\,
	datae => \INC_PC4|ALT_INV_Add0~73_sumout\,
	dataf => \PC|ALT_INV_DOUT\(20),
	combout => \M_HEX|saida_MUX[20]~30_combout\);

\M_HEX|saida_MUX[23]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[23]~31_combout\ = ( \INC_PC4|Add0~85_sumout\ & ( \PC|DOUT\(23) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit23|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[23]~23_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~85_sumout\ & ( \PC|DOUT\(23) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit23|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[23]~23_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~85_sumout\ & ( !\PC|DOUT\(23) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit23|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[23]~23_combout\)))) ) ) ) # ( !\INC_PC4|Add0~85_sumout\ 
-- & ( !\PC|DOUT\(23) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit23|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[23]~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit23|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[23]~23_combout\,
	datae => \INC_PC4|ALT_INV_Add0~85_sumout\,
	dataf => \PC|ALT_INV_DOUT\(23),
	combout => \M_HEX|saida_MUX[23]~31_combout\);

\M_HEX|saida_MUX[21]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[21]~32_combout\ = ( \INC_PC4|Add0~77_sumout\ & ( \PC|DOUT\(21) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit21|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[21]~21_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~77_sumout\ & ( \PC|DOUT\(21) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit21|MUX_RESULT|saida_MUX~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[21]~21_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~77_sumout\ & ( !\PC|DOUT\(21) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit21|MUX_RESULT|saida_MUX~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[21]~21_combout\)))) ) ) ) # ( !\INC_PC4|Add0~77_sumout\ 
-- & ( !\PC|DOUT\(21) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit21|MUX_RESULT|saida_MUX~0_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[21]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit21|MUX_RESULT|ALT_INV_saida_MUX~0_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[21]~21_combout\,
	datae => \INC_PC4|ALT_INV_Add0~77_sumout\,
	dataf => \PC|ALT_INV_DOUT\(21),
	combout => \M_HEX|saida_MUX[21]~32_combout\);

\M_HEX|saida_MUX[22]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_HEX|saida_MUX[22]~33_combout\ = ( \INC_PC4|Add0~81_sumout\ & ( \PC|DOUT\(22) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\ULA|bit22|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[22]~22_combout\)))) ) ) ) # ( 
-- !\INC_PC4|Add0~81_sumout\ & ( \PC|DOUT\(22) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\ULA|bit22|MUX_RESULT|saida_MUX~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & ((\M_DD_ESCR|saida_MUX[22]~22_combout\)))) ) ) ) # ( 
-- \INC_PC4|Add0~81_sumout\ & ( !\PC|DOUT\(22) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\ULA|bit22|MUX_RESULT|saida_MUX~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\M_DD_ESCR|saida_MUX[22]~22_combout\)))) ) ) ) # ( !\INC_PC4|Add0~81_sumout\ 
-- & ( !\PC|DOUT\(22) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\ULA|bit22|MUX_RESULT|saida_MUX~1_combout\)) # (\SW[0]~input_o\ & ((\M_DD_ESCR|saida_MUX[22]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ULA|bit22|MUX_RESULT|ALT_INV_saida_MUX~1_combout\,
	datad => \M_DD_ESCR|ALT_INV_saida_MUX[22]~22_combout\,
	datae => \INC_PC4|ALT_INV_Add0~81_sumout\,
	dataf => \PC|ALT_INV_DOUT\(22),
	combout => \M_HEX|saida_MUX[22]~33_combout\);

\DEC_HEX5|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[0]~0_combout\ = (!\M_HEX|saida_MUX[23]~31_combout\ & (!\M_HEX|saida_MUX[21]~32_combout\ & (!\M_HEX|saida_MUX[20]~30_combout\ $ (!\M_HEX|saida_MUX[22]~33_combout\)))) # (\M_HEX|saida_MUX[23]~31_combout\ & 
-- (\M_HEX|saida_MUX[20]~30_combout\ & (!\M_HEX|saida_MUX[21]~32_combout\ $ (!\M_HEX|saida_MUX[22]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	combout => \DEC_HEX5|rascSaida7seg[0]~0_combout\);

\DEC_HEX5|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[1]~1_combout\ = (!\M_HEX|saida_MUX[23]~31_combout\ & (\M_HEX|saida_MUX[22]~33_combout\ & (!\M_HEX|saida_MUX[20]~30_combout\ $ (!\M_HEX|saida_MUX[21]~32_combout\)))) # (\M_HEX|saida_MUX[23]~31_combout\ & 
-- ((!\M_HEX|saida_MUX[20]~30_combout\ & ((\M_HEX|saida_MUX[22]~33_combout\))) # (\M_HEX|saida_MUX[20]~30_combout\ & (\M_HEX|saida_MUX[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	combout => \DEC_HEX5|rascSaida7seg[1]~1_combout\);

\DEC_HEX5|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[2]~2_combout\ = (!\M_HEX|saida_MUX[23]~31_combout\ & (!\M_HEX|saida_MUX[20]~30_combout\ & (\M_HEX|saida_MUX[21]~32_combout\ & !\M_HEX|saida_MUX[22]~33_combout\))) # (\M_HEX|saida_MUX[23]~31_combout\ & 
-- (\M_HEX|saida_MUX[22]~33_combout\ & ((!\M_HEX|saida_MUX[20]~30_combout\) # (\M_HEX|saida_MUX[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	combout => \DEC_HEX5|rascSaida7seg[2]~2_combout\);

\DEC_HEX5|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[3]~3_combout\ = (!\M_HEX|saida_MUX[21]~32_combout\ & (!\M_HEX|saida_MUX[23]~31_combout\ & (!\M_HEX|saida_MUX[20]~30_combout\ $ (!\M_HEX|saida_MUX[22]~33_combout\)))) # (\M_HEX|saida_MUX[21]~32_combout\ & 
-- ((!\M_HEX|saida_MUX[20]~30_combout\ & (!\M_HEX|saida_MUX[22]~33_combout\ & \M_HEX|saida_MUX[23]~31_combout\)) # (\M_HEX|saida_MUX[20]~30_combout\ & (\M_HEX|saida_MUX[22]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	combout => \DEC_HEX5|rascSaida7seg[3]~3_combout\);

\DEC_HEX5|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[4]~4_combout\ = (!\M_HEX|saida_MUX[21]~32_combout\ & ((!\M_HEX|saida_MUX[22]~33_combout\ & ((\M_HEX|saida_MUX[20]~30_combout\))) # (\M_HEX|saida_MUX[22]~33_combout\ & (!\M_HEX|saida_MUX[23]~31_combout\)))) # 
-- (\M_HEX|saida_MUX[21]~32_combout\ & (!\M_HEX|saida_MUX[23]~31_combout\ & ((\M_HEX|saida_MUX[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	combout => \DEC_HEX5|rascSaida7seg[4]~4_combout\);

\DEC_HEX5|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[5]~5_combout\ = (!\M_HEX|saida_MUX[20]~30_combout\ & (\M_HEX|saida_MUX[21]~32_combout\ & (!\M_HEX|saida_MUX[22]~33_combout\ & !\M_HEX|saida_MUX[23]~31_combout\))) # (\M_HEX|saida_MUX[20]~30_combout\ & 
-- (!\M_HEX|saida_MUX[23]~31_combout\ $ (((!\M_HEX|saida_MUX[21]~32_combout\ & \M_HEX|saida_MUX[22]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	combout => \DEC_HEX5|rascSaida7seg[5]~5_combout\);

\DEC_HEX5|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEC_HEX5|rascSaida7seg[6]~6_combout\ = (!\M_HEX|saida_MUX[20]~30_combout\ & (!\M_HEX|saida_MUX[21]~32_combout\ & (!\M_HEX|saida_MUX[23]~31_combout\ $ (\M_HEX|saida_MUX[22]~33_combout\)))) # (\M_HEX|saida_MUX[20]~30_combout\ & 
-- (!\M_HEX|saida_MUX[23]~31_combout\ & (!\M_HEX|saida_MUX[21]~32_combout\ $ (\M_HEX|saida_MUX[22]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_HEX|ALT_INV_saida_MUX[20]~30_combout\,
	datab => \M_HEX|ALT_INV_saida_MUX[23]~31_combout\,
	datac => \M_HEX|ALT_INV_saida_MUX[21]~32_combout\,
	datad => \M_HEX|ALT_INV_saida_MUX[22]~33_combout\,
	combout => \DEC_HEX5|rascSaida7seg[6]~6_combout\);

\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);
END structure;


