FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 30180.4.0 d4aabb78551f */
/* bench 30180.4.1 8dedca31be5e */
/* bench 30180.4.2 d66dd5a9945e */
/* bench 30180.4.3 22a244a26ef6 */
/* bench 30180.4.4 7280c74be055 */
/* bench 30180.4.5 4d74a07c493e */
/* bench 30180.4.6 f12d01e5c54c */
/* bench 30180.4.7 1f4259078f51 */
/* bench 30180.4.8 70740de512da */
/* bench 30180.4.9 de320be482e9 */
/* bench 30180.4.10 453b65c29caf */
/* bench 30180.4.11 f0e0416407e8 */
/* bench 30180.4.12 2f582e2f6f4c */
/* bench 30180.4.13 9c22ada3cd10 */
/* bench 30180.4.14 f4a64ccf9848 */
/* bench 30180.4.15 2acca05fe6ed */
/*
 * EHV_PIC private definitions and structure.
 *
 * Copyright 2008-2010 Freescale Semiconductor, Inc.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */
#ifndef __EHV_PIC_H__
#define __EHV_PIC_H__

#include <linux/irq.h>

#define NR_EHV_PIC_INTS 1024

#define EHV_PIC_INFO(name) EHV_PIC_##name

#define EHV_PIC_VECPRI_POLARITY_NEGATIVE 0
#define EHV_PIC_VECPRI_POLARITY_POSITIVE 1
#define EHV_PIC_VECPRI_SENSE_EDGE 0
#define EHV_PIC_VECPRI_SENSE_LEVEL 0x2
#define EHV_PIC_VECPRI_POLARITY_MASK 0x1
#define EHV_PIC_VECPRI_SENSE_MASK 0x2

struct ehv_pic {
	/* The remapper for this EHV_PIC */
	struct irq_domain	*irqhost;

	/* The "linux" controller struct */
	struct irq_chip	hc_irq;

/* bench 4194.1.0 94861d38cf98 */
/* bench 4194.1.1 569c27d34152 */
/* bench 4194.1.2 f895137b6764 */
/* bench 4194.1.3 bdc61115bc5e */
/* bench 4194.1.4 fc0f0ca5bdf3 */
/* bench 16937.4.0 7ee162f05a51 */
/* bench 16937.4.1 1ea523f0e4ec */
/* bench 16937.4.2 7f51a901d7f0 */
/* bench 16937.4.3 bcc003d75dfc */
	int coreint_flag;
};

void ehv_pic_init(void);
unsigned int ehv_pic_get_irq(void);

#endif /* __EHV_PIC_H__ */
