#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2753430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27535c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27452d0 .functor NOT 1, L_0x27a89a0, C4<0>, C4<0>, C4<0>;
L_0x27a8780 .functor XOR 2, L_0x27a8620, L_0x27a86e0, C4<00>, C4<00>;
L_0x27a8890 .functor XOR 2, L_0x27a8780, L_0x27a87f0, C4<00>, C4<00>;
v0x27a2310_0 .net *"_ivl_10", 1 0, L_0x27a87f0;  1 drivers
v0x27a2410_0 .net *"_ivl_12", 1 0, L_0x27a8890;  1 drivers
v0x27a24f0_0 .net *"_ivl_2", 1 0, L_0x27a56d0;  1 drivers
v0x27a25b0_0 .net *"_ivl_4", 1 0, L_0x27a8620;  1 drivers
v0x27a2690_0 .net *"_ivl_6", 1 0, L_0x27a86e0;  1 drivers
v0x27a27c0_0 .net *"_ivl_8", 1 0, L_0x27a8780;  1 drivers
v0x27a28a0_0 .net "a", 0 0, v0x279e3a0_0;  1 drivers
v0x27a2940_0 .net "b", 0 0, v0x279e440_0;  1 drivers
v0x27a29e0_0 .net "c", 0 0, v0x279e4e0_0;  1 drivers
v0x27a2a80_0 .var "clk", 0 0;
v0x27a2b20_0 .net "d", 0 0, v0x279e620_0;  1 drivers
v0x27a2bc0_0 .net "out_pos_dut", 0 0, L_0x27a8300;  1 drivers
v0x27a2c60_0 .net "out_pos_ref", 0 0, L_0x27a4190;  1 drivers
v0x27a2d00_0 .net "out_sop_dut", 0 0, L_0x27a5a10;  1 drivers
v0x27a2da0_0 .net "out_sop_ref", 0 0, L_0x2778b50;  1 drivers
v0x27a2e40_0 .var/2u "stats1", 223 0;
v0x27a2ee0_0 .var/2u "strobe", 0 0;
v0x27a2f80_0 .net "tb_match", 0 0, L_0x27a89a0;  1 drivers
v0x27a3050_0 .net "tb_mismatch", 0 0, L_0x27452d0;  1 drivers
v0x27a30f0_0 .net "wavedrom_enable", 0 0, v0x279e8f0_0;  1 drivers
v0x27a31c0_0 .net "wavedrom_title", 511 0, v0x279e990_0;  1 drivers
L_0x27a56d0 .concat [ 1 1 0 0], L_0x27a4190, L_0x2778b50;
L_0x27a8620 .concat [ 1 1 0 0], L_0x27a4190, L_0x2778b50;
L_0x27a86e0 .concat [ 1 1 0 0], L_0x27a8300, L_0x27a5a10;
L_0x27a87f0 .concat [ 1 1 0 0], L_0x27a4190, L_0x2778b50;
L_0x27a89a0 .cmp/eeq 2, L_0x27a56d0, L_0x27a8890;
S_0x2753750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27535c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27456b0 .functor AND 1, v0x279e4e0_0, v0x279e620_0, C4<1>, C4<1>;
L_0x2745a90 .functor NOT 1, v0x279e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2745e70 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27460f0 .functor AND 1, L_0x2745a90, L_0x2745e70, C4<1>, C4<1>;
L_0x275dfc0 .functor AND 1, L_0x27460f0, v0x279e4e0_0, C4<1>, C4<1>;
L_0x2778b50 .functor OR 1, L_0x27456b0, L_0x275dfc0, C4<0>, C4<0>;
L_0x27a3610 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a3680 .functor OR 1, L_0x27a3610, v0x279e620_0, C4<0>, C4<0>;
L_0x27a3790 .functor AND 1, v0x279e4e0_0, L_0x27a3680, C4<1>, C4<1>;
L_0x27a3850 .functor NOT 1, v0x279e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x27a3920 .functor OR 1, L_0x27a3850, v0x279e440_0, C4<0>, C4<0>;
L_0x27a3990 .functor AND 1, L_0x27a3790, L_0x27a3920, C4<1>, C4<1>;
L_0x27a3b10 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a3b80 .functor OR 1, L_0x27a3b10, v0x279e620_0, C4<0>, C4<0>;
L_0x27a3aa0 .functor AND 1, v0x279e4e0_0, L_0x27a3b80, C4<1>, C4<1>;
L_0x27a3d10 .functor NOT 1, v0x279e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x27a3e10 .functor OR 1, L_0x27a3d10, v0x279e620_0, C4<0>, C4<0>;
L_0x27a3ed0 .functor AND 1, L_0x27a3aa0, L_0x27a3e10, C4<1>, C4<1>;
L_0x27a4080 .functor XNOR 1, L_0x27a3990, L_0x27a3ed0, C4<0>, C4<0>;
v0x2744c00_0 .net *"_ivl_0", 0 0, L_0x27456b0;  1 drivers
v0x2745000_0 .net *"_ivl_12", 0 0, L_0x27a3610;  1 drivers
v0x27453e0_0 .net *"_ivl_14", 0 0, L_0x27a3680;  1 drivers
v0x27457c0_0 .net *"_ivl_16", 0 0, L_0x27a3790;  1 drivers
v0x2745ba0_0 .net *"_ivl_18", 0 0, L_0x27a3850;  1 drivers
v0x2745f80_0 .net *"_ivl_2", 0 0, L_0x2745a90;  1 drivers
v0x2746200_0 .net *"_ivl_20", 0 0, L_0x27a3920;  1 drivers
v0x279c910_0 .net *"_ivl_24", 0 0, L_0x27a3b10;  1 drivers
v0x279c9f0_0 .net *"_ivl_26", 0 0, L_0x27a3b80;  1 drivers
v0x279cad0_0 .net *"_ivl_28", 0 0, L_0x27a3aa0;  1 drivers
v0x279cbb0_0 .net *"_ivl_30", 0 0, L_0x27a3d10;  1 drivers
v0x279cc90_0 .net *"_ivl_32", 0 0, L_0x27a3e10;  1 drivers
v0x279cd70_0 .net *"_ivl_36", 0 0, L_0x27a4080;  1 drivers
L_0x7f0ccf2f4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x279ce30_0 .net *"_ivl_38", 0 0, L_0x7f0ccf2f4018;  1 drivers
v0x279cf10_0 .net *"_ivl_4", 0 0, L_0x2745e70;  1 drivers
v0x279cff0_0 .net *"_ivl_6", 0 0, L_0x27460f0;  1 drivers
v0x279d0d0_0 .net *"_ivl_8", 0 0, L_0x275dfc0;  1 drivers
v0x279d1b0_0 .net "a", 0 0, v0x279e3a0_0;  alias, 1 drivers
v0x279d270_0 .net "b", 0 0, v0x279e440_0;  alias, 1 drivers
v0x279d330_0 .net "c", 0 0, v0x279e4e0_0;  alias, 1 drivers
v0x279d3f0_0 .net "d", 0 0, v0x279e620_0;  alias, 1 drivers
v0x279d4b0_0 .net "out_pos", 0 0, L_0x27a4190;  alias, 1 drivers
v0x279d570_0 .net "out_sop", 0 0, L_0x2778b50;  alias, 1 drivers
v0x279d630_0 .net "pos0", 0 0, L_0x27a3990;  1 drivers
v0x279d6f0_0 .net "pos1", 0 0, L_0x27a3ed0;  1 drivers
L_0x27a4190 .functor MUXZ 1, L_0x7f0ccf2f4018, L_0x27a3990, L_0x27a4080, C4<>;
S_0x279d870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27535c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x279e3a0_0 .var "a", 0 0;
v0x279e440_0 .var "b", 0 0;
v0x279e4e0_0 .var "c", 0 0;
v0x279e580_0 .net "clk", 0 0, v0x27a2a80_0;  1 drivers
v0x279e620_0 .var "d", 0 0;
v0x279e710_0 .var/2u "fail", 0 0;
v0x279e7b0_0 .var/2u "fail1", 0 0;
v0x279e850_0 .net "tb_match", 0 0, L_0x27a89a0;  alias, 1 drivers
v0x279e8f0_0 .var "wavedrom_enable", 0 0;
v0x279e990_0 .var "wavedrom_title", 511 0;
E_0x2751da0/0 .event negedge, v0x279e580_0;
E_0x2751da0/1 .event posedge, v0x279e580_0;
E_0x2751da0 .event/or E_0x2751da0/0, E_0x2751da0/1;
S_0x279dba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x279d870;
 .timescale -12 -12;
v0x279dde0_0 .var/2s "i", 31 0;
E_0x2751c40 .event posedge, v0x279e580_0;
S_0x279dee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x279d870;
 .timescale -12 -12;
v0x279e0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x279e1c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x279d870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x279eb70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27535c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27a4340 .functor NOT 1, v0x279e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x27a43d0 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a4570 .functor AND 1, L_0x27a4340, L_0x27a43d0, C4<1>, C4<1>;
L_0x27a4680 .functor NOT 1, v0x279e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x27a4830 .functor AND 1, L_0x27a4570, L_0x27a4680, C4<1>, C4<1>;
L_0x27a4940 .functor NOT 1, v0x279e620_0, C4<0>, C4<0>, C4<0>;
L_0x27a4b00 .functor AND 1, L_0x27a4830, L_0x27a4940, C4<1>, C4<1>;
L_0x27a4c10 .functor NOT 1, v0x279e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x27a4de0 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a4e50 .functor AND 1, L_0x27a4c10, L_0x27a4de0, C4<1>, C4<1>;
L_0x27a4fc0 .functor NOT 1, v0x279e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x27a5030 .functor AND 1, L_0x27a4e50, L_0x27a4fc0, C4<1>, C4<1>;
L_0x27a5160 .functor AND 1, L_0x27a5030, v0x279e620_0, C4<1>, C4<1>;
L_0x27a5220 .functor OR 1, L_0x27a4b00, L_0x27a5160, C4<0>, C4<0>;
L_0x27a50f0 .functor AND 1, v0x279e3a0_0, v0x279e440_0, C4<1>, C4<1>;
L_0x27a53b0 .functor AND 1, L_0x27a50f0, v0x279e4e0_0, C4<1>, C4<1>;
L_0x27a5500 .functor AND 1, L_0x27a53b0, v0x279e620_0, C4<1>, C4<1>;
L_0x27a55c0 .functor OR 1, L_0x27a5220, L_0x27a5500, C4<0>, C4<0>;
L_0x27a5770 .functor AND 1, v0x279e3a0_0, v0x279e440_0, C4<1>, C4<1>;
L_0x27a57e0 .functor AND 1, L_0x27a5770, v0x279e4e0_0, C4<1>, C4<1>;
L_0x27a5950 .functor AND 1, L_0x27a57e0, v0x279e620_0, C4<1>, C4<1>;
L_0x27a5a10 .functor OR 1, L_0x27a55c0, L_0x27a5950, C4<0>, C4<0>;
L_0x27a5c30 .functor OR 1, v0x279e3a0_0, v0x279e440_0, C4<0>, C4<0>;
L_0x27a5ca0 .functor OR 1, L_0x27a5c30, v0x279e4e0_0, C4<0>, C4<0>;
L_0x27a5e30 .functor OR 1, L_0x27a5ca0, v0x279e620_0, C4<0>, C4<0>;
L_0x27a5ef0 .functor OR 1, v0x279e3a0_0, v0x279e440_0, C4<0>, C4<0>;
L_0x27a6040 .functor NOT 1, v0x279e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x27a60b0 .functor OR 1, L_0x27a5ef0, L_0x27a6040, C4<0>, C4<0>;
L_0x27a62b0 .functor NOT 1, v0x279e620_0, C4<0>, C4<0>, C4<0>;
L_0x27a6320 .functor OR 1, L_0x27a60b0, L_0x27a62b0, C4<0>, C4<0>;
L_0x27a6530 .functor AND 1, L_0x27a5e30, L_0x27a6320, C4<1>, C4<1>;
L_0x27a6640 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a67c0 .functor OR 1, v0x279e3a0_0, L_0x27a6640, C4<0>, C4<0>;
L_0x27a6880 .functor OR 1, L_0x27a67c0, v0x279e4e0_0, C4<0>, C4<0>;
L_0x27a6a60 .functor NOT 1, v0x279e620_0, C4<0>, C4<0>, C4<0>;
L_0x27a6ad0 .functor OR 1, L_0x27a6880, L_0x27a6a60, C4<0>, C4<0>;
L_0x27a6d10 .functor AND 1, L_0x27a6530, L_0x27a6ad0, C4<1>, C4<1>;
L_0x27a6e20 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a6be0 .functor OR 1, v0x279e3a0_0, L_0x27a6e20, C4<0>, C4<0>;
L_0x27a6ca0 .functor NOT 1, v0x279e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6fe0 .functor OR 1, L_0x27a6be0, L_0x27a6ca0, C4<0>, C4<0>;
L_0x27a70f0 .functor OR 1, L_0x27a6fe0, v0x279e620_0, C4<0>, C4<0>;
L_0x27a7310 .functor AND 1, L_0x27a6d10, L_0x27a70f0, C4<1>, C4<1>;
L_0x27a7420 .functor NOT 1, v0x279e440_0, C4<0>, C4<0>, C4<0>;
L_0x27a7810 .functor OR 1, v0x279e3a0_0, L_0x27a7420, C4<0>, C4<0>;
L_0x27a78d0 .functor NOT 1, v0x279e4e0_0, C4<0>, C4<0>, C4<0>;
L_0x27a7cd0 .functor OR 1, L_0x27a7810, L_0x27a78d0, C4<0>, C4<0>;
L_0x27a7de0 .functor NOT 1, v0x279e620_0, C4<0>, C4<0>, C4<0>;
L_0x27a81f0 .functor OR 1, L_0x27a7cd0, L_0x27a7de0, C4<0>, C4<0>;
L_0x27a8300 .functor AND 1, L_0x27a7310, L_0x27a81f0, C4<1>, C4<1>;
v0x279ed30_0 .net *"_ivl_0", 0 0, L_0x27a4340;  1 drivers
v0x279ee10_0 .net *"_ivl_10", 0 0, L_0x27a4940;  1 drivers
v0x279eef0_0 .net *"_ivl_12", 0 0, L_0x27a4b00;  1 drivers
v0x279efe0_0 .net *"_ivl_14", 0 0, L_0x27a4c10;  1 drivers
v0x279f0c0_0 .net *"_ivl_16", 0 0, L_0x27a4de0;  1 drivers
v0x279f1f0_0 .net *"_ivl_18", 0 0, L_0x27a4e50;  1 drivers
v0x279f2d0_0 .net *"_ivl_2", 0 0, L_0x27a43d0;  1 drivers
v0x279f3b0_0 .net *"_ivl_20", 0 0, L_0x27a4fc0;  1 drivers
v0x279f490_0 .net *"_ivl_22", 0 0, L_0x27a5030;  1 drivers
v0x279f600_0 .net *"_ivl_24", 0 0, L_0x27a5160;  1 drivers
v0x279f6e0_0 .net *"_ivl_26", 0 0, L_0x27a5220;  1 drivers
v0x279f7c0_0 .net *"_ivl_28", 0 0, L_0x27a50f0;  1 drivers
v0x279f8a0_0 .net *"_ivl_30", 0 0, L_0x27a53b0;  1 drivers
v0x279f980_0 .net *"_ivl_32", 0 0, L_0x27a5500;  1 drivers
v0x279fa60_0 .net *"_ivl_34", 0 0, L_0x27a55c0;  1 drivers
v0x279fb40_0 .net *"_ivl_36", 0 0, L_0x27a5770;  1 drivers
v0x279fc20_0 .net *"_ivl_38", 0 0, L_0x27a57e0;  1 drivers
v0x279fe10_0 .net *"_ivl_4", 0 0, L_0x27a4570;  1 drivers
v0x279fef0_0 .net *"_ivl_40", 0 0, L_0x27a5950;  1 drivers
v0x279ffd0_0 .net *"_ivl_44", 0 0, L_0x27a5c30;  1 drivers
v0x27a00b0_0 .net *"_ivl_46", 0 0, L_0x27a5ca0;  1 drivers
v0x27a0190_0 .net *"_ivl_48", 0 0, L_0x27a5e30;  1 drivers
v0x27a0270_0 .net *"_ivl_50", 0 0, L_0x27a5ef0;  1 drivers
v0x27a0350_0 .net *"_ivl_52", 0 0, L_0x27a6040;  1 drivers
v0x27a0430_0 .net *"_ivl_54", 0 0, L_0x27a60b0;  1 drivers
v0x27a0510_0 .net *"_ivl_56", 0 0, L_0x27a62b0;  1 drivers
v0x27a05f0_0 .net *"_ivl_58", 0 0, L_0x27a6320;  1 drivers
v0x27a06d0_0 .net *"_ivl_6", 0 0, L_0x27a4680;  1 drivers
v0x27a07b0_0 .net *"_ivl_60", 0 0, L_0x27a6530;  1 drivers
v0x27a0890_0 .net *"_ivl_62", 0 0, L_0x27a6640;  1 drivers
v0x27a0970_0 .net *"_ivl_64", 0 0, L_0x27a67c0;  1 drivers
v0x27a0a50_0 .net *"_ivl_66", 0 0, L_0x27a6880;  1 drivers
v0x27a0b30_0 .net *"_ivl_68", 0 0, L_0x27a6a60;  1 drivers
v0x27a0e20_0 .net *"_ivl_70", 0 0, L_0x27a6ad0;  1 drivers
v0x27a0f00_0 .net *"_ivl_72", 0 0, L_0x27a6d10;  1 drivers
v0x27a0fe0_0 .net *"_ivl_74", 0 0, L_0x27a6e20;  1 drivers
v0x27a10c0_0 .net *"_ivl_76", 0 0, L_0x27a6be0;  1 drivers
v0x27a11a0_0 .net *"_ivl_78", 0 0, L_0x27a6ca0;  1 drivers
v0x27a1280_0 .net *"_ivl_8", 0 0, L_0x27a4830;  1 drivers
v0x27a1360_0 .net *"_ivl_80", 0 0, L_0x27a6fe0;  1 drivers
v0x27a1440_0 .net *"_ivl_82", 0 0, L_0x27a70f0;  1 drivers
v0x27a1520_0 .net *"_ivl_84", 0 0, L_0x27a7310;  1 drivers
v0x27a1600_0 .net *"_ivl_86", 0 0, L_0x27a7420;  1 drivers
v0x27a16e0_0 .net *"_ivl_88", 0 0, L_0x27a7810;  1 drivers
v0x27a17c0_0 .net *"_ivl_90", 0 0, L_0x27a78d0;  1 drivers
v0x27a18a0_0 .net *"_ivl_92", 0 0, L_0x27a7cd0;  1 drivers
v0x27a1980_0 .net *"_ivl_94", 0 0, L_0x27a7de0;  1 drivers
v0x27a1a60_0 .net *"_ivl_96", 0 0, L_0x27a81f0;  1 drivers
v0x27a1b40_0 .net "a", 0 0, v0x279e3a0_0;  alias, 1 drivers
v0x27a1be0_0 .net "b", 0 0, v0x279e440_0;  alias, 1 drivers
v0x27a1cd0_0 .net "c", 0 0, v0x279e4e0_0;  alias, 1 drivers
v0x27a1dc0_0 .net "d", 0 0, v0x279e620_0;  alias, 1 drivers
v0x27a1eb0_0 .net "out_pos", 0 0, L_0x27a8300;  alias, 1 drivers
v0x27a1f70_0 .net "out_sop", 0 0, L_0x27a5a10;  alias, 1 drivers
S_0x27a20f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27535c0;
 .timescale -12 -12;
E_0x273a9f0 .event anyedge, v0x27a2ee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a2ee0_0;
    %nor/r;
    %assign/vec4 v0x27a2ee0_0, 0;
    %wait E_0x273a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x279d870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279e710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279e7b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x279d870;
T_4 ;
    %wait E_0x2751da0;
    %load/vec4 v0x279e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x279e710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x279d870;
T_5 ;
    %wait E_0x2751c40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %wait E_0x2751c40;
    %load/vec4 v0x279e710_0;
    %store/vec4 v0x279e7b0_0, 0, 1;
    %fork t_1, S_0x279dba0;
    %jmp t_0;
    .scope S_0x279dba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279dde0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x279dde0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2751c40;
    %load/vec4 v0x279dde0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x279dde0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x279dde0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x279d870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2751da0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x279e620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x279e440_0, 0;
    %assign/vec4 v0x279e3a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x279e710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x279e7b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27535c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a2ee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27535c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a2a80_0;
    %inv;
    %store/vec4 v0x27a2a80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27535c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x279e580_0, v0x27a3050_0, v0x27a28a0_0, v0x27a2940_0, v0x27a29e0_0, v0x27a2b20_0, v0x27a2da0_0, v0x27a2d00_0, v0x27a2c60_0, v0x27a2bc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27535c0;
T_9 ;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27535c0;
T_10 ;
    %wait E_0x2751da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a2e40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
    %load/vec4 v0x27a2f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a2e40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27a2da0_0;
    %load/vec4 v0x27a2da0_0;
    %load/vec4 v0x27a2d00_0;
    %xor;
    %load/vec4 v0x27a2da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27a2c60_0;
    %load/vec4 v0x27a2c60_0;
    %load/vec4 v0x27a2bc0_0;
    %xor;
    %load/vec4 v0x27a2c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27a2e40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a2e40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter1/response0/top_module.sv";
