 2
一、中文摘要 
本實驗利用磁控濺鍍法沉積氧化銅薄膜於白金基板上，最後以熱蒸鍍系統配合金屬遮罩
定義上電極，完成金屬/絕緣層/金屬結構，並針對材料特性與電性方面做分析。在物性
方面利用掃描式電子顯微鏡(SEM)觀察薄膜表面形貌與觀測截面影像，並使用低掠角X
光繞射(GXRD)分析薄膜晶相。在電性方面探討元件其電阻切換特性、電流傳導機制、
記憶時間測試等特性，最後利用二氧化矽薄膜製作出SiO2/CuxO雙層結構，進而針對兩
者探討單層與雙層結構之差異比較。 
關鍵字: 電阻式記憶體、氧化銅、二氧化矽 
 
英文摘要 
The CuxO and SiO2 thin films were deposited on Pt/Ti/SiO2/Si substrates by a 
radio-frequency magnetron sputter to form SiO2/CuxO/Pt and CuxO/Pt structures. 
Microstructures of the CuxO film were characterized by scanning electron microscope (SEM) 
and glancing angle X-ray diffraction (GXRD). Current-voltage characteristics were measured 
with a tungsten probe by dc voltage sweeping. The resistive switching difference between the 
SiO2/CuxO/Pt and CuxO/Pt structures was also investigated. The addition of SiO2 layer 
decreased the switching voltages and currents, which should be due to pinholes within the 
SiO2 layer. 
Key words: RRAM, CuxO, SiO2 
 
二、計畫的緣由與目的 
近年來隨著資訊科技的進步與發展，人們對於電子產品的需求也日益增加，隨著電
子產品的種類與功能增加，為了達到所需的效能，對記憶體的要求也隨之增加。一個理
想的記憶元件應包含讀取速度快、低功率耗損、記憶時間長與耐久度好等優點，而電阻
式記憶體(RRAM)剛好符合此未來趨勢，因此具有取代傳統記憶體的潛力。目前用於電
阻式記憶體常見的材料有數種，其中二元過渡金屬氧化物為未來最有希望的材料，因結
構與特性較容易掌握等優勢，較利於研究與發展。為了考慮將來生產與半導體製程整
合，因此本研究選擇銅金屬作為研究主題，利用堆疊二氧化矽薄膜製做出雙層結構改善
元件特性，降低元件轉態時所需要的電流，並藉由電性量測比較二氧化矽薄膜對於記憶
特性的影響。 
 
三、研究方法及成果 
本實驗使用四吋 P-type 矽晶圓為基底，經由 RCA 清洗去除原本附著在晶圓上的原
生氧化層和其餘污染物質，接著利用爐管成長約 200 nm 的二氧化矽薄膜以阻隔基板的
漏電流，再以電子束蒸鍍法(Electron Beam Evaporation)沉積 5 nm 的鈦(Ti)及 100 nm 的
 4
Voltage (V)
-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0
C
ur
re
nt
 (A
)
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
RESET
SET
 
圖四  雙極性操作模式下電流電壓(I-V)特性曲線圖 
(b)記憶特性測試 
為了解元件是否具有長時間記憶的能力，針對元件之高低阻態作記憶時間(Retention)一
萬秒量測，如圖五所示。利用程式控制量測時間，當外加偏壓源停止後，每隔一段時間
給予 0.1V 偏壓讀取其電阻狀態。由圖中得知隨著時間的增加，元件其高低阻態並未出
現劇烈變化，元件仍處於原來的電阻狀態，表示元件具有非揮發記憶之特性。為確保元
件寫入資料後經由多次讀取後仍保有資料完整性，利用連續讀取偏壓施加於元件上，觀
察元件在連續偏壓下是否受到影響。圖六所示為元件在高低電阻狀態下電流對偏壓時間
關係圖。當以 0.1V 電壓施加於元件上 1000 秒或者是更長時間，可以發現高低電阻態電
流並未出現明顯的衰減改變，證明元件具有非破壞性讀取(non-destructive readout)特性。
為了測試元件電阻切換的耐久度，觀察連續切換下的電阻變化。圖七為連續 500 次電阻
切換測試圖，其讀取電壓為 0.1V，元件在連續直流偏壓操作下，高低電阻比(resistance 
ratio)能保持約數十倍的差異，證明元件能穩定地寫入抹除其資料狀態。 
Retention time (sec)
2000 4000 6000 8000 10000
C
ur
re
nt
 (A
) @
 0
.1
V
10-7
10-6
10-5
10-4
10-3
10-2
10-1
HRS
LRS
           Stress  time (sec)
200 400 600 800 1000
C
ur
re
nt
 (A
) @
 0
.1
V
10-6
10-5
10-4
10-3
10-2
LRS
HRS
 
圖五  氧化銅薄膜記憶時間測試              圖六  氧化銅薄膜非破壞性讀取測試 
Switching Cycles
0 100 200 300 400 500
R
es
is
ta
nc
e 
@
0.
1V
 (O
hm
)
100
101
102
103
104
105
106
HRS
LRS
            Thickness (nm)
10 20 30 40 50 60
Fo
rm
in
g 
Vo
lta
ge
 (l
Vl
)
4.5
5.0
5.5
6.0
6.5
7.0
7.5
8.0
 
 6
所形成之絲狀導通路徑較少，因此當絲狀路徑斷裂後重新組成所需的驅動電壓較小。 
 
Thickness (nm)
10 20 30 40 50 60
SE
T 
Vo
lta
ge
 (V
)
0.0
0.5
1.0
1.5
2.0
2.5
        Thickness (nm)
10 20 30 40 50 60
SE
T 
C
ur
re
nt
 (A
)
10-7
10-6
10-5
10-4
10-3
 
圖十一 二氧化矽厚度對SET電壓的影響     圖十二 二氧化矽厚度對SET電流的影響 
 
(d)不同二氧化矽膜厚對良率的影響 
將三種不同厚度的雙層元件分別取20個作為良率統計，由圖十三可以觀察出20 nm的元
件良率約在50%，厚度30 nm約為60%，厚度為50 nm則趨近100%。可得知二氧化矽薄膜
厚度在50 nm為最佳條件參數，再之後進行的單雙層比較皆以此參數進行分析比較。 
30 nm
D
ev
ic
e 
yi
el
d(
%
)
0
25
50
75
100
20 nm 50 nm  
圖十三 二氧化矽厚度對良率的影響 
 
表一  不同二氧化矽薄膜厚度與其對應參數比較表 
 Forming 電壓 RESET 電壓/電流 SET 電壓/電流 良率 
20nm 低 高 高 50% 
30nm 中 中 中 60% 
50nm 高 低 低 100% 
(d)記憶可靠度測試 
圖十四所示為雙層結構元件在高低電阻狀態下電流對偏壓時間關係圖。當以0.1V電壓施
加於元件上1000秒或者是更長時間，在連續偏壓讀取下高低電阻態未出現明顯的衰減改
變，因此證明雙層結構元件具有非破壞性讀取特性。如圖十五所示，顯示元件具有超過
一萬秒長記憶時間功能。在無供應壓電情況下，元件仍保持原有記憶狀態，證明具有非
 8
R
ES
ET
 V
ol
ta
ge
 (l
Vl
)
0.0
0.1
0.2
0.3
0.4
0.5
SiO2/CuxO CuxO        
R
ES
ET
 C
ur
re
nt
 (l
A
l)
10-5
10-4
10-3
10-2
SiO2/CuxO CuxO  
圖十七 二氧化矽厚度對RESET電壓的影響    圖十八 二氧化矽厚度對RESET電流的
影響 
R
ES
ET
 P
ow
er
 (W
)
10-6
10-5
10-4
10-3
10-2
SiO2/CuxO CuxO  
圖十九 二氧化矽厚度對 RESET 功率的影響 
 
(b) SET特性比較 
圖二十與圖二十一為單/雙結構下SET電壓、電流分佈圖，由圖可觀察出雙層結構下SET
操作電壓與電流較單層結構來得小，其電壓分佈範圍也較集中穩定，電流約相差一個數
量級，推測原因為內部絲狀路徑粗細不同所致。雙層結構薄膜內部絲狀路徑形成受二氧
化矽pinholes所影響，銅金屬經由pinholes所形成的絲狀導通路徑與單層結構相比較為細
小，因此當元件進行SET過程時驅動所需的電壓與電流較小也較穩定，轉態所需功率也
較低，如圖二十二所示。 
 
SE
T 
Vo
lta
ge
 (V
)
0.0
0.5
1.0
1.5
2.0
SiO2/CuxO CuxO        
SE
T 
C
ur
re
nt
 (A
)
10-5
10-4
10-3
10-2
SiO2/CuxO CuxO  
圖二十 二氧化矽厚度對SET電壓的影響    圖二十一 二氧化矽厚度對SET電流的影響 
 10
[4] K. Fujiwara, T. Nemoto, M. J. Rozenberg, Y. Nakamura, and H. Takagi, “Resistance 
Switching and Formation of a Conductive Bridge in Metal/Binary Oxide/Metal Structure 
for Memory Devices”, Jpn. J. Appl. Phys., vol. 47, no. 8, p.6266, 2008. 
  
六、計畫成果自評 
已完成原申請計畫第一年部份內容，包括製程與量測設備架設、基本製程參數建立、建
立氧化銅薄膜與二氧化矽薄膜成長技術、電阻轉態機制研究、建立製程與電學性質的相
互關係。參與本計畫之研究生均可獲得完整的半導體製程、電性與材料分析等專業訓
練，且具備文獻資料收集及歸納分析能力，面對問題能獨自尋找解決之道，建立學生半
導體量測儀器之專業知識及量測技巧，並從儀器架設過程中學習電性分析能力。 
 
與本年度計畫相關發表論文如下: 
1. C. Y. Liu*, X. J. Lin, H. Y. Wang, and C. H. Lai, “Improved Resistive Switching Dispersion 
of NiOx Thin Film by Cu-Doping Method,” Japanese Journal of Applied Physics, 49, 
pp.056507-1~056507-4, 2010. (SCI) 
2. C. Y. Liu* and J. M. Hsu, “Effect of Ultraviolet Illumination on the Resistive Switching 
Properties of CuxO Thin Film,” Japanese Journal of Applied Physics, 49, 
pp.084202-1~084202-3, 2010. (SCI) 
3. C. Y. Liu* and J. M. Hsu, “Dispersion Improvement of Unipolar Resistive Switching 
Ni/CuxO/Cu Device by Bipolar Operation Method,” Microelectronic Engineering, 87, 
pp.2504~2507, 2010. (SCI) 
4. C. Y. Liu* and P. W. Sung, “Investigation of Resistive Switching Characteristics of 
Cu/SiO2/Pt Structure by Different Operation and Sweeping Methods,” 7th Asian Meeting on 
Ferroelectricity (AMF-7) and the 7th Asian Meeting on Electroceramics (AMEC-7), Jeju 
island, Korea, June 28-July 1, 2010. 
5. C. Y. Liu*, Y. C. Li, C. H. Lai, and S. K. Liu, “Influence of SiO2 Layer on Resistive 
Switching Properties of SiO2/CuxO Stack Structure” IUMRS-ICA 2010----11th IUMRS 
International Conference in Asia, Qingdao, China, Sep. 25-28, 2010. 
6. C. Y. Liu*, P. W. Sung, C. H. Lai, and H. Y. Wang “Resistive Switching Characteristics of 
Cu/SiO2/Pt Structure,” IUMRS-ICA 2010----11th IUMRS International Conference in Asia, 
Qingdao, China, Sep. 25-28, 2010. 
 2
Investigation of Resistive Switching Characteristics of a Cu/SiO2/Pt 
Structure by Different Operation and Sweeping Methods 
 
Chih-Yi Liu* and Po-Wei Sung 
Department of Electronic Engineering, National Kaohsiung University of Applied Sciences, 
Kaohsiung 807, R.O.C. 
E-mail: cyliu@cc.kuas.edu.tw 
Abstract 
A SiO2 thin film was deposited on a Pt/Ti/SiO2/Si substrate using a radio-frequency 
magnetron sputter. A Cu top electrode was then deposited to form a Cu/SiO2/Pt structure. 
After that, Cu ions were diffused into the SiO2 layer via a post metal deposition annealing 
process. Resistance of the Cu/SiO2/Pt device was reversibly switched between the high 
resistance-state and the low resistance-state using dc voltages. The switching behaviors and 
the conduction mechanisms suggested that a conducting filament model would best explain 
the resistance switching. Both unipolar and bipolar switching behaviors were observed in the 
same device by using different voltage operations. The unipolar and bipolar operation 
methods led to different current-voltage characteristics, which were found to be due to 
thermochemical and electrochemical reactions respectively. 
 
 
1. Introduction 
Nonvolatile memories (NVMs) have been widely adopted in electronic products, due to 
their low power consumption and long retention time. Currently, flash memory is used in the 
major of NVMs. However, following continuous scaling of the device dimension, the thin 
tunneling oxide leads to a large leakage current, which causes retention degradation and 
 4
radio-frequency magnetron sputter. A 300-nm-thick Cu top electrode was then deposited by a 
thermal evaporator to form a Cu/SiO2/Pt structure. The area of the top electrode, which was 
patterned by a metal mask, was about 4.9 x 10-4 cm2. Finally, post metal annealing was 
performed at 500 oC for 90 min to diffuse Cu ions into the SiO2 layer, so as to improve the 
resistive switching behaviors. Electrical measurements were performed using a HP 4155B 
semiconductor parameter analyzer at room temperature. The dc signals were applied to the 
top electrode while the bottom electrode was grounded. 
 
3. Results and discussion 
Fig. 1(a) shows the resistive switching characteristics of the Cu/SiO2/Pt device in the 
unipolar operation method. As the applied voltage swept to -2.8 V, the device current abruptly 
increased to the low resistance-state (LRS), which was called the SET process. A compliance 
current of 1 mA was set to prevent device damage during the SET process. After that, while 
the applied voltage swept again from 0 to -0.6 V, the device current abruptly decreased to the 
high resistance-state (HRS), which was called the RESET process. The device current can be 
reversibly switched between the HRS and the LRS by dc voltages in the same voltage 
direction, this was called the unipolar operation method. The applied voltage was not swept in 
the positive direction so as to prevent an electrochemical reaction.  
Fig. 1(b) shows that the device current also can be switched by dc voltages in opposite 
directions, which was called the bipolar operation method. The device current abruptly 
increased at about 0.22 V and abruptly decreased at about -0.07 V. A compliance current of 1 
mA was also set to prevent damage to the device during the SET process. The operation 
voltages of the bipolar operation method were much smaller than those of the unipolar 
operation method, which is likely due to different switching mechanisms. The RESET current 
of the bipolar operation method was also much smaller than that of the unipolar operation 
 6
using the voltage sweeping mode (V-mode) for the unipolar and the bipolar operation 
methods. The RESET current increased with an increase of the compliance current. The 
formation of the conducting filaments was controlled by the compliance current. Therefore, a 
larger RESET current was needed to rupture more conducting filaments formed under 
increased compliance current. For the unipolar operation method, the RESET current was 
larger than the compliance current. On the other hand, for the bipolar operation method, the 
RESET current was smaller than the compliance current. Therefore, the RESET current of the 
bipolar operation method was smaller than that of the unipolar operation method, which is 
likely due to the different rupturing mechanisms of conducting filaments. 
Fig. 4 shows the influences of delay time on the switching voltages and currents using 
the bipolar operation method. The SET voltage and RESET voltage decreased with an 
increase of delay time, as shown in Fig. 4(a). Fig. 4(b) also shows the SET current and 
RESET current decreased with an increase of delay time. In general, the device with one 
oxidizable electrode and one inert electrode exhibits behaviors consistent with an 
electrochemical reaction. While a positive voltage was applied to the top electrode, the Cu 
ions migrated through the SiO2 film and then electrodeposited on the bottom electrode to form 
the Cu conducting filament. While a negative voltage was applied on the top electrode, the Cu 
filament near the top electrode would dissolve and rupture as a result. With a slow sweeping 
speed, Cu ions had more time to migrate through the SiO2 layer to dissolve and electrodeposit 
Cu ions. Therefore, smaller switching voltages and current were needed to drive Cu ions to 
form and rupture the conducting filament. Therefore, the bipolar resistive switching behavior 
should be charge-controlled. For the unipolar operation method, the switching voltages and 
currents were independent of the delay time of I-V measurements (not shown). Since the 
filament rupture is based on a thermochemical reaction, the unipolar switching behavior 
should be power-controlled [11]. Therefore, the switching mechanisms of the unipolar and 
bipolar operation methods were not the same. The switching mechanism was not only 
 8
Acknowledgements 
The authors thank the National Science Council of R.O.C. for financial supports under 
project No. NSC 98-2221-E-151-058 and the facility support from National Nano Device 
Laboratories. 
 
References 
[1] D. C. Worledge, D. W. Abraham, Appl. Phys. Lett. 82 (2003) 4522. 
[2] X. S. Miao, L. P. Shi, H. K. Lee, J. M. Li, R. Zhao, P. K. Tan, K. G. Lim, H. X. Yang, T. C. 
Chong, Jpn. J. Appl. Phys. 45 (2006) 3955. 
[3] A. Beck, J. G. Bednorz, Ch. Gerber, C. Rossel, D. Widmer, Appl. Phys. Lett. 77 (2000) 
139. 
[4] C. Y. Liu, P. H. Wu, A. Wang, W. Y. Jang, J. C. Young, K. Y. Chiu, T. Y Tseng, IEEE 
Electron Device Lett. 26 (2005) 351. 
[5] C. Y. Liu, X. J. Lin, H. Y. Wang, C. H. Lai, Jpn. J. Appl. Phys. 49 (2010) 056507. 
[6] H. B. Lv, M. Yin, Y. L. Song, X. F. Fu, L. Tang, P. Zhou, C. H. Zhao, T. A. Tang, B. A. 
Chen, Y. Y. Lin, IEEE Electron Device Lett. 29 (2008) 47. 
[7] C. Schindler, S. C. P. Thermadam, R. Waser, M. N. Kozicki, IEEE Trans. Electron Devices 
54 (2007) 2762. 
[8] D. S. Jeong, B. J. Choi, C. S. Hwang, J. Appl. Phys. 100 (2006) 113724.  
[9] S. E. Ahn, M. J. Lee, Y. Park, B. S. Kang, C. B. Lee, K. H. Kim, S. Seo, D. S. Suh, D. C. 
Kim, J. Hur, W. Xianyu, G. Stefanovich, H. Yin, I. K. Yoo, J. H. Lee, J. B. Park, I. G. Baek, 
B. H. Park, Adv. Mater., 20 (2008) 924. 
[10] K. Kinoshita, K. Tsunoda, Y. Sato, H. Noshiro, S. Yagaki, M. Aoki, Y. Sugiyama Appl. 
Phys. Lett. 93 (2008) 033506. 
[11] C. Rohde, B. J. Choi, D. S. Jeong, S. Choi, J. S. Zhao, C. S. Hwang, Appl. Phys. Lett. 86 
 10
Bias Voltage (V)
-3 -2 -1 0
C
ur
re
nt
 (A
)
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
RESETSET
(a) unipolar
 
Bias Voltage (V)
-0.5 -0.4 -0.3 -0.2 -0.1 0.0 0.1 0.2 0.3
C
ur
re
nt
 (A
)
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
(b) bipolar
SETRESET
 
 
Fig. 1 Liu et al. 
 12
Delay Time (s)
0.0 0.1 0.2 0.3 0.4 0.5 0.6
SE
T 
Vo
lta
ge
 (V
)
0.00
0.05
0.10
0.15
0.20
R
ES
ET
 V
ol
ta
ge
 (V
)
-0.08
-0.06
-0.04
-0.02
0.00
SET Voltage 
RESET Voltage 
(a)
 
 
Delay Time (s)
0.0 0.1 0.2 0.3 0.4 0.5 0.6
SE
T 
C
ur
re
nt
 (A
)
10-11
10-10
10-9
R
ES
ET
 C
ur
re
nt
 (A
)
10-4
10-3
SET Current 
RESET Current 
(b)
 
Fig. 4 Liu et al. 
 
98年度專題研究計畫研究成果彙整表 
計畫主持人：劉志益 計畫編號：98-2221-E-151-058- 
計畫名稱：後段製程材料於電阻式記憶體元件與材料之研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 1 1 100% 
人次 
 
期刊論文 3 3 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 3 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
