% \documentclass{article}
% \usepackage{graphicx}
% \usepackage[a4paper, margin=0.5in]{geometry}
% \usepackage{subcaption}
% \usepackage{printlen}
% \uselengthunit{cm}

% \newlength\imageheight
% \newlength\imagewidth

% \begin{document}

\section{MSP\_A TRP On board links}\label{sec:MSPATRPOnboardlinks6.4-optimized}

\begin{figure}[h] % "[t!]" placement specifier just for this example
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3900IC400TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-00--IC4-00-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3901IC401TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-01--IC4-01-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3902IC402TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-02--IC4-02-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3903IC403TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-03--IC4-03-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3904IC404TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-04--IC4-04-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3905IC405TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-05--IC4-05-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3906IC406TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-06--IC4-06-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3907IC407TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-07--IC4-07-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3908IC408TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-08--IC4-08-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3909IC409TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-09--IC4-09-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3910IC410TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-10--IC4-10-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3911IC411TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-11--IC4-11-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3912IC412TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-12--IC4-12-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3913IC413TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-13--IC4-13-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3914IC414TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-14--IC4-14-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3915IC415TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-15--IC4-15-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3916IC416TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-16--IC4-16-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3917IC417TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-17--IC4-17-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3918IC418TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-18--IC4-18-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3919IC419TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-19--IC4-19-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3920IC420TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-20--IC4-20-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3921IC421TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-21--IC4-21-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3922IC422TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-22--IC4-22-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3923IC423TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-23--IC4-23-TRP_FPGA.pdf}}
\end{subfigure}

\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3924IC424TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-24--IC4-24-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3925IC425TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-25--IC4-25-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3926IC426TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-26--IC4-26-TRP_FPGA.pdf}}
\end{subfigure}\hspace*{\fill}
\begin{subfigure}{0.25\textwidth}
\hyperref[sec:MSPAFPGAIC3927IC427TRPFPGA6.4-optimized]{\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-27--IC4-27-TRP_FPGA.pdf}}
\end{subfigure}

\caption{MSP\_A TRP On board links} \label{fig:MSPATRPOnboardlinks6.4-optimized}
\end{figure}

A cross-reference to Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPATRPOnboardlinks9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPATRPOnboardlinks12.8-optimized]{12.8-optimized}. \\
Next summary Figure~\ref{fig:MSPCTRPOnboardlinks6.4-optimized}.
\clearpage
% \end{document}
\subsection{MSP\_A\_FPGA-IC39-00--IC4-00-TRP\_FPGA}\label{sec:MSPAFPGAIC3900IC400TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-00--IC4-00-TRP\_FPGA}
\label{tab:MSPAFPGAIC3900IC400TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:06:55}                   & \multicolumn{2}{l|}{2018-Jan-24 04:08:07}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26390        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-00--IC4-00-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-00--IC4-00-TRP\_FPGA} \label{fig:MSPAFPGAIC3900IC400TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3900IC400TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3900IC400TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-01--IC4-01-TRP\_FPGA}\label{sec:MSPAFPGAIC3901IC401TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-01--IC4-01-TRP\_FPGA}
\label{tab:MSPAFPGAIC3901IC401TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:08:07}                   & \multicolumn{2}{l|}{2018-Jan-24 04:09:17}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25962        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-01--IC4-01-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-01--IC4-01-TRP\_FPGA} \label{fig:MSPAFPGAIC3901IC401TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3901IC401TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3901IC401TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-02--IC4-02-TRP\_FPGA}\label{sec:MSPAFPGAIC3902IC402TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-02--IC4-02-TRP\_FPGA}
\label{tab:MSPAFPGAIC3902IC402TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:09:17}                   & \multicolumn{2}{l|}{2018-Jan-24 04:10:28}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25694        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-02--IC4-02-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-02--IC4-02-TRP\_FPGA} \label{fig:MSPAFPGAIC3902IC402TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3902IC402TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3902IC402TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-03--IC4-03-TRP\_FPGA}\label{sec:MSPAFPGAIC3903IC403TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-03--IC4-03-TRP\_FPGA}
\label{tab:MSPAFPGAIC3903IC403TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:10:28}                   & \multicolumn{2}{l|}{2018-Jan-24 04:11:39}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25246        & 115          & 89.15\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-03--IC4-03-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-03--IC4-03-TRP\_FPGA} \label{fig:MSPAFPGAIC3903IC403TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3903IC403TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3903IC403TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-04--IC4-04-TRP\_FPGA}\label{sec:MSPAFPGAIC3904IC404TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-04--IC4-04-TRP\_FPGA}
\label{tab:MSPAFPGAIC3904IC404TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:11:39}                   & \multicolumn{2}{l|}{2018-Jan-24 04:12:50}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26162        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-04--IC4-04-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-04--IC4-04-TRP\_FPGA} \label{fig:MSPAFPGAIC3904IC404TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3904IC404TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3904IC404TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-05--IC4-05-TRP\_FPGA}\label{sec:MSPAFPGAIC3905IC405TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-05--IC4-05-TRP\_FPGA}
\label{tab:MSPAFPGAIC3905IC405TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:12:50}                   & \multicolumn{2}{l|}{2018-Jan-24 04:14:00}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25140        & 111          & 86.05\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-05--IC4-05-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-05--IC4-05-TRP\_FPGA} \label{fig:MSPAFPGAIC3905IC405TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3905IC405TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3905IC405TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-06--IC4-06-TRP\_FPGA}\label{sec:MSPAFPGAIC3906IC406TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-06--IC4-06-TRP\_FPGA}
\label{tab:MSPAFPGAIC3906IC406TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:14:00}                   & \multicolumn{2}{l|}{2018-Jan-24 04:15:11}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25577        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-06--IC4-06-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-06--IC4-06-TRP\_FPGA} \label{fig:MSPAFPGAIC3906IC406TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3906IC406TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3906IC406TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-07--IC4-07-TRP\_FPGA}\label{sec:MSPAFPGAIC3907IC407TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-07--IC4-07-TRP\_FPGA}
\label{tab:MSPAFPGAIC3907IC407TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:15:11}                   & \multicolumn{2}{l|}{2018-Jan-24 04:16:23}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26077        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-07--IC4-07-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-07--IC4-07-TRP\_FPGA} \label{fig:MSPAFPGAIC3907IC407TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3907IC407TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3907IC407TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-08--IC4-08-TRP\_FPGA}\label{sec:MSPAFPGAIC3908IC408TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-08--IC4-08-TRP\_FPGA}
\label{tab:MSPAFPGAIC3908IC408TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:16:23}                   & \multicolumn{2}{l|}{2018-Jan-24 04:17:33}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 24814        & 111          & 86.05\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-08--IC4-08-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-08--IC4-08-TRP\_FPGA} \label{fig:MSPAFPGAIC3908IC408TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3908IC408TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3908IC408TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-09--IC4-09-TRP\_FPGA}\label{sec:MSPAFPGAIC3909IC409TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-09--IC4-09-TRP\_FPGA}
\label{tab:MSPAFPGAIC3909IC409TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:17:33}                   & \multicolumn{2}{l|}{2018-Jan-24 04:18:43}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 24850        & 110          & 85.27\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-09--IC4-09-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-09--IC4-09-TRP\_FPGA} \label{fig:MSPAFPGAIC3909IC409TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3909IC409TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3909IC409TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-10--IC4-10-TRP\_FPGA}\label{sec:MSPAFPGAIC3910IC410TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-10--IC4-10-TRP\_FPGA}
\label{tab:MSPAFPGAIC3910IC410TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:18:43}                   & \multicolumn{2}{l|}{2018-Jan-24 04:19:52}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 23569        & 111          & 86.05\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-10--IC4-10-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-10--IC4-10-TRP\_FPGA} \label{fig:MSPAFPGAIC3910IC410TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3910IC410TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3910IC410TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-11--IC4-11-TRP\_FPGA}\label{sec:MSPAFPGAIC3911IC411TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-11--IC4-11-TRP\_FPGA}
\label{tab:MSPAFPGAIC3911IC411TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:19:52}                   & \multicolumn{2}{l|}{2018-Jan-24 04:21:03}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25462        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-11--IC4-11-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-11--IC4-11-TRP\_FPGA} \label{fig:MSPAFPGAIC3911IC411TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3911IC411TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3911IC411TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-12--IC4-12-TRP\_FPGA}\label{sec:MSPAFPGAIC3912IC412TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-12--IC4-12-TRP\_FPGA}
\label{tab:MSPAFPGAIC3912IC412TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:21:03}                   & \multicolumn{2}{l|}{2018-Jan-24 04:22:14}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26216        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-12--IC4-12-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-12--IC4-12-TRP\_FPGA} \label{fig:MSPAFPGAIC3912IC412TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3912IC412TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3912IC412TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-13--IC4-13-TRP\_FPGA}\label{sec:MSPAFPGAIC3913IC413TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-13--IC4-13-TRP\_FPGA}
\label{tab:MSPAFPGAIC3913IC413TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:22:14}                   & \multicolumn{2}{l|}{2018-Jan-24 04:23:25}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26043        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-13--IC4-13-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-13--IC4-13-TRP\_FPGA} \label{fig:MSPAFPGAIC3913IC413TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3913IC413TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3913IC413TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-14--IC4-14-TRP\_FPGA}\label{sec:MSPAFPGAIC3914IC414TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-14--IC4-14-TRP\_FPGA}
\label{tab:MSPAFPGAIC3914IC414TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:23:25}                   & \multicolumn{2}{l|}{2018-Jan-24 04:24:34}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25265        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-14--IC4-14-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-14--IC4-14-TRP\_FPGA} \label{fig:MSPAFPGAIC3914IC414TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3914IC414TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3914IC414TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-15--IC4-15-TRP\_FPGA}\label{sec:MSPAFPGAIC3915IC415TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-15--IC4-15-TRP\_FPGA}
\label{tab:MSPAFPGAIC3915IC415TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:24:35}                   & \multicolumn{2}{l|}{2018-Jan-24 04:25:46}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26431        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-15--IC4-15-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-15--IC4-15-TRP\_FPGA} \label{fig:MSPAFPGAIC3915IC415TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3915IC415TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3915IC415TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-16--IC4-16-TRP\_FPGA}\label{sec:MSPAFPGAIC3916IC416TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-16--IC4-16-TRP\_FPGA}
\label{tab:MSPAFPGAIC3916IC416TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:25:46}                   & \multicolumn{2}{l|}{2018-Jan-24 04:26:57}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25058        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-16--IC4-16-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-16--IC4-16-TRP\_FPGA} \label{fig:MSPAFPGAIC3916IC416TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3916IC416TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3916IC416TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-17--IC4-17-TRP\_FPGA}\label{sec:MSPAFPGAIC3917IC417TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-17--IC4-17-TRP\_FPGA}
\label{tab:MSPAFPGAIC3917IC417TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:26:57}                   & \multicolumn{2}{l|}{2018-Jan-24 04:28:09}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25220        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-17--IC4-17-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-17--IC4-17-TRP\_FPGA} \label{fig:MSPAFPGAIC3917IC417TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3917IC417TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3917IC417TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-18--IC4-18-TRP\_FPGA}\label{sec:MSPAFPGAIC3918IC418TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-18--IC4-18-TRP\_FPGA}
\label{tab:MSPAFPGAIC3918IC418TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:28:09}                   & \multicolumn{2}{l|}{2018-Jan-24 04:29:18}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 24698        & 110          & 85.27\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-18--IC4-18-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-18--IC4-18-TRP\_FPGA} \label{fig:MSPAFPGAIC3918IC418TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3918IC418TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3918IC418TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-19--IC4-19-TRP\_FPGA}\label{sec:MSPAFPGAIC3919IC419TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-19--IC4-19-TRP\_FPGA}
\label{tab:MSPAFPGAIC3919IC419TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:29:18}                   & \multicolumn{2}{l|}{2018-Jan-24 04:30:28}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 24985        & 110          & 85.27\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-19--IC4-19-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-19--IC4-19-TRP\_FPGA} \label{fig:MSPAFPGAIC3919IC419TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3919IC419TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3919IC419TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-20--IC4-20-TRP\_FPGA}\label{sec:MSPAFPGAIC3920IC420TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-20--IC4-20-TRP\_FPGA}
\label{tab:MSPAFPGAIC3920IC420TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:30:28}                   & \multicolumn{2}{l|}{2018-Jan-24 04:31:39}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26272        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-20--IC4-20-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-20--IC4-20-TRP\_FPGA} \label{fig:MSPAFPGAIC3920IC420TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3920IC420TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3920IC420TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-21--IC4-21-TRP\_FPGA}\label{sec:MSPAFPGAIC3921IC421TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-21--IC4-21-TRP\_FPGA}
\label{tab:MSPAFPGAIC3921IC421TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:31:39}                   & \multicolumn{2}{l|}{2018-Jan-24 04:32:49}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 24021        & 111          & 86.05\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-21--IC4-21-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-21--IC4-21-TRP\_FPGA} \label{fig:MSPAFPGAIC3921IC421TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3921IC421TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3921IC421TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-22--IC4-22-TRP\_FPGA}\label{sec:MSPAFPGAIC3922IC422TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-22--IC4-22-TRP\_FPGA}
\label{tab:MSPAFPGAIC3922IC422TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:32:50}                   & \multicolumn{2}{l|}{2018-Jan-24 04:34:02}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 27017        & 114          & 88.37\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-22--IC4-22-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-22--IC4-22-TRP\_FPGA} \label{fig:MSPAFPGAIC3922IC422TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3922IC422TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3922IC422TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-23--IC4-23-TRP\_FPGA}\label{sec:MSPAFPGAIC3923IC423TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-23--IC4-23-TRP\_FPGA}
\label{tab:MSPAFPGAIC3923IC423TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:34:02}                   & \multicolumn{2}{l|}{2018-Jan-24 04:35:14}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26158        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-23--IC4-23-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-23--IC4-23-TRP\_FPGA} \label{fig:MSPAFPGAIC3923IC423TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3923IC423TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3923IC423TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-24--IC4-24-TRP\_FPGA}\label{sec:MSPAFPGAIC3924IC424TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-24--IC4-24-TRP\_FPGA}
\label{tab:MSPAFPGAIC3924IC424TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:35:14}                   & \multicolumn{2}{l|}{2018-Jan-24 04:36:24}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25233        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-24--IC4-24-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-24--IC4-24-TRP\_FPGA} \label{fig:MSPAFPGAIC3924IC424TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3924IC424TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3924IC424TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-25--IC4-25-TRP\_FPGA}\label{sec:MSPAFPGAIC3925IC425TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-25--IC4-25-TRP\_FPGA}
\label{tab:MSPAFPGAIC3925IC425TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:36:24}                   & \multicolumn{2}{l|}{2018-Jan-24 04:37:36}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 26102        & 113          & 87.60\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-25--IC4-25-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-25--IC4-25-TRP\_FPGA} \label{fig:MSPAFPGAIC3925IC425TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3925IC425TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3925IC425TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-26--IC4-26-TRP\_FPGA}\label{sec:MSPAFPGAIC3926IC426TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-26--IC4-26-TRP\_FPGA}
\label{tab:MSPAFPGAIC3926IC426TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:37:36}                   & \multicolumn{2}{l|}{2018-Jan-24 04:38:47}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25203        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-26--IC4-26-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-26--IC4-26-TRP\_FPGA} \label{fig:MSPAFPGAIC3926IC426TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3926IC426TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3926IC426TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage


\subsection{MSP\_A\_FPGA-IC39-27--IC4-27-TRP\_FPGA}\label{sec:MSPAFPGAIC3927IC427TRPFPGA6.4-optimized}

% Please add the following required packages to your document preamble:
% \usepackage{booktabs}
\begin{table}[h]
\centering
\caption{MSP\_A\_FPGA-IC39-27--IC4-27-TRP\_FPGA}
\label{tab:MSPAFPGAIC3927IC427TRPFPGA6.4-optimized}
\begin{tabular}{@{}|l|l|l|l|l|l|@{}}
\toprule
\textbf{SW Version}                & \textbf{GT Type}   & \multicolumn{2}{l|}{\textbf{Date and Time Started}}            & \multicolumn{2}{l|}{\textbf{Date and Time Ended}}        \\ \midrule
2017.2                       & UltraScale GTH          & \multicolumn{2}{l|}{2018-Jan-24 04:38:47}                   & \multicolumn{2}{l|}{2018-Jan-24 04:39:58}               \\ \midrule
\textbf{Reset RX}                  & \textbf{OA} & \textbf{HO}   & \textbf{HO (\%)} & \textbf{VO} & \textbf{VO (\%)} \\ \midrule
true & 25578        & 112          & 86.82\%        & 255        & 100.00\%       \\ \midrule
\textbf{Dwell Type}                & \textbf{Dwell BER} & \textbf{Horizontal Increment} & \textbf{Vertical Increment}    & \multicolumn{2}{l|}{\textbf{Misc Info}}                  \\ \midrule
BER                            & 1e-7        & 1        & 1           & \multicolumn{2}{l|}{ELF Version: 0xC002 SVN: 0}                         \\ \bottomrule
\end{tabular}
\end{table}

\begin{figure}[h]
\includegraphicsmaybe{../scans/pdf/6.4-optimized/MSP_A_FPGA-IC39-27--IC4-27-TRP_FPGA.pdf}
\caption{MSP\_A\_FPGA-IC39-27--IC4-27-TRP\_FPGA} \label{fig:MSPAFPGAIC3927IC427TRPFPGA6.4-optimized}
\end{figure}

Call back to summary Figure~\ref{fig:MSPATRPOnboardlinks6.4-optimized}.
Sibling eye diagrams: \hyperref[sec:MSPAFPGAIC3927IC427TRPFPGA9.6-optimized]{9.6-optimized}, \hyperref[sec:MSPAFPGAIC3927IC427TRPFPGA12.8-optimized]{12.8-optimized}.

\clearpage
\newpage

