---
# ğŸ§© Versioning â€“ systÃ©m dopÄºÅˆa automaticky
fm_version: "1.0.1"

# DÃ¡tum buildu â€“ generuje skript
fm_build: "2025-11-28T15:54:48.010567+00:00"

# PoznÃ¡mka k verzii â€“ voliteÄ¾nÃ©
fm_version_comment: ""


# ğŸ†” IDENTITY --------------------------------------------------------

# ID generuje CLI / skript

# UnikÃ¡tne UUID â€“ generuje skript
guid: "8f2b594e-f4b1-4f50-9de6-9fd9599aa1dd"


# ğŸ§­ CONTEXT ---------------------------------------------------------

# DAO / domÃ©na (knife, sdlc, q12, 7ds...) dopÄºÅˆa skript
dao: "class_sthdf_dashboard"

# NÃ¡zov zÃ¡pisu â€“ dopÄºÅˆa pouÅ¾Ã­vateÄ¾
title: "04 analysis"

# KrÃ¡tky popis â€“ dopÄºÅˆa pouÅ¾Ã­vateÄ¾ (voliteÄ¾nÃ©)
description: "{{DESCRIPTION}}"


# ğŸ‘¥ AUTHORSHIP ------------------------------------------------------

# HlavnÃ½ autor â€“ z globÃ¡lneho configu
author: "Roman Kazicka"

# Zoznam autorov â€“ generuje skript
authors:
  - "Roman Kazicka"


# ğŸ—‚ CLASSIFICATION ---------------------------------------------------

# NadradenÃ¡ kategÃ³ria â€“ mÃ´Å¾e doplniÅ¥ pouÅ¾Ã­vateÄ¾
category: ""

# Typ dokumentu (guide, case, tutorial...) â€“ pouÅ¾Ã­vateÄ¾ (voliteÄ¾nÃ©)
type: ""

# Priorita (low/medium/high) â€“ voliteÄ¾nÃ©
priority: ""

# Tagy â€“ odporÃºÄa sa 2â€“6 tagov.
# Typy tagov:
#   - rÃ¡mce: knife, 7ds, sdlc, q12
#   - ÃºÄel: tutorial, guide, pattern, case-study
#   - tÃ©ma: git, backup, ai, communication
#   - ÃºroveÅˆ: beginner, intermediate, advanced
tags: []


# ğŸŒ LOCALIZATION -----------------------------------------------------

# Jazyk dokumentu â€“ doplnÃ­ skript podÄ¾a Å¡truktÃºry
locale: "sk"


# ğŸ•’ LIFECYCLE --------------------------------------------------------

# DÃ¡tum vytvorenia â€“ generuje skript
created: "2025-11-28 16:54"

# DÃ¡tum poslednej Ãºpravy â€“ dopÄºÅˆa Älovek
modified: "2025-11-28 16:54"

# Stav dokumentu â€“ default "backlog"
status: "backlog"

# ViditeÄ¾nosÅ¥ â€“ default "public"
privacy: "public"


# âš– INTELLECTUAL PROPERTY -------------------------------------------

# DrÅ¾iteÄ¾ prÃ¡v k obsahu â€“ dopÄºÅˆa skript
rights_holder_content: "Roman Kazicka"

# SystÃ©movÃ½ vlastnÃ­k prÃ¡v
rights_holder_system: "CAA / KNIFE / LetItGrow"

# Licencia
license: "CC-BY-NC-SA-4.0"

# Disclaimer
disclaimer: "Use at your own risk. Methods provided as-is; participation is voluntary and context-aware."

# Copyright
copyright: "Â© 2025 Roman Kazicka"


# ğŸ”— ORIGIN / PROVENANCE ---------------------------------------------

# RepozitÃ¡r pÃ´vodu
origin_repo: ""

# URL pÃ´vodnÃ©ho repozitÃ¡ra
origin_repo_url: ""

# Commit pÃ´vodu
origin_commit: ""

# Branch pÃ´vodu
origin_branch: ""

# SystÃ©m pÃ´vodu (CAA/KNIFE/STHDFâ€¦)
origin_system: "CAA"

# PÃ´vodnÃ½ autor
origin_author: "Roman Kazicka"

# ImportovanÃ½ zdroj
origin_imported_from: ""

# DÃ¡tum importu
origin_import_date: ""


# ğŸ§± RESERVED ---------------------------------------------------------

fm_reserved1: ""
fm_reserved2: ""
---

<!-- class_sthdf_dashboard_INSTANCE_ID: 01-class_sthdf_dashboard_2025-2026 -->

# 04 â€“ Analysis

## ğŸ” ÄŒo bolo potrebnÃ© analyzovaÅ¥
Aby sme vedeli navrhnÃºÅ¥ bezpeÄnÃ½ USB-TTL most, museli sme pochopiÅ¥:

1) **AkÃ© riziko predstavuje USB Killer Ãºtok**
   - PC mÃ´Å¾e byÅ¥ fyzicky zniÄenÃ½ cez USB port
   - vÃ¤ÄÅ¡ina laboratÃ³rnych USB-TTL adaptÃ©rov nemÃ¡ Å¾iadnu ochranu

2) **Ako sa reÃ¡lne pouÅ¾Ã­va UART v praxi**
   - vÃ½vojÃ¡ri Äasto nevedia baud rate cieÄ¾ovÃ©ho zariadenia
   - RX/TX bÃ½vajÃº prehodenÃ©, Äo vedie k nefunkÄnÃ©mu debug procesu
   - prÃ­stup k zariadeniu bÃ½va fyzicky obmedzenÃ½ (kabelÃ¡Å¾, vzdialenosÅ¥)

3) **AkÃ© limity majÃº existujÃºce USB-TTL adaptÃ©ry**
   - neponÃºkajÃº bezdrÃ´tovÃ½ prÃ­stup
   - vyÅ¾adujÃº manuÃ¡lne nastavovanie
   - neizolujÃº PC od cieÄ¾ovÃ©ho HW

## ğŸ” KÄ¾ÃºÄovÃ© zistenia
- SkutoÄnÃ½ problÃ©m nie je len debugovanie UART, ale **bezpeÄnostnÃ© riziko a produktivita**.
- RieÅ¡enie musÃ­ byÅ¥ kombinÃ¡cia:
  â†’ ochrana host systÃ©mu  
  â†’ automatizÃ¡cia nastavenÃ­  
  â†’ bezdrÃ´tovÃ¡ prÃ¡ca
- ESP32 sa ukÃ¡zalo ako ideÃ¡lny kandidÃ¡t kvÃ´li:
  â†’ Wi-Fi + Bluetooth konektivite  
  â†’ viacerÃ½m UART portom  
  â†’ dostatoÄnÃ©mu vÃ½konu na spracovanie logiky

## ğŸ“Œ Rozhodovacie body / architektonickÃ© dÃ´vody
- USB-UART bridge mÃ¡ zostaÅ¥ "hlÃºpy" â†’ ESP32 bude inteligentnÃ¡ vrstva
- komunikÃ¡cia s PC bude nepriamou cestou cez wireless â†’ PC je izolovanÃ½
- rieÅ¡enie nesmie byÅ¥ len FW â†’ musÃ­ obsahovaÅ¥ aj HW nÃ¡vrh


- [Backlog a analÃ½zy](./backlog.md)

**Navigation:** [â¬†ï¸ SDLC](../index.md) Â· [â¬…ï¸ Projekt](../../index.md)
