$date
	Thu Feb 17 17:14:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ff_with_and_tb $end
$var wire 20 ! id_numtb [19:0] $end
$var wire 1 " op0tb $end
$var wire 1 # op0bartb $end
$var reg 1 $ clear0tb $end
$var reg 1 % clktb $end
$var reg 1 & ip0tb $end
$var reg 1 ' ip1tb $end
$var reg 1 ( preset0tb $end
$scope module ff_with_and_inst0 $end
$var wire 1 $ clear0 $end
$var wire 1 % clk $end
$var wire 1 ) d0 $end
$var wire 20 * id_num [19:0] $end
$var wire 1 & ip0 $end
$var wire 1 ' ip1 $end
$var wire 1 # op0bar $end
$var wire 1 ( preset0 $end
$var reg 1 " op0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100101000101100110 *
1)
1(
1'
1&
1%
1$
0#
1"
b1100101000101100110 !
$end
#1000
1#
0"
0)
0'
0&
0$
#50000
0%
#75000
1)
1'
1&
1$
#100000
0#
1"
1%
#125000
0)
0&
0'
#150000
0%
#175000
1'
#200000
1#
0"
1%
#210000
0'
#225000
0#
1"
0(
#250000
1#
0"
1(
0$
1&
0%
#275000
1$
#290000
0&
#300000
1%
#325000
1'
#348000
0'
#350000
0%
#375000
1&
#398000
0&
#400000
1%
#425000
1'
#450000
0%
#490000
0'
#500000
1%
#510000
1&
#525000
0$
#550000
0%
#575000
1$
0&
#590000
1)
1&
1'
#600000
0#
1"
1%
#650000
0%
#675000
0)
0'
0&
#700000
1#
0"
1%
#725000
1&
#750000
0%
#775000
0&
#799000
1'
#800000
1%
#805000
