
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1222214500                       # Number of ticks simulated
final_tick                               4811243028500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               44417749                       # Simulator instruction rate (inst/s)
host_op_rate                                104879257                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37621784                       # Simulator tick rate (ticks/s)
host_mem_usage                                1527416                       # Number of bytes of host memory used
host_seconds                                    32.49                       # Real time elapsed on the host
sim_insts                                  1442992278                       # Number of instructions simulated
sim_ops                                    3407198010                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        15488                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          304                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30784                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           45376                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              91952                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30784                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30784                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        31168                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           31168                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         1936                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           38                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              481                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              709                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3164                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           487                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                487                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12672080                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       248729                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           25187068                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           37126053                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              75233930                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      25187068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         25187068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        25501252                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             25501252                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        25501252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12672080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       248729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          25187068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          37126053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            100735182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3164                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        487                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 202496                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   31360                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   91952                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                31168                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                44                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                90                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                45                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                39                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               294                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               255                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               784                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               187                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               655                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               167                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              156                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               54                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               95                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                84                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               55                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1220476000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  1974                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1190                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  487                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2916                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     227                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1110                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    211.372973                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   132.326880                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   254.192297                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          546     49.19%     49.19% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          280     25.23%     74.41% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          109      9.82%     84.23% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           49      4.41%     88.65% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           22      1.98%     90.63% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           15      1.35%     91.98% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           21      1.89%     93.87% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           12      1.08%     94.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           56      5.05%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1110                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     104.833333                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     73.391975                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    100.031403                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             4     13.33%     13.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             7     23.33%     36.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             5     16.67%     53.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3     10.00%     63.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      6.67%     70.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      3.33%     73.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      3.33%     76.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            2      6.67%     83.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      3.33%     86.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      3.33%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.33%     93.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::432-447            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.758098                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               25     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                5     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     67327500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               126652500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15820000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21279.24                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40029.24                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       165.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        25.66                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     75.23                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     25.50                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2317                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     232                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.23                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.64                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     334285.40                       # Average gap between requests
system.mem_cntrl.pageHitRate                    69.82                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4555320                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2421210                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12473580                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 955260                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         92810640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             51307980                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2942400                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       325798890                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       100323840                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         37716240                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              631318050                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            516.536214                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1103656250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3678000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39078000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    131807750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    261260750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      76952000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    710587750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3370080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1791240                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10203060                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1602540                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         86664240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             41590620                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3542880                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       274392300                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy        99392640                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         73479960                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              596173500                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            487.781400                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1120619250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5670000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      36780000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    262124000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    258829500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      58157000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    600889250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  441542                       # Number of BP lookups
system.cpu.branchPred.condPredicted            441542                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             47898                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               379705                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   42245                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9039                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.152108                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          379705                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             140229                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           239476                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        31258                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      359561                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      227628                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9227                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1844                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      277327                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1289                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2476287000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2444429                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             563759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1929613                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      441542                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             182474                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1609192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  105028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      46860                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1769                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         37431                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271581                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18662                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     619                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2311554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.678809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.042290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1681853     72.76%     72.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60453      2.62%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30237      1.31%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38979      1.69%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38638      1.67%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33894      1.47%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35091      1.52%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31046      1.34%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   361363     15.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2311554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.180632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.789392                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   535823                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1205809                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    452439                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 64969                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  52514                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3473441                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  52514                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577466                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  540615                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         362831                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    470039                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                308089                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3270178                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3433                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27985                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  23710                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 235019                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3608484                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8257461                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5054544                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12769                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1991461                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1617023                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              13917                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13941                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    288522                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              272317                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29979                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30786                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2922329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2537878                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             17986                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1154779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1709661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4578                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2311554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.097910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.972458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1556856     67.35%     67.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194000      8.39%     75.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129955      5.62%     81.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              106465      4.61%     85.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95433      4.13%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83405      3.61%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76503      3.31%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44698      1.93%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               24239      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2311554                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23692     64.98%     64.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    57      0.16%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8912     24.44%     89.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3748     10.28%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      0.07%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               23      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33505      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1881160     74.12%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1471      0.06%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1942      0.08%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3174      0.13%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               377207     14.86%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237842      9.37%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1469      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            108      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2537878                       # Type of FU issued
system.cpu.iq.rate                           1.038229                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36459                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014366                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7431591                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4082898                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2379825                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10164                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11768                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4150                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2535809                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5023                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       173255                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          565                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1221                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        79703                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1427                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  52514                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  295321                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                132911                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2938694                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4994                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434308                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               272317                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              14871                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1152                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                131255                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1221                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          18972                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44530                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63502                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2429540                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                350330                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             97406                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       576111                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   242513                       # Number of branches executed
system.cpu.iew.exec_stores                     225781                       # Number of stores executed
system.cpu.iew.exec_rate                     0.993909                       # Inst execution rate
system.cpu.iew.wb_sent                        2400449                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2383975                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1575490                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2533877                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.975269                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621771                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1153548                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11787                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             49963                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2125810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.839170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.926134                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1589953     74.79%     74.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189307      8.91%     83.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        78076      3.67%     87.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80305      3.78%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44548      2.10%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27241      1.28%     94.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17858      0.84%     95.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12180      0.57%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        86342      4.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2125810                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               953523                       # Number of instructions committed
system.cpu.commit.committedOps                1783915                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         453667                       # Number of memory references committed
system.cpu.commit.loads                        261053                       # Number of loads committed
system.cpu.commit.membars                        1164                       # Number of memory barriers committed
system.cpu.commit.branches                     191098                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2440                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1766065                       # Number of committed integer instructions.
system.cpu.commit.function_calls                20076                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14802      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1310668     73.47%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1284      0.07%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1846      0.10%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          260593     14.61%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         192614     10.80%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          460      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1783915                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 86342                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4971365                       # The number of ROB reads
system.cpu.rob.rob_writes                     6063622                       # The number of ROB writes
system.cpu.timesIdled                            7104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          132875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      953523                       # Number of Instructions Simulated
system.cpu.committedOps                       1783915                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.563576                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.563576                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.390080                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.390080                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3607541                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1899138                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6715                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3511                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1110186                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   712577                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1103199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13155                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21332                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              459507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.540737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1033712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1033712                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       286861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          286861                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       183424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         183424                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          561                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           561                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        470285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           470285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       470846                       # number of overall hits
system.cpu.dcache.overall_hits::total          470846                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23231                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9130                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2983                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2983                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32361                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35344                       # number of overall misses
system.cpu.dcache.overall_misses::total         35344                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    293354500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    293354500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    162135983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162135983                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    455490483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    455490483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    455490483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    455490483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       310092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       310092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       192554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       192554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       502646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       506190                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       506190                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074916                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047415                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047415                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841704                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841704                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069824                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12627.717274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12627.717274                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17758.596166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17758.596166                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14075.290720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14075.290720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12887.349564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12887.349564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2673                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.838710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17480                       # number of writebacks
system.cpu.dcache.writebacks::total             17480                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13351                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13456                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13456                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13456                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13456                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9025                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21888                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151480983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151480983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     38629500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     38629500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    289494483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    289494483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    328123983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    328123983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043241                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13968.977733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13968.977733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16784.596454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16784.596454                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12949.882668                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12949.882668                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15313.117323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15313.117323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14991.044545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14991.044545                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19934                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.809162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              249610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.521822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.809162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            563111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           563111                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       249227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249227                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        249227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       249227                       # number of overall hits
system.cpu.icache.overall_hits::total          249227                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22353                       # number of overall misses
system.cpu.icache.overall_misses::total         22353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    320098499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    320098499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    320098499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    320098499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    320098499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    320098499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       271580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       271580                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271580                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       271580                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271580                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082307                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082307                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082307                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082307                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082307                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14320.158323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14320.158323                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14320.158323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14320.158323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14320.158323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14320.158323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.904762                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          312                       # number of writebacks
system.cpu.icache.writebacks::total               312                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2402                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2402                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2402                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2402                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2402                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2402                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        19951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19951                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        19951                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19951                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        19951                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19951                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    276973500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    276973500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    276973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    276973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    276973500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    276973500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073463                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13882.687585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13882.687585                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13882.687585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13882.687585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13882.687585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13882.687585                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83105                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          427                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12859                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           98                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20963                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38523                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18279                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23967                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               557                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              557                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8472                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8472                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32810                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59798                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71456                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  131254                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1294400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2527268                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3821668                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26963                       # Total snoops (count)
system.l2bus.snoopTraffic                       76376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63917                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.209365                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.410610                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50633     79.22%     79.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13186     20.63%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::2                       98      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63917                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59662000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            5347000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            29947458                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32713990                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  980                       # number of replacements
system.l2cache.tags.tagsinuse            32124.797816                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  10637                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  980                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.854082                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9263.769469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22851.028347                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282708                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697358                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          743                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24448                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               665350                       # Number of tag accesses
system.l2cache.tags.data_accesses              665350                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17792                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17792                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           19                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              19                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7886                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7886                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19432                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12652                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32084                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19432                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20538                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39970                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19432                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20538                       # number of overall hits
system.l2cache.overall_hits::total              39970                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          538                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           538                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          586                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            586                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          481                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          688                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            481                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            793                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1274                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           481                       # number of overall misses
system.l2cache.overall_misses::cpu.data           793                       # number of overall misses
system.l2cache.overall_misses::total             1274                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13195000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13195000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     41494500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41494500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     42521500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     22939000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     65460500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     42521500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     64433500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    106955000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     42521500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     64433500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    106955000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          557                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          557                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8472                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8472                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19913                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12859                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32772                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19913                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21331                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41244                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19913                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21331                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41244                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.965889                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.965889                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.069169                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.069169                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024155                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.016098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020994                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024155                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.037176                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030889                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024155                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.037176                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030889                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24526.022305                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24526.022305                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70809.726962                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70809.726962                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88402.286902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 110816.425121                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 95146.075581                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88402.286902                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81252.837327                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83952.119309                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88402.286902                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81252.837327                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83952.119309                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             487                       # number of writebacks
system.l2cache.writebacks::total                  487                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          538                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          538                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          586                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          481                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          688                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          481                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          793                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          481                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          793                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7815000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7815000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     35634500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35634500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37711500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20868501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     58580001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37711500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     56503001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     94214501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37711500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     56503001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     94214501                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.965889                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.965889                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.069169                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.069169                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024155                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.016098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020994                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024155                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.037176                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030889                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024155                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.037176                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030889                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14526.022305                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14526.022305                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60809.726962                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60809.726962                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78402.286902                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 100814.014493                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85145.350291                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78402.286902                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71252.208071                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73951.727630                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78402.286902                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71252.208071                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73951.727630                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               22903                       # Transaction distribution
system.membus.trans_dist::ReadResp              23591                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          487                       # Transaction distribution
system.membus.trans_dist::CleanEvict              493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              622                       # Transaction distribution
system.membus.trans_dist::ReadExReq               502                       # Transaction distribution
system.membus.trans_dist::ReadExResp              502                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       107852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  124136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20564                       # Total snoops (count)
system.membus.snoopTraffic                     164512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24973                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.824811                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.380136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4375     17.52%     17.52% # Request fanout histogram
system.membus.snoop_fanout::1                   20598     82.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24973                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13639000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3626250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5051836                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18006179                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4811243028500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001849                       # Number of seconds simulated
sim_ticks                                  1848510000                       # Number of ticks simulated
final_tick                               4811869324000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29155120                       # Simulator instruction rate (inst/s)
host_op_rate                                 68835356                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37333966                       # Simulator tick rate (ticks/s)
host_mem_usage                                1549944                       # Number of bytes of host memory used
host_seconds                                    49.51                       # Real time elapsed on the host
sim_insts                                  1443550998                       # Number of instructions simulated
sim_ops                                    3408231347                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        24176                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          520                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31808                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           58816                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             115320                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31808                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31808                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        38784                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           38784                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3022                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           65                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              497                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              919                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4503                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           606                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                606                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13078642                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       281308                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17207372                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31818059                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              62385381                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17207372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17207372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        20981223                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             20981223                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        20981223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13078642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       281308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17207372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31818059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             83366603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4503                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        606                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 288192                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   38656                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  115320                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                38784                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                81                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               103                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                61                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                43                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               447                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               396                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1221                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               278                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               974                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               61                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               71                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              253                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                53                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                51                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               61                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               31                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1846594500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3087                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1416                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  606                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4221                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     261                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1474                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    222.132972                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   138.240129                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   261.880833                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          692     46.95%     46.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          379     25.71%     72.66% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          151     10.24%     82.90% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           65      4.41%     87.31% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           36      2.44%     89.76% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           26      1.76%     91.52% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           24      1.63%     93.15% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           22      1.49%     94.64% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           79      5.36%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1474                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     120.972973                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     82.009128                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    110.748335                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             5     13.51%     13.51% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             8     21.62%     35.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             5     13.51%     48.65% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.11%     56.76% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      5.41%     62.16% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            2      5.41%     67.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      2.70%     70.27% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            2      5.41%     75.68% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      2.70%     78.38% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      5.41%     83.78% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            2      5.41%     89.19% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::384-399            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::432-447            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.324324                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.308536                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.747368                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               31     83.78%     83.78% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                6     16.22%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     96032250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               180463500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22515000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21326.28                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40076.28                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       155.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.91                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     62.39                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     20.98                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3352                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     284                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.44                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                46.86                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     361439.52                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.17                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6354600                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3377550                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                18842460                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1315440                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             74533200                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4582080                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       488517360                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       162406560                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         54143820                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              956140140                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            517.249103                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1672564250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5940000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60174000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    183985250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    422915000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     109265750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1067379750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4184040                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2216280                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13394640                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1837440                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         132762240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             58025430                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5584320                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       401394570                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       169755840                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        109671840                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              898998660                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            486.336920                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1701715250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9162000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      56358000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    385246000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    442070000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      76528250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    879381000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  706483                       # Number of BP lookups
system.cpu.branchPred.condPredicted            706483                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76953                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606479                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   65947                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.107594                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          606479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             224401                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           382078                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        49781                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      568427                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      359255                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14527                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3112                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      439622                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1981                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3102582500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3697020                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             896553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3085624                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      706483                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             290348                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2398039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  168264                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      71170                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2878                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         57093                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           76                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    430631                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29745                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     988                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3509955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.767284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.099558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2507165     71.43%     71.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94689      2.70%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48002      1.37%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60348      1.72%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    61515      1.75%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53104      1.51%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    56404      1.61%     82.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48477      1.38%     83.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   580251     16.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3509955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191095                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.834625                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   852281                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1748398                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    720333                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104811                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  84132                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5547811                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  84132                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   918968                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  783208                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         486401                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    749062                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                488184                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5219878                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5057                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47184                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  35945                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 372364                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5782546                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13234074                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8088318                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16069                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3158623                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2623949                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21327                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21362                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    462534                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694506                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              431535                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51742                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            51272                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4660422                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4023643                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             28794                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1867441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2813261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7082                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3509955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.146352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.997955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2308962     65.78%     65.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              311130      8.86%     74.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              207019      5.90%     80.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              169207      4.82%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151848      4.33%     89.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133295      3.80%     93.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120241      3.43%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70483      2.01%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37770      1.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3509955                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37513     66.51%     66.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    70      0.12%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13392     23.74%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5369      9.52%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                36      0.06%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             54812      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2984240     74.17%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2392      0.06%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3575      0.09%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4079      0.10%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               597104     14.84%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              375481      9.33%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1840      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            120      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4023643                       # Type of FU issued
system.cpu.iq.rate                           1.088348                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       56406                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014019                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11629530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6538858                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3771658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12911                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14917                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5331                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4018848                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6389                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       283402                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          823                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1704                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       127095                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2096                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  84132                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  405034                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                208407                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4684676                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7850                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694506                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               431535                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              22504                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1862                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                205799                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1704                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          30611                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71345                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               101956                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3849751                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                553724                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            156440                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       909801                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   384117                       # Number of branches executed
system.cpu.iew.exec_stores                     356077                       # Number of stores executed
system.cpu.iew.exec_rate                     1.041312                       # Inst execution rate
system.cpu.iew.wb_sent                        3803458                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3776989                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2504095                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4038828                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.021631                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620005                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1865916                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             80338                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3210866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.877412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.951622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2356418     73.39%     73.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       304935      9.50%     82.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       124241      3.87%     86.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       128991      4.02%     90.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71412      2.22%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44161      1.38%     94.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27801      0.87%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19653      0.61%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       133254      4.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3210866                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1512243                       # Number of instructions committed
system.cpu.commit.committedOps                2817252                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         715552                       # Number of memory references committed
system.cpu.commit.loads                        411111                       # Number of loads committed
system.cpu.commit.membars                        1264                       # Number of memory barriers committed
system.cpu.commit.branches                     302851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3119                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2788851                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30759                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24627      0.87%      0.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2069634     73.46%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2078      0.07%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3003      0.11%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2358      0.08%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          410523     14.57%     89.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         304441     10.81%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          588      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2817252                       # Class of committed instruction
system.cpu.commit.bw_lim_events                133254                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7752177                       # The number of ROB reads
system.cpu.rob.rob_writes                     9670131                       # The number of ROB writes
system.cpu.timesIdled                           11227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          187065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1512243                       # Number of Instructions Simulated
system.cpu.committedOps                       2817252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.444726                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.444726                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.409044                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.409044                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5717345                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3013444                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8653                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4520                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1780638                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1142659                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1745110                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20086                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34057                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.828768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1638387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1638387                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       454502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          454502                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       289569                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289569                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          849                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           849                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        744071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           744071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       744920                       # number of overall hits
system.cpu.dcache.overall_hits::total          744920                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37871                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14857                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4517                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4517                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52728                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57245                       # number of overall misses
system.cpu.dcache.overall_misses::total         57245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    469270500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    469270500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    252122973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    252122973                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    721393473                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    721393473                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    721393473                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    721393473                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       492373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       492373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       304426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       304426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       796799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       802165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       802165                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076915                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048803                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066175                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066175                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071363                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12391.288849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12391.288849                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16969.978663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16969.978663                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13681.411641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13681.411641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12601.859953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12601.859953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4086                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               527                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.753321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27487                       # number of writebacks
system.cpu.dcache.writebacks::total             27487                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22151                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22315                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15720                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15720                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14693                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34930                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    234635973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    234635973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     58249500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58249500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    449626473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    449626473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    507875973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    507875973                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841782                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841782                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038169                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043545                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13676.240458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13676.240458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15969.235214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15969.235214                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12895.616560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12895.616560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14784.022392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14784.022392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14539.821729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14539.821729                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31799                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.769052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32310                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.505509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.769052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            893091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           893091                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       394992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          394992                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        394992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           394992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       394992                       # number of overall hits
system.cpu.icache.overall_hits::total          394992                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35638                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35638                       # number of overall misses
system.cpu.icache.overall_misses::total         35638                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    486077999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    486077999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    486077999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    486077999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    486077999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    486077999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       430630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       430630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       430630                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       430630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       430630                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       430630                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082758                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082758                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082758                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082758                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082758                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13639.317554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13639.317554                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13639.317554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13639.317554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13639.317554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13639.317554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.464286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          517                       # number of writebacks
system.cpu.icache.writebacks::total               517                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3807                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3807                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3807                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3807                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3807                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3807                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        31831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31831                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        31831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        31831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31831                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    421307500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    421307500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    421307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    421307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    421307500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    421307500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13235.760736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13235.760736                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13235.760736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13235.760736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13235.760736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13235.760736                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         132617                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          680                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19801                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        18896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          905                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32504                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               60601                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28610                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38438                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               874                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              874                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13824                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13824                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52063                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        95404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       113090                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  208494                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2066624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4004716                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6071340                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41560                       # Total snoops (count)
system.l2bus.snoopTraffic                      107808                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100592                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.212572                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.430558                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80114     79.64%     79.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                    19573     19.46%     99.10% # Request fanout histogram
system.l2bus.snoop_fanout::2                      905      0.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100592                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94630000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8172000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            47779933                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51963982                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1192                       # number of replacements
system.l2cache.tags.tagsinuse            32151.022652                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3153839                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33398                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                94.431972                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9263.782918                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22877.239733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282708                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.698158                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981171                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7586                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24241                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982849                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1061288                       # Number of tag accesses
system.l2cache.tags.data_accesses             1061288                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28004                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28004                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           34                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              34                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         13050                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13050                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31277                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        19960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51237                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31277                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33010                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64287                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31277                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33010                       # number of overall hits
system.l2cache.overall_hits::total              64287                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          840                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           840                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          774                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            774                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          497                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          272                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          769                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            497                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1046                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1543                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           497                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1046                       # number of overall misses
system.l2cache.overall_misses::total             1543                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20607000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20607000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     54180500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54180500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44399000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     30865000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     75264000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44399000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     85045500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    129444500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44399000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     85045500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    129444500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28004                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28004                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          874                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          874                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13824                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13824                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20232                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52006                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31774                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34056                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65830                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31774                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34056                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65830                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.961098                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.961098                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.055990                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.055990                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015642                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014787                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015642                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.030714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023439                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015642                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.030714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023439                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24532.142857                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24532.142857                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70000.645995                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70000.645995                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 89334.004024                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 113474.264706                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97872.561769                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 89334.004024                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81305.449331                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83891.445237                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 89334.004024                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81305.449331                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83891.445237                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             606                       # number of writebacks
system.l2cache.writebacks::total                  606                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          840                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          840                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          774                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          774                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          497                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          272                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          769                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          497                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1046                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1543                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          497                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1046                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1543                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12207000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12207000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     46440500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     46440500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39429000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     28144501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67573501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39429000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     74585001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    114014001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39429000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     74585001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    114014001                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.961098                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.961098                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.055990                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.055990                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015642                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014787                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015642                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.030714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023439                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015642                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.030714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023439                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14532.142857                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14532.142857                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60000.645995                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60000.645995                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79334.004024                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103472.430147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87871.912874                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79334.004024                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71304.972275                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73891.121841                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79334.004024                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71304.972275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73891.121841                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35541                       # Transaction distribution
system.membus.trans_dist::ReadResp              36310                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::CleanEvict              586                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              967                       # Transaction distribution
system.membus.trans_dist::ReadExReq               647                       # Transaction distribution
system.membus.trans_dist::ReadExResp              647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           769                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       129408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       129932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        24176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        24176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32089                       # Total snoops (count)
system.membus.snoopTraffic                     256712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38182                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.841732                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.364997                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6043     15.83%     15.83% # Request fanout histogram
system.membus.snoop_fanout::1                   32139     84.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38182                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20587500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4228250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7706477                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28292896                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4811869324000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
