 Timing Path to sum_reg[62]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280 0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_576/A2                AOI22_X1      Fall  0.2280 0.0000 0.0230    -0.0010           1.43339                                                   | 
|    i_0_0_576/ZN                AOI22_X1      Rise  0.2610 0.0330 0.0150             1.10771  1.06234  2.17005           1       100                    | 
|    sum_reg[62]/D               DFF_X1        Rise  0.2610 0.0000 0.0150                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[62]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[62]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0270 0.2010 | 
| data required time                       |  0.2010        | 
|                                          |                | 
| data arrival time                        |  0.2610        | 
| data required time                       | -0.2010        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to sum_reg[17]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280 0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_295/B1                AOI22_X1      Fall  0.2280 0.0000 0.0230    -0.0010           1.55298                                                   | 
|    i_0_0_295/ZN                AOI22_X1      Rise  0.2640 0.0360 0.0130             0.288628 1.06234  1.35097           1       100                    | 
|    sum_reg[17]/D               DFF_X1        Rise  0.2640 0.0000 0.0130                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    sum_reg[17]/CK              DFF_X1    Rise  0.1460 0.0020 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0290 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to sum_reg[0]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470  0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120  0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                              | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120  0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280  0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_146/A2                NOR3_X1       Fall  0.2280  0.0000 0.0230    -0.0010           1.4768                                                    | 
|    i_0_0_146/ZN                NOR3_X1       Rise  0.2770  0.0490 0.0250             0.464829 1.06234  1.52717           1       100                    | 
|    sum_reg[0]/D                DFF_X1        Rise  0.2750 -0.0020 0.0250    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    sum_reg[0]/CK               DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0250 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.2750        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1050        | 
-------------------------------------------------------------


 Timing Path to sum_reg[18]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280 0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_164/A                 INV_X1        Fall  0.2280 0.0000 0.0230    -0.0010           1.54936                                                   | 
|    i_0_0_164/ZN                INV_X1        Rise  0.2590 0.0310 0.0180             1.99531  4.33215  6.32746           3       100                    | 
|    i_0_0_304/B2                AOI22_X1      Rise  0.2590 0.0000 0.0180                      1.62303                                                   | 
|    i_0_0_304/ZN                AOI22_X1      Fall  0.2790 0.0200 0.0080             0.342153 1.06234  1.4045            1       100                    | 
|    sum_reg[18]/D               DFF_X1        Fall  0.2790 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    sum_reg[18]/CK              DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0110 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to sum_reg[1]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280 0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_165/B1                AOI221_X1     Fall  0.2280 0.0000 0.0230    -0.0010           1.57405                                                   | 
|    i_0_0_165/ZN                AOI221_X1     Rise  0.2890 0.0610 0.0230             0.520024 1.06234  1.58237           1       100                    | 
|    sum_reg[1]/D                DFF_X1        Rise  0.2890 0.0000 0.0230                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    sum_reg[1]/CK               DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0290 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.2890        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to i_reg[0]/D 
  
 Path Start Point : i_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    i_reg[0]/CK                 DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    i_reg[0]/Q                  DFF_X1        Rise  0.2210 0.1090 0.0190 1.14807  5.95563  7.1037            4       100      F             | 
|    i_0_0_65/B1                 OAI22_X1      Rise  0.2210 0.0000 0.0190          1.66545                                                   | 
|    i_0_0_65/ZN                 OAI22_X1      Fall  0.2390 0.0180 0.0070 0.27627  1.54936  1.82563           1       100                    | 
|    i_0_0_66/A                  INV_X1        Fall  0.2390 0.0000 0.0070          1.54936                                                   | 
|    i_0_0_66/ZN                 INV_X1        Rise  0.2500 0.0110 0.0060 0.342744 1.06234  1.40509           1       100                    | 
|    i_reg[0]/D                  DFF_X1        Rise  0.2500 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    i_reg[0]/CK                 DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0180 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to sum_reg[2]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Fall  0.2280 0.1160 0.0230             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_164/A                 INV_X1        Fall  0.2280 0.0000 0.0230    -0.0010           1.54936                                                   | 
|    i_0_0_164/ZN                INV_X1        Rise  0.2590 0.0310 0.0180             1.99531  4.33215  6.32746           3       100                    | 
|    i_0_0_176/B2                AOI21_X1      Rise  0.2590 0.0000 0.0180                      1.67685                                                   | 
|    i_0_0_176/ZN                AOI21_X1      Fall  0.2750 0.0160 0.0070             0.326741 1.06234  1.38908           1       100                    | 
|    sum_reg[2]/D                DFF_X1        Fall  0.2750 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    sum_reg[2]/CK               DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.2750        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1190        | 
-------------------------------------------------------------


 Timing Path to i_reg[1]/D 
  
 Path Start Point : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    i_reg[1]/CK                 DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    i_reg[1]/Q                  DFF_X1        Fall  0.2240 0.1120 0.0200 2.74553  13.1466  15.8921           9       100      F             | 
|    i_0_0_68/B2                 AOI22_X1      Fall  0.2240 0.0000 0.0200          1.52031                                                   | 
|    i_0_0_68/ZN                 AOI22_X1      Rise  0.2620 0.0380 0.0120 0.315313 1.06234  1.37765           1       100                    | 
|    i_reg[1]/D                  DFF_X1        Rise  0.2620 0.0000 0.0120          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    i_reg[1]/CK                 DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0220 0.1390 | 
| data required time                       |  0.1390        | 
|                                          |                | 
| data arrival time                        |  0.2620        | 
| data required time                       | -0.1390        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to c_reg[0]/D 
  
 Path Start Point : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[0]/CK                           DFF_X1    Rise  0.1400 0.0020 0.0640          0.949653                                    F             | 
|    c_reg[0]/Q                            DFF_X1    Rise  0.2470 0.1070 0.0130 0.621232 3.68351  4.30474           2       100      F             | 
|    ADD/i_add1[0]                                   Rise  0.2470 0.0000                                                                           | 
|    ADD/genblk1_0_full_adder_inst/i_bit1            Rise  0.2470 0.0000                                                                           | 
|    ADD/genblk1_0_full_adder_inst/i_0_0/A XOR2_X1   Rise  0.2470 0.0000 0.0130          2.23214                                                   | 
|    ADD/genblk1_0_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2670 0.0200 0.0110 1.80956  1.95646  3.76602           2       100                    | 
|    ADD/genblk1_0_full_adder_inst/o_sum             Fall  0.2670 0.0000                                                                           | 
|    ADD/o_result[0]                                 Fall  0.2670 0.0000                                                                           | 
|    i_0_0_1/A2                            AND2_X1   Fall  0.2670 0.0000 0.0110          0.894119                                                  | 
|    i_0_0_1/ZN                            AND2_X1   Fall  0.2980 0.0310 0.0060 0.336152 1.06234  1.39849           1       100                    | 
|    c_reg[0]/D                            DFF_X1    Fall  0.2980 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[0]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to sum_reg[60]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_542/A2                NAND2_X1      Fall  0.2610 0.0020 0.0260          1.50228                                                   | 
|    i_0_0_542/ZN                NAND2_X1      Rise  0.2960 0.0350 0.0170 0.875759 4.60996  5.48572           3       100                    | 
|    i_0_0_561/B2                OAI21_X1      Rise  0.2960 0.0000 0.0170          1.57189                                                   | 
|    i_0_0_561/ZN                OAI21_X1      Fall  0.3190 0.0230 0.0090 0.853098 2.86645  3.71955           2       100                    | 
|    i_0_0_570/A1                OAI22_X1      Fall  0.3190 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_570/ZN                OAI22_X1      Rise  0.3450 0.0260 0.0180 0.5928   1.06234  1.65514           1       100                    | 
|    sum_reg[60]/D               DFF_X1        Rise  0.3450 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[60]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3450        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1440        | 
-------------------------------------------------------------


 Timing Path to sum_reg[51]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_515/A2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.43339                                                   | 
|    i_0_0_515/ZN                AOI22_X1      Rise  0.3040 0.0390 0.0190 0.364363 3.01105  3.37541           2       100                    | 
|    i_0_0_524/A1                OAI22_X1      Rise  0.3040 0.0000 0.0190          1.67104                                                   | 
|    i_0_0_524/ZN                OAI22_X1      Fall  0.3230 0.0190 0.0090 1.00225  2.91615  3.9184            2       100                    | 
|    i_0_0_525/A1                OAI22_X1      Fall  0.3230 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_525/ZN                OAI22_X1      Rise  0.3490 0.0260 0.0180 0.505463 1.06234  1.5678            1       100                    | 
|    sum_reg[51]/D               DFF_X1        Rise  0.3490 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[51]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[51]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0300 0.2040 | 
| data required time                       |  0.2040        | 
|                                          |                | 
| data arrival time                        |  0.3490        | 
| data required time                       | -0.2040        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to i_reg[2]/D 
  
 Path Start Point : i_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    i_reg[2]/CK                 DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    i_reg[2]/Q                  DFF_X1        Fall  0.2260 0.1140 0.0210 3.84156  13.6543  17.4959           9       100      F             | 
|    i_0_0_70/B1                 OAI21_X1      Fall  0.2260 0.0000 0.0210          1.45983                                                   | 
|    i_0_0_70/ZN                 OAI21_X1      Rise  0.2580 0.0320 0.0190 0.214258 1.45983  1.67409           1       100                    | 
|    i_0_0_73/B1                 OAI21_X1      Rise  0.2580 0.0000 0.0190          1.66205                                                   | 
|    i_0_0_73/ZN                 OAI21_X1      Fall  0.2740 0.0160 0.0050 0.246991 1.06234  1.30933           1       100                    | 
|    i_reg[2]/D                  DFF_X1        Fall  0.2740 0.0000 0.0050          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    i_reg[2]/CK                 DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0100 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1490        | 
-------------------------------------------------------------


 Timing Path to shift_reg[0]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470  0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120  0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                              | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1120  0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[0]/Q              DFF_X1        Rise  0.2500  0.1380 0.0470             7.33839  12.0611  19.3995           8       100      F             | 
|    i_0_0_577/B1                OAI22_X1      Rise  0.2490 -0.0010 0.0470    -0.0010           1.66545                                                   | 
|    i_0_0_577/ZN                OAI22_X1      Fall  0.2710  0.0220 0.0070             0.267397 1.54936  1.81676           1       100                    | 
|    i_0_0_578/A                 INV_X1        Fall  0.2710  0.0000 0.0070                      1.54936                                                   | 
|    i_0_0_578/ZN                INV_X1        Rise  0.2820  0.0110 0.0060             0.290344 1.06234  1.35269           1       100                    | 
|    shift_reg[0]/D              DFF_X1        Rise  0.2820  0.0000 0.0060                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    shift_reg[0]/CK             DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0180 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1490        | 
-------------------------------------------------------------


 Timing Path to i_reg[4]/D 
  
 Path Start Point : i_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    i_reg[4]/CK                 DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    i_reg[4]/Q                  DFF_X1        Fall  0.2240 0.1120 0.0200 3.62399  12.1927  15.8167           8       100      F             | 
|    i_0_0_81/A2                 OAI22_X1      Fall  0.2240 0.0000 0.0200          1.56451                                                   | 
|    i_0_0_81/ZN                 OAI22_X1      Rise  0.2590 0.0350 0.0180 0.202347 1.45983  1.66218           1       100                    | 
|    i_0_0_82/B1                 OAI21_X1      Rise  0.2590 0.0000 0.0180          1.66205                                                   | 
|    i_0_0_82/ZN                 OAI21_X1      Fall  0.2750 0.0160 0.0060 0.496678 1.06234  1.55902           1       100                    | 
|    i_reg[4]/D                  DFF_X1        Fall  0.2750 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    i_reg[4]/CK                 DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0100 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2750        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1500        | 
-------------------------------------------------------------


 Timing Path to sum_reg[52]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_515/A2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.43339                                                   | 
|    i_0_0_515/ZN                AOI22_X1      Rise  0.3040 0.0390 0.0190 0.364363 3.01105  3.37541           2       100                    | 
|    i_0_0_524/A1                OAI22_X1      Rise  0.3040 0.0000 0.0190          1.67104                                                   | 
|    i_0_0_524/ZN                OAI22_X1      Fall  0.3230 0.0190 0.0090 1.00225  2.91615  3.9184            2       100                    | 
|    i_0_0_530/A1                OAI22_X1      Fall  0.3230 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_530/ZN                OAI22_X1      Rise  0.3510 0.0280 0.0190 0.884959 1.06234  1.9473            1       100                    | 
|    sum_reg[52]/D               DFF_X1        Rise  0.3510 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[52]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[52]/CK              DFF_X1    Rise  0.1730 0.0020 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0290 0.2020 | 
| data required time                       |  0.2020        | 
|                                          |                | 
| data arrival time                        |  0.3510        | 
| data required time                       | -0.2020        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1510        | 
-------------------------------------------------------------


 Timing Path to sum_reg[59]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_542/A2                NAND2_X1      Fall  0.2610 0.0020 0.0260          1.50228                                                   | 
|    i_0_0_542/ZN                NAND2_X1      Rise  0.2960 0.0350 0.0170 0.875759 4.60996  5.48572           3       100                    | 
|    i_0_0_561/B2                OAI21_X1      Rise  0.2960 0.0000 0.0170          1.57189                                                   | 
|    i_0_0_561/ZN                OAI21_X1      Fall  0.3190 0.0230 0.0090 0.853098 2.86645  3.71955           2       100                    | 
|    i_0_0_562/B1                OAI22_X1      Fall  0.3190 0.0000 0.0090          1.40838                                                   | 
|    i_0_0_562/ZN                OAI22_X1      Rise  0.3530 0.0340 0.0170 0.421597 1.06234  1.48394           1       100                    | 
|    sum_reg[59]/D               DFF_X1        Rise  0.3530 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[59]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1520        | 
-------------------------------------------------------------


 Timing Path to sum_reg[45]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_496/A1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.45808                                                   | 
|    i_0_0_496/ZN                OAI22_X1      Rise  0.3090 0.0440 0.0270 0.608457 2.89146  3.49992           2       100                    | 
|    i_0_0_497/A1                OAI22_X1      Rise  0.3090 0.0000 0.0270          1.67104                                                   | 
|    i_0_0_497/ZN                OAI22_X1      Fall  0.3290 0.0200 0.0090 0.661194 2.91615  3.57734           2       100                    | 
|    i_0_0_498/A1                OAI22_X1      Fall  0.3290 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_498/ZN                OAI22_X1      Rise  0.3540 0.0250 0.0170 0.416863 1.06234  1.47921           1       100                    | 
|    sum_reg[45]/D               DFF_X1        Rise  0.3540 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[45]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[45]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3540        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1530        | 
-------------------------------------------------------------


 Timing Path to sum_reg[57]/D 
  
 Path Start Point : shift_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[3]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[3]/Q              DFF_X1        Fall  0.2060 0.0940 0.0080 0.139458 3.0037   3.14316           1       100      F             | 
|    drc_ipo_c34/A               BUF_X4        Fall  0.2060 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c34/Z               BUF_X4        Fall  0.2490 0.0430 0.0180 11.0301  48.2056  59.2357           30      100                    | 
|    i_0_0_537/A2                NAND2_X1      Fall  0.2520 0.0030 0.0180          1.50228                                                   | 
|    i_0_0_537/ZN                NAND2_X1      Rise  0.2740 0.0220 0.0100 0.538144 1.50384  2.04198           1       100                    | 
|    i_0_0_538/A1                AOI22_X1      Rise  0.2740 0.0000 0.0100          1.68751                                                   | 
|    i_0_0_538/ZN                AOI22_X1      Fall  0.2930 0.0190 0.0110 0.990907 3.00768  3.99858           2       100                    | 
|    i_0_0_550/A1                AOI22_X1      Fall  0.2930 0.0000 0.0110          1.50384                                                   | 
|    i_0_0_550/ZN                AOI22_X1      Rise  0.3210 0.0280 0.0200 0.66405  2.81675  3.4808            2       100                    | 
|    i_0_0_556/B1                OAI22_X1      Rise  0.3210 0.0000 0.0200          1.66545                                                   | 
|    i_0_0_556/ZN                OAI22_X1      Fall  0.3380 0.0170 0.0070 0.409928 1.06234  1.47227           1       100                    | 
|    sum_reg[57]/D               DFF_X1        Fall  0.3380 0.0000 0.0070          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[57]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[57]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to sum_reg[46]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_496/A1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.45808                                                   | 
|    i_0_0_496/ZN                OAI22_X1      Rise  0.3090 0.0440 0.0270 0.608457 2.89146  3.49992           2       100                    | 
|    i_0_0_497/A1                OAI22_X1      Rise  0.3090 0.0000 0.0270          1.67104                                                   | 
|    i_0_0_497/ZN                OAI22_X1      Fall  0.3290 0.0200 0.0090 0.661194 2.91615  3.57734           2       100                    | 
|    i_0_0_503/A1                OAI22_X1      Fall  0.3290 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_503/ZN                OAI22_X1      Rise  0.3550 0.0260 0.0180 0.653004 1.06234  1.71535           1       100                    | 
|    sum_reg[46]/D               DFF_X1        Rise  0.3550 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[46]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[46]/CK              DFF_X1    Rise  0.1730 0.0020 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0290 0.2020 | 
| data required time                       |  0.2020        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.2020        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to sum_reg[53]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_519/A2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.43339                                                   | 
|    i_0_0_519/ZN                AOI22_X1      Rise  0.3060 0.0410 0.0210 0.839717 3.00768  3.84739           2       100                    | 
|    i_0_0_529/A1                AOI22_X1      Rise  0.3060 0.0000 0.0210          1.68751                                                   | 
|    i_0_0_529/ZN                AOI22_X1      Fall  0.3270 0.0210 0.0120 0.530329 2.86645  3.39678           2       100                    | 
|    i_0_0_536/A1                OAI22_X1      Fall  0.3270 0.0000 0.0120          1.45808                                                   | 
|    i_0_0_536/ZN                OAI22_X1      Rise  0.3550 0.0280 0.0190 0.752324 1.06234  1.81467           1       100                    | 
|    sum_reg[53]/D               DFF_X1        Rise  0.3550 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[53]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[53]/CK              DFF_X1    Rise  0.1720 0.0010 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0290 0.2010 | 
| data required time                       |  0.2010        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.2010        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1560        | 
-------------------------------------------------------------


 Timing Path to sum_reg[55]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470  0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120  0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                              | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120  0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070  0.0950 0.0080             0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590  0.0520 0.0260             14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_534/B1                AOI22_X1      Fall  0.2630  0.0040 0.0260                      1.55298                                                   | 
|    i_0_0_534/ZN                AOI22_X1      Rise  0.3100  0.0470 0.0210             0.979741 2.86645  3.84619           2       100                    | 
|    i_0_0_545/A1                OAI22_X1      Rise  0.3100  0.0000 0.0210                      1.67104                                                   | 
|    i_0_0_545/ZN                OAI22_X1      Fall  0.3300  0.0200 0.0110             1.29514  2.91615  4.21129           2       100                    | 
|    i_0_0_546/A1                OAI22_X1      Fall  0.3290 -0.0010 0.0110    -0.0010           1.45808                                                   | 
|    i_0_0_546/ZN                OAI22_X1      Rise  0.3550  0.0260 0.0170             0.415307 1.06234  1.47765           1       100                    | 
|    sum_reg[55]/D               DFF_X1        Rise  0.3550  0.0000 0.0170                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[55]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[55]/CK              DFF_X1    Rise  0.1720 0.0010 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0290 0.2010 | 
| data required time                       |  0.2010        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.2010        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1560        | 
-------------------------------------------------------------


 Timing Path to sum_reg[56]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470  0.0010 0.0250                      1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120  0.0650 0.0380             6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                              | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120  0.0000 0.0380                      0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070  0.0950 0.0080             0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590  0.0520 0.0260             14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_534/B1                AOI22_X1      Fall  0.2630  0.0040 0.0260                      1.55298                                                   | 
|    i_0_0_534/ZN                AOI22_X1      Rise  0.3100  0.0470 0.0210             0.979741 2.86645  3.84619           2       100                    | 
|    i_0_0_545/A1                OAI22_X1      Rise  0.3100  0.0000 0.0210                      1.67104                                                   | 
|    i_0_0_545/ZN                OAI22_X1      Fall  0.3300  0.0200 0.0110             1.29514  2.91615  4.21129           2       100                    | 
|    i_0_0_551/A1                OAI22_X1      Fall  0.3290 -0.0010 0.0110    -0.0010           1.45808                                                   | 
|    i_0_0_551/ZN                OAI22_X1      Rise  0.3550  0.0260 0.0170             0.416903 1.06234  1.47924           1       100                    | 
|    sum_reg[56]/D               DFF_X1        Rise  0.3550  0.0000 0.0170                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[56]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[56]/CK              DFF_X1    Rise  0.1720 0.0010 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0290 0.2010 | 
| data required time                       |  0.2010        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.2010        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1560        | 
-------------------------------------------------------------


 Timing Path to sum_reg[54]/D 
  
 Path Start Point : shift_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[3]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[3]/Q              DFF_X1        Fall  0.2060 0.0940 0.0080 0.139458 3.0037   3.14316           1       100      F             | 
|    drc_ipo_c34/A               BUF_X4        Fall  0.2060 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c34/Z               BUF_X4        Fall  0.2490 0.0430 0.0180 11.0301  48.2056  59.2357           30      100                    | 
|    i_0_0_537/A2                NAND2_X1      Fall  0.2520 0.0030 0.0180          1.50228                                                   | 
|    i_0_0_537/ZN                NAND2_X1      Rise  0.2740 0.0220 0.0100 0.538144 1.50384  2.04198           1       100                    | 
|    i_0_0_538/A1                AOI22_X1      Rise  0.2740 0.0000 0.0100          1.68751                                                   | 
|    i_0_0_538/ZN                AOI22_X1      Fall  0.2930 0.0190 0.0110 0.990907 3.00768  3.99858           2       100                    | 
|    i_0_0_539/A1                AOI22_X1      Fall  0.2930 0.0000 0.0110          1.50384                                                   | 
|    i_0_0_539/ZN                AOI22_X1      Rise  0.3210 0.0280 0.0190 0.480108 2.81675  3.29686           2       100                    | 
|    i_0_0_540/B1                OAI22_X1      Rise  0.3210 0.0000 0.0190          1.66545                                                   | 
|    i_0_0_540/ZN                OAI22_X1      Fall  0.3380 0.0170 0.0070 0.378164 1.06234  1.44051           1       100                    | 
|    sum_reg[54]/D               DFF_X1        Fall  0.3380 0.0000 0.0070          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[54]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[54]/CK              DFF_X1    Rise  0.1720 0.0010 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0110 0.1830 | 
| data required time                       |  0.1830        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1830        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1570        | 
-------------------------------------------------------------


 Timing Path to sum_reg[50]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_515/A2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.43339                                                   | 
|    i_0_0_515/ZN                AOI22_X1      Rise  0.3040 0.0390 0.0190 0.364363 3.01105  3.37541           2       100                    | 
|    i_0_0_516/B1                AOI22_X1      Rise  0.3040 0.0000 0.0190          1.58401                                                   | 
|    i_0_0_516/ZN                AOI22_X1      Fall  0.3300 0.0260 0.0140 0.946181 2.91615  3.86233           2       100                    | 
|    i_0_0_521/A1                OAI22_X1      Fall  0.3300 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_521/ZN                OAI22_X1      Rise  0.3560 0.0260 0.0160 0.265963 1.06234  1.32831           1       100                    | 
|    sum_reg[50]/D               DFF_X1        Rise  0.3560 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[50]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[50]/CK              DFF_X1    Rise  0.1720 0.0010 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0280 0.2000 | 
| data required time                       |  0.2000        | 
|                                          |                | 
| data arrival time                        |  0.3560        | 
| data required time                       | -0.2000        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1580        | 
-------------------------------------------------------------


 Timing Path to sum_reg[47]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_496/A1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.45808                                                   | 
|    i_0_0_496/ZN                OAI22_X1      Rise  0.3090 0.0440 0.0270 0.608457 2.89146  3.49992           2       100                    | 
|    i_0_0_507/A2                AOI22_X1      Rise  0.3090 0.0000 0.0270          1.68975                                                   | 
|    i_0_0_507/ZN                AOI22_X1      Fall  0.3320 0.0230 0.0120 0.623588 2.91615  3.53974           2       100                    | 
|    i_0_0_508/A1                OAI22_X1      Fall  0.3320 0.0000 0.0120          1.45808                                                   | 
|    i_0_0_508/ZN                OAI22_X1      Rise  0.3600 0.0280 0.0190 0.752516 1.06234  1.81486           1       100                    | 
|    sum_reg[47]/D               DFF_X1        Rise  0.3600 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[47]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[47]/CK              DFF_X1    Rise  0.1730 0.0020 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0300 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3600        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1590        | 
-------------------------------------------------------------


 Timing Path to sum_reg[44]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_486/B2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.52031                                                   | 
|    i_0_0_486/ZN                AOI22_X1      Rise  0.3160 0.0510 0.0200 0.713486 2.86645  3.57994           2       100                    | 
|    i_0_0_487/A1                OAI22_X1      Rise  0.3160 0.0000 0.0200          1.67104                                                   | 
|    i_0_0_487/ZN                OAI22_X1      Fall  0.3340 0.0180 0.0090 0.571865 2.86645  3.43832           2       100                    | 
|    i_0_0_493/A1                OAI22_X1      Fall  0.3340 0.0000 0.0090          1.45808                                                   | 
|    i_0_0_493/ZN                OAI22_X1      Rise  0.3610 0.0270 0.0190 0.765272 1.06234  1.82761           1       100                    | 
|    sum_reg[44]/D               DFF_X1        Rise  0.3610 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[44]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[44]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3610        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1600        | 
-------------------------------------------------------------


 Timing Path to sum_reg[49]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_515/A2                AOI22_X1      Fall  0.2650 0.0060 0.0270          1.43339                                                   | 
|    i_0_0_515/ZN                AOI22_X1      Rise  0.3040 0.0390 0.0190 0.364363 3.01105  3.37541           2       100                    | 
|    i_0_0_516/B1                AOI22_X1      Rise  0.3040 0.0000 0.0190          1.58401                                                   | 
|    i_0_0_516/ZN                AOI22_X1      Fall  0.3300 0.0260 0.0140 0.946181 2.91615  3.86233           2       100                    | 
|    i_0_0_517/A1                OAI22_X1      Fall  0.3300 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_517/ZN                OAI22_X1      Rise  0.3630 0.0330 0.0220 1.45365  1.06234  2.51599           1       100                    | 
|    sum_reg[49]/D               DFF_X1        Rise  0.3630 0.0000 0.0220          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[49]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[49]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0310 0.2050 | 
| data required time                       |  0.2050        | 
|                                          |                | 
| data arrival time                        |  0.3630        | 
| data required time                       | -0.2050        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1600        | 
-------------------------------------------------------------


 Timing Path to sum_reg[48]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_496/A1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.45808                                                   | 
|    i_0_0_496/ZN                OAI22_X1      Rise  0.3090 0.0440 0.0270 0.608457 2.89146  3.49992           2       100                    | 
|    i_0_0_507/A2                AOI22_X1      Rise  0.3090 0.0000 0.0270          1.68975                                                   | 
|    i_0_0_507/ZN                AOI22_X1      Fall  0.3320 0.0230 0.0120 0.623588 2.91615  3.53974           2       100                    | 
|    i_0_0_513/A1                OAI22_X1      Fall  0.3320 0.0000 0.0120          1.45808                                                   | 
|    i_0_0_513/ZN                OAI22_X1      Rise  0.3630 0.0310 0.0210 1.29565  1.06234  2.35799           1       100                    | 
|    sum_reg[48]/D               DFF_X1        Rise  0.3630 0.0000 0.0210          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[48]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[48]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0300 0.2040 | 
| data required time                       |  0.2040        | 
|                                          |                | 
| data arrival time                        |  0.3630        | 
| data required time                       | -0.2040        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1610        | 
-------------------------------------------------------------


 Timing Path to sum_reg[40]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_474/B1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.40838                                                   | 
|    i_0_0_474/ZN                OAI22_X1      Rise  0.3190 0.0540 0.0280 0.880911 2.91615  3.79706           2       100                    | 
|    i_0_0_475/A1                OAI22_X1      Rise  0.3190 0.0000 0.0280          1.67104                                                   | 
|    i_0_0_475/ZN                OAI22_X1      Fall  0.3390 0.0200 0.0100 0.524332 2.91615  3.44048           2       100                    | 
|    i_0_0_476/A1                OAI22_X1      Fall  0.3390 0.0000 0.0100          1.45808                                                   | 
|    i_0_0_476/ZN                OAI22_X1      Rise  0.3640 0.0250 0.0170 0.323388 1.06234  1.38573           1       100                    | 
|    sum_reg[40]/D               DFF_X1        Rise  0.3640 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[40]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[40]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1630        | 
-------------------------------------------------------------


 Timing Path to sum_reg[42]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_474/B1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.40838                                                   | 
|    i_0_0_474/ZN                OAI22_X1      Rise  0.3190 0.0540 0.0280 0.880911 2.91615  3.79706           2       100                    | 
|    i_0_0_483/A1                OAI22_X1      Rise  0.3190 0.0000 0.0280          1.67104                                                   | 
|    i_0_0_483/ZN                OAI22_X1      Fall  0.3390 0.0200 0.0100 0.55277  2.91615  3.46892           2       100                    | 
|    i_0_0_484/A1                OAI22_X1      Fall  0.3390 0.0000 0.0100          1.45808                                                   | 
|    i_0_0_484/ZN                OAI22_X1      Rise  0.3640 0.0250 0.0170 0.34922  1.06234  1.41156           1       100                    | 
|    sum_reg[42]/D               DFF_X1        Rise  0.3640 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[42]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[42]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1630        | 
-------------------------------------------------------------


 Timing Path to c_reg[8]/D 
  
 Path Start Point : c_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[8]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[8]/Q                            DFF_X1    Fall  0.2430 0.1020 0.0100 0.682085 4.61991  5.30199           3       100      F             | 
|    ADD/i_add1[8]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_8_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_8_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_8_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0300 0.0220 0.151548 2.18123  2.33278           1       100                    | 
|    ADD/genblk1_8_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_8_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0190 0.0080 0.455945 1.95646  2.41241           2       100                    | 
|    ADD/genblk1_8_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[8]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_9/A2                            AND2_X1   Fall  0.2920 0.0000 0.0080          0.894119                                                  | 
|    i_0_0_9/ZN                            AND2_X1   Fall  0.3210 0.0290 0.0060 0.254429 1.06234  1.31677           1       100                    | 
|    c_reg[8]/D                            DFF_X1    Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[8]/CK                 DFF_X1    Rise  0.1480 0.0040 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0110 0.1590 | 
| data required time                       |  0.1590        | 
|                                          |                | 
| data arrival time                        |  0.3210        | 
| data required time                       | -0.1590        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to sum_reg[63]/D 
  
 Path Start Point : r/my_reg2_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    r/clk__CTS_1_PP_1                         Rise  0.0460 0.0000                                                                           | 
|    r/clk_gate_my_reg2_reg/CK   CLKGATETST_X8 Rise  0.0470 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg2_reg/GCK  CLKGATETST_X8 Rise  0.0750 0.0280 0.0060 2.70514  1.24879  3.95393           1       100      FA   K        | 
|    r/CTS_L3_c_tid0_3/A         CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L3_c_tid0_3/Z         CLKBUF_X3     Rise  0.1620 0.0870 0.0630 21.7792  54.8122  76.5914           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    r/my_reg2_reg[31]/CK        DFF_X1        Rise  0.1640 0.0020 0.0630          0.949653                                    F             | 
|    r/my_reg2_reg[31]/Q         DFF_X1        Rise  0.2820 0.1180 0.0250 2.34394  7.15551  9.49945           4       100      F             | 
|    r/read_data2[31]                          Rise  0.2820 0.0000                                                                           | 
|    i_0_0_423/C1                AOI221_X1     Rise  0.2820 0.0000 0.0250          1.63225                                                   | 
|    i_0_0_423/ZN                AOI221_X1     Fall  0.3230 0.0410 0.0160 2.43341  8.96313  11.3965           6       100                    | 
|    i_0_0_574/A1                NOR2_X1       Fall  0.3230 0.0000 0.0160          1.41309                                                   | 
|    i_0_0_574/ZN                NOR2_X1       Rise  0.3630 0.0400 0.0280 1.77398  2.6117   4.38568           2       100                    | 
|    sum_reg[63]/D               DFF_X1        Rise  0.3630 0.0000 0.0280          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[63]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0270 0.2010 | 
| data required time                       |  0.2010        | 
|                                          |                | 
| data arrival time                        |  0.3630        | 
| data required time                       | -0.2010        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to sum_reg[41]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_474/B1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.40838                                                   | 
|    i_0_0_474/ZN                OAI22_X1      Rise  0.3190 0.0540 0.0280 0.880911 2.91615  3.79706           2       100                    | 
|    i_0_0_475/A1                OAI22_X1      Rise  0.3190 0.0000 0.0280          1.67104                                                   | 
|    i_0_0_475/ZN                OAI22_X1      Fall  0.3390 0.0200 0.0100 0.524332 2.91615  3.44048           2       100                    | 
|    i_0_0_480/A1                OAI22_X1      Fall  0.3390 0.0000 0.0100          1.45808                                                   | 
|    i_0_0_480/ZN                OAI22_X1      Rise  0.3640 0.0250 0.0170 0.299679 1.06234  1.36202           1       100                    | 
|    sum_reg[41]/D               DFF_X1        Rise  0.3640 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[41]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[41]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0280 0.2020 | 
| data required time                       |  0.2020        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.2020        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to sum_reg[43]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_474/B1                OAI22_X1      Fall  0.2650 0.0060 0.0270          1.40838                                                   | 
|    i_0_0_474/ZN                OAI22_X1      Rise  0.3190 0.0540 0.0280 0.880911 2.91615  3.79706           2       100                    | 
|    i_0_0_483/A1                OAI22_X1      Rise  0.3190 0.0000 0.0280          1.67104                                                   | 
|    i_0_0_483/ZN                OAI22_X1      Fall  0.3390 0.0200 0.0100 0.55277  2.91615  3.46892           2       100                    | 
|    i_0_0_488/A1                OAI22_X1      Fall  0.3390 0.0000 0.0100          1.45808                                                   | 
|    i_0_0_488/ZN                OAI22_X1      Rise  0.3640 0.0250 0.0160 0.267608 1.06234  1.32995           1       100                    | 
|    sum_reg[43]/D               DFF_X1        Rise  0.3640 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[43]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[43]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0280 0.2020 | 
| data required time                       |  0.2020        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.2020        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to sum_reg[38]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_452/A2                OAI22_X1      Fall  0.2660 0.0070 0.0270          1.56451                                                   | 
|    i_0_0_452/ZN                OAI22_X1      Rise  0.3160 0.0500 0.0290 0.951244 3.00768  3.95892           2       100                    | 
|    i_0_0_463/A1                AOI22_X1      Rise  0.3160 0.0000 0.0290          1.68751                                                   | 
|    i_0_0_463/ZN                AOI22_X1      Fall  0.3390 0.0230 0.0140 0.525462 2.91615  3.44161           2       100                    | 
|    i_0_0_464/A1                OAI22_X1      Fall  0.3390 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_464/ZN                OAI22_X1      Rise  0.3650 0.0260 0.0160 0.206512 1.06234  1.26885           1       100                    | 
|    sum_reg[38]/D               DFF_X1        Rise  0.3650 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[38]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[38]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3650        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to c_reg[6]/D 
  
 Path Start Point : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[6]/CK                           DFF_X1    Rise  0.1420 0.0040 0.0640          0.949653                                    F             | 
|    c_reg[6]/Q                            DFF_X1    Fall  0.2430 0.1010 0.0090 0.728931 3.95151  4.68044           3       100      F             | 
|    ADD/i_add1[6]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_6_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_6_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_6_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0300 0.0220 0.15609  2.18123  2.33732           1       100                    | 
|    ADD/genblk1_6_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_6_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0190 0.0090 0.520776 1.95646  2.47724           2       100                    | 
|    ADD/genblk1_6_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[6]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_7/A2                            AND2_X1   Fall  0.2920 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_7/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.254746 1.06234  1.31709           1       100                    | 
|    c_reg[6]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[6]/CK                 DFF_X1    Rise  0.1480 0.0040 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0110 0.1590 | 
| data required time                       |  0.1590        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1590        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to c_reg[1]/D 
  
 Path Start Point : c_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[1]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[1]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0100 0.465144 4.57896  5.0441            3       100      F             | 
|    ADD/i_add1[1]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_1_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_1_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_1_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2720 0.0300 0.0220 0.254354 2.18123  2.43559           1       100                    | 
|    ADD/genblk1_1_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2720 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_1_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0200 0.0090 0.877227 1.95646  2.83369           2       100                    | 
|    ADD/genblk1_1_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[1]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_2/A2                            AND2_X1   Fall  0.2920 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_2/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.167274 1.06234  1.22962           1       100                    | 
|    c_reg[1]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[1]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to c_reg[3]/D 
  
 Path Start Point : c_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[3]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[3]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0090 0.879052 3.73059  4.60964           2       100      F             | 
|    ADD/i_add1[3]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_3_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_3_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_3_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2720 0.0300 0.0220 0.261348 2.18123  2.44258           1       100                    | 
|    ADD/genblk1_3_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2720 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_3_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0200 0.0100 0.630352 1.95646  2.58681           2       100                    | 
|    ADD/genblk1_3_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[3]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_4/A2                            AND2_X1   Fall  0.2920 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_4/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.199663 1.06234  1.26201           1       100                    | 
|    c_reg[3]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[3]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to c_reg[4]/D 
  
 Path Start Point : c_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[4]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[4]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0090 0.647976 3.9708   4.61877           3       100      F             | 
|    ADD/i_add1[4]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_4_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_4_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_4_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2720 0.0300 0.0220 0.166709 2.18123  2.34794           1       100                    | 
|    ADD/genblk1_4_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2720 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_4_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0200 0.0090 0.824338 1.95646  2.7808            2       100                    | 
|    ADD/genblk1_4_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[4]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_5/A2                            AND2_X1   Fall  0.2920 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_5/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.276051 1.06234  1.33839           1       100                    | 
|    c_reg[4]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[4]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to c_reg[10]/D 
  
 Path Start Point : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[10]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[10]/Q                            DFF_X1    Fall  0.2430 0.1020 0.0100 0.521026 5.24735  5.76838           3       100      F             | 
|    ADD/i_add1[10]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_10_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_10_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_10_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0300 0.0220 0.152255 2.18123  2.33349           1       100                    | 
|    ADD/genblk1_10_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_10_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0190 0.0090 0.55351  1.95646  2.50997           2       100                    | 
|    ADD/genblk1_10_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[10]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_11/A2                            AND2_X1   Fall  0.2920 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_11/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.173771 1.06234  1.23611           1       100                    | 
|    c_reg[10]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[10]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to c_reg[12]/D 
  
 Path Start Point : c_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[12]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[12]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0100 0.640115 4.57896  5.21907           3       100      F             | 
|    ADD/i_add1[12]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_12_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_12_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_12_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2720 0.0300 0.0220 0.224668 2.18123  2.4059            1       100                    | 
|    ADD/genblk1_12_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2720 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_12_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2920 0.0200 0.0090 0.866363 1.95646  2.82282           2       100                    | 
|    ADD/genblk1_12_full_adder_inst/o_sum             Fall  0.2920 0.0000                                                                           | 
|    ADD/o_result[12]                                 Fall  0.2920 0.0000                                                                           | 
|    i_0_0_13/A2                            AND2_X1   Fall  0.2920 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_13/ZN                            AND2_X1   Fall  0.3220 0.0300 0.0060 0.325664 1.06234  1.38801           1       100                    | 
|    c_reg[12]/D                            DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[12]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to c_reg[7]/D 
  
 Path Start Point : c_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[7]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[7]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0100 0.648625 4.60587  5.2545            3       100      F             | 
|    ADD/i_add1[7]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_7_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_7_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_7_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0310 0.0220 0.287179 2.18123  2.46841           1       100                    | 
|    ADD/genblk1_7_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_7_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2930 0.0200 0.0100 0.877826 1.95646  2.83429           2       100                    | 
|    ADD/genblk1_7_full_adder_inst/o_sum             Fall  0.2930 0.0000                                                                           | 
|    ADD/o_result[7]                                 Fall  0.2930 0.0000                                                                           | 
|    i_0_0_8/A2                            AND2_X1   Fall  0.2930 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_8/ZN                            AND2_X1   Fall  0.3230 0.0300 0.0060 0.174412 1.06234  1.23675           1       100                    | 
|    c_reg[7]/D                            DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[7]/CK                 DFF_X1    Rise  0.1480 0.0040 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0110 0.1590 | 
| data required time                       |  0.1590        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1590        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to sum_reg[61]/D 
  
 Path Start Point : shift_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[4]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[4]/Q              DFF_X1        Fall  0.2610 0.1490 0.0510 9.52176  36.9835  46.5052           24      100      F             | 
|    i_0_0_567/A2                NAND2_X1      Fall  0.2620 0.0010 0.0510          1.50228                                                   | 
|    i_0_0_567/ZN                NAND2_X1      Rise  0.3060 0.0440 0.0160 0.55077  4.59153  5.14229           3       100                    | 
|    i_0_0_572/B2                OAI21_X1      Rise  0.3060 0.0000 0.0160          1.57189                                                   | 
|    i_0_0_572/ZN                OAI21_X1      Fall  0.3290 0.0230 0.0090 0.794337 2.91221  3.70655           2       100                    | 
|    i_0_0_573/B1                OAI22_X1      Fall  0.3290 0.0000 0.0090          1.40838                                                   | 
|    i_0_0_573/ZN                OAI22_X1      Rise  0.3670 0.0380 0.0200 1.06346  1.06234  2.1258            1       100                    | 
|    sum_reg[61]/D               DFF_X1        Rise  0.3670 0.0000 0.0200          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    sum_reg[61]/CK              DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0290 0.2030 | 
| data required time                       |  0.2030        | 
|                                          |                | 
| data arrival time                        |  0.3670        | 
| data required time                       | -0.2030        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to i_reg[3]/D 
  
 Path Start Point : i_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    i_reg[3]/CK                 DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    i_reg[3]/Q                  DFF_X1        Fall  0.2360 0.1240 0.0310 7.11118  19.3503  26.4614           14      100      F             | 
|    i_0_0_75/C1                 OAI211_X1     Fall  0.2380 0.0020 0.0310          1.44185                                                   | 
|    i_0_0_75/ZN                 OAI211_X1     Rise  0.2770 0.0390 0.0120 0.180612 1.5292   1.70981           1       100                    | 
|    i_0_0_77/A1                 NAND2_X1      Rise  0.2770 0.0000 0.0120          1.59903                                                   | 
|    i_0_0_77/ZN                 NAND2_X1      Fall  0.2920 0.0150 0.0080 1.35245  1.06234  2.41479           1       100                    | 
|    i_reg[3]/D                  DFF_X1        Fall  0.2920 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    i_reg[3]/CK                 DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0100 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2920        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to c_reg[13]/D 
  
 Path Start Point : c_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[13]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[13]/Q                            DFF_X1    Fall  0.2440 0.1030 0.0100 0.728577 5.24735  5.97593           3       100      F             | 
|    ADD/i_add1[13]                                   Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_13_full_adder_inst/i_bit1            Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_13_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2440 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_13_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2740 0.0300 0.0220 0.192952 2.18123  2.37418           1       100                    | 
|    ADD/genblk1_13_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2740 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_13_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2930 0.0190 0.0090 0.519627 1.95646  2.47609           2       100                    | 
|    ADD/genblk1_13_full_adder_inst/o_sum             Fall  0.2930 0.0000                                                                           | 
|    ADD/o_result[13]                                 Fall  0.2930 0.0000                                                                           | 
|    i_0_0_14/A2                            AND2_X1   Fall  0.2930 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_14/ZN                            AND2_X1   Fall  0.3230 0.0300 0.0060 0.441679 1.06234  1.50402           1       100                    | 
|    c_reg[13]/D                            DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[13]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to c_reg[14]/D 
  
 Path Start Point : c_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[14]/CK                           DFF_X1    Rise  0.1400 0.0020 0.0640          0.949653                                    F             | 
|    c_reg[14]/Q                            DFF_X1    Fall  0.2430 0.1030 0.0100 0.734973 5.24735  5.98233           3       100      F             | 
|    ADD/i_add1[14]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_14_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_14_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_14_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0300 0.0220 0.240076 2.18123  2.42131           1       100                    | 
|    ADD/genblk1_14_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_14_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2930 0.0200 0.0090 0.589596 1.95646  2.54606           2       100                    | 
|    ADD/genblk1_14_full_adder_inst/o_sum             Fall  0.2930 0.0000                                                                           | 
|    ADD/o_result[14]                                 Fall  0.2930 0.0000                                                                           | 
|    i_0_0_15/A2                            AND2_X1   Fall  0.2930 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_15/ZN                            AND2_X1   Fall  0.3230 0.0300 0.0060 0.208873 1.06234  1.27122           1       100                    | 
|    c_reg[14]/D                            DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[14]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to c_reg[5]/D 
  
 Path Start Point : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[5]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[5]/Q                            DFF_X1    Fall  0.2430 0.1020 0.0100 0.834528 4.57896  5.41348           3       100      F             | 
|    ADD/i_add1[5]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_5_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_5_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_5_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0300 0.0220 0.208495 2.18123  2.38973           1       100                    | 
|    ADD/genblk1_5_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_5_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2930 0.0200 0.0100 0.79901  1.95646  2.75547           2       100                    | 
|    ADD/genblk1_5_full_adder_inst/o_sum             Fall  0.2930 0.0000                                                                           | 
|    ADD/o_result[5]                                 Fall  0.2930 0.0000                                                                           | 
|    i_0_0_6/A2                            AND2_X1   Fall  0.2930 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_6/ZN                            AND2_X1   Fall  0.3240 0.0310 0.0060 0.259241 1.06234  1.32158           1       100                    | 
|    c_reg[5]/D                            DFF_X1    Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[5]/CK                 DFF_X1    Rise  0.1480 0.0040 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0110 0.1590 | 
| data required time                       |  0.1590        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.1590        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to c_reg[16]/D 
  
 Path Start Point : c_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[16]/CK                           DFF_X1    Rise  0.1400 0.0020 0.0640          0.949653                                    F             | 
|    c_reg[16]/Q                            DFF_X1    Fall  0.2420 0.1020 0.0100 0.641784 5.24735  5.88914           3       100      F             | 
|    ADD/i_add1[16]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_16_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_16_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_16_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0310 0.0230 0.444355 2.18123  2.62559           1       100                    | 
|    ADD/genblk1_16_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_16_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2930 0.0200 0.0090 0.632333 1.95646  2.58879           2       100                    | 
|    ADD/genblk1_16_full_adder_inst/o_sum             Fall  0.2930 0.0000                                                                           | 
|    ADD/o_result[16]                                 Fall  0.2930 0.0000                                                                           | 
|    i_0_0_17/A2                            AND2_X1   Fall  0.2930 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_17/ZN                            AND2_X1   Fall  0.3230 0.0300 0.0060 0.187548 1.06234  1.24989           1       100                    | 
|    c_reg[16]/D                            DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[16]/CK                DFF_X1    Rise  0.1460 0.0020 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to c_reg[17]/D 
  
 Path Start Point : c_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[17]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[17]/Q                            DFF_X1    Fall  0.2420 0.1010 0.0100 0.520566 4.57896  5.09952           3       100      F             | 
|    ADD/i_add1[17]                                   Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_17_full_adder_inst/i_bit1            Fall  0.2420 0.0000                                                                           | 
|    ADD/genblk1_17_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2420 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_17_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2730 0.0310 0.0230 0.370231 2.18123  2.55146           1       100                    | 
|    ADD/genblk1_17_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2730 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_17_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2940 0.0210 0.0100 1.22895  1.95646  3.18541           2       100                    | 
|    ADD/genblk1_17_full_adder_inst/o_sum             Fall  0.2940 0.0000                                                                           | 
|    ADD/o_result[17]                                 Fall  0.2940 0.0000                                                                           | 
|    i_0_0_18/A2                            AND2_X1   Fall  0.2940 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_18/ZN                            AND2_X1   Fall  0.3240 0.0300 0.0060 0.240066 1.06234  1.30241           1       100                    | 
|    c_reg[17]/D                            DFF_X1    Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[17]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to c_reg[2]/D 
  
 Path Start Point : c_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[2]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[2]/Q                            DFF_X1    Fall  0.2440 0.1030 0.0110 0.800475 5.26539  6.06586           3       100      F             | 
|    ADD/i_add1[2]                                   Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_2_full_adder_inst/i_bit1            Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_2_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2440 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_2_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2750 0.0310 0.0220 0.185414 2.18123  2.36665           1       100                    | 
|    ADD/genblk1_2_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2750 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_2_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2950 0.0200 0.0090 0.768813 1.95646  2.72527           2       100                    | 
|    ADD/genblk1_2_full_adder_inst/o_sum             Fall  0.2950 0.0000                                                                           | 
|    ADD/o_result[2]                                 Fall  0.2950 0.0000                                                                           | 
|    i_0_0_3/A2                            AND2_X1   Fall  0.2950 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_3/ZN                            AND2_X1   Fall  0.3250 0.0300 0.0060 0.244417 1.06234  1.30676           1       100                    | 
|    c_reg[2]/D                            DFF_X1    Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[2]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3250        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1690        | 
-------------------------------------------------------------


 Timing Path to c_reg[15]/D 
  
 Path Start Point : c_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[15]/CK                           DFF_X1    Rise  0.1400 0.0020 0.0640          0.949653                                    F             | 
|    c_reg[15]/Q                            DFF_X1    Fall  0.2430 0.1030 0.0110 1.19152  5.24735  6.43887           3       100      F             | 
|    ADD/i_add1[15]                                   Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_15_full_adder_inst/i_bit1            Fall  0.2430 0.0000                                                                           | 
|    ADD/genblk1_15_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2430 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_15_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2750 0.0320 0.0230 0.391095 2.18123  2.57233           1       100                    | 
|    ADD/genblk1_15_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2750 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_15_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2950 0.0200 0.0100 0.803484 1.95646  2.75995           2       100                    | 
|    ADD/genblk1_15_full_adder_inst/o_sum             Fall  0.2950 0.0000                                                                           | 
|    ADD/o_result[15]                                 Fall  0.2950 0.0000                                                                           | 
|    i_0_0_16/A2                            AND2_X1   Fall  0.2950 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_16/ZN                            AND2_X1   Fall  0.3250 0.0300 0.0060 0.238279 1.06234  1.30062           1       100                    | 
|    c_reg[15]/D                            DFF_X1    Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[15]/CK                DFF_X1    Rise  0.1460 0.0020 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.3250        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1700        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[55]/CK                           DFF_X1    Rise  0.1670 0.0040 0.0880          0.949653                                    F             | 
|    c_reg[55]/Q                            DFF_X1    Rise  0.2760 0.1090 0.0130 0.573046 3.73059  4.30364           2       100      F             | 
|    ADD/i_add1[55]                                   Rise  0.2760 0.0000                                                                           | 
|    ADD/genblk1_55_full_adder_inst/i_bit1            Rise  0.2760 0.0000                                                                           | 
|    ADD/genblk1_55_full_adder_inst/i_0_0/A XOR2_X1   Rise  0.2760 0.0000 0.0130          2.23214                                                   | 
|    ADD/genblk1_55_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2930 0.0170 0.0090 0.254364 2.18123  2.4356            1       100                    | 
|    ADD/genblk1_55_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2930 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_55_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3230 0.0300 0.0220 0.542535 1.95646  2.499             2       100                    | 
|    ADD/genblk1_55_full_adder_inst/o_sum             Rise  0.3230 0.0000                                                                           | 
|    ADD/o_result[55]                                 Rise  0.3230 0.0000                                                                           | 
|    i_0_0_56/A2                            AND2_X1   Rise  0.3230 0.0000 0.0220          0.97463                                                   | 
|    i_0_0_56/ZN                            AND2_X1   Rise  0.3570 0.0340 0.0080 0.307651 1.06234  1.36999           1       100                    | 
|    c_reg[55]/D                            DFF_X1    Rise  0.3570 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[55]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0200 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1700        | 
-------------------------------------------------------------


 Timing Path to c_reg[11]/D 
  
 Path Start Point : c_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                     CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[11]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[11]/Q                            DFF_X1    Fall  0.2440 0.1030 0.0110 0.943227 5.23287  6.1761            3       100      F             | 
|    ADD/i_add1[11]                                   Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_11_full_adder_inst/i_bit1            Fall  0.2440 0.0000                                                                           | 
|    ADD/genblk1_11_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2440 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_11_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2760 0.0320 0.0230 0.415809 2.18123  2.59704           1       100                    | 
|    ADD/genblk1_11_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2760 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_11_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2960 0.0200 0.0100 0.713991 1.95646  2.67045           2       100                    | 
|    ADD/genblk1_11_full_adder_inst/o_sum             Fall  0.2960 0.0000                                                                           | 
|    ADD/o_result[11]                                 Fall  0.2960 0.0000                                                                           | 
|    i_0_0_12/A2                            AND2_X1   Fall  0.2960 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_12/ZN                            AND2_X1   Fall  0.3270 0.0310 0.0060 0.361828 1.06234  1.42417           1       100                    | 
|    c_reg[11]/D                            DFF_X1    Fall  0.3270 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[11]/CK                DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1710        | 
-------------------------------------------------------------


 Timing Path to shift_reg[3]/D 
  
 Path Start Point : shift_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[3]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[3]/Q              DFF_X1        Fall  0.2060 0.0940 0.0080 0.139458 3.0037   3.14316           1       100      F             | 
|    drc_ipo_c34/A               BUF_X4        Fall  0.2060 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c34/Z               BUF_X4        Fall  0.2490 0.0430 0.0180 11.0301  48.2056  59.2357           30      100                    | 
|    i_0_0_585/B1                OAI21_X1      Fall  0.2500 0.0010 0.0180          1.45983                                                   | 
|    i_0_0_585/ZN                OAI21_X1      Rise  0.2830 0.0330 0.0120 0.673831 1.45983  2.13366           1       100                    | 
|    i_0_0_586/B1                OAI21_X1      Rise  0.2830 0.0000 0.0120          1.66205                                                   | 
|    i_0_0_586/ZN                OAI21_X1      Fall  0.2970 0.0140 0.0060 0.245478 1.06234  1.30782           1       100                    | 
|    shift_reg[3]/D              DFF_X1        Fall  0.2970 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0490 0.0010 0.0270          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1170 0.0680 0.0400 6.6512   9.49653  16.1477           10      100      FA   K        | 
|    shift_reg[3]/CK             DFF_X1        Rise  0.1170 0.0000 0.0400          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0100 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to c_reg[26]/D 
  
 Path Start Point : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[26]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[26]/Q                            DFF_X1    Fall  0.2560 0.1020 0.0090 0.665203 3.9708   4.636             3       100      F             | 
|    ADD/i_add1[26]                                   Fall  0.2560 0.0000                                                                           | 
|    ADD/genblk1_26_full_adder_inst/i_bit1            Fall  0.2560 0.0000                                                                           | 
|    ADD/genblk1_26_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2560 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_26_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2860 0.0300 0.0220 0.304941 2.18123  2.48617           1       100                    | 
|    ADD/genblk1_26_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2860 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_26_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3060 0.0200 0.0090 0.851636 1.95646  2.8081            2       100                    | 
|    ADD/genblk1_26_full_adder_inst/o_sum             Fall  0.3060 0.0000                                                                           | 
|    ADD/o_result[26]                                 Fall  0.3060 0.0000                                                                           | 
|    i_0_0_27/A2                            AND2_X1   Fall  0.3060 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_27/ZN                            AND2_X1   Fall  0.3370 0.0310 0.0060 0.492175 1.06234  1.55452           1       100                    | 
|    c_reg[26]/D                            DFF_X1    Fall  0.3370 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[26]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to c_reg[31]/D 
  
 Path Start Point : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[31]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[31]/Q                            DFF_X1    Fall  0.2590 0.1040 0.0100 0.809317 5.24735  6.05667           3       100      F             | 
|    ADD/i_add1[31]                                   Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_31_full_adder_inst/i_bit1            Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_31_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2590 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_31_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2890 0.0300 0.0220 0.226733 2.18123  2.40797           1       100                    | 
|    ADD/genblk1_31_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2890 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_31_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080 0.0190 0.0100 0.462308 1.95646  2.41877           2       100                    | 
|    ADD/genblk1_31_full_adder_inst/o_sum             Fall  0.3080 0.0000                                                                           | 
|    ADD/o_result[31]                                 Fall  0.3080 0.0000                                                                           | 
|    i_0_0_32/A2                            AND2_X1   Fall  0.3080 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_32/ZN                            AND2_X1   Fall  0.3380 0.0300 0.0060 0.237608 1.06234  1.29995           1       100                    | 
|    c_reg[31]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[31]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0110 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to c_reg[34]/D 
  
 Path Start Point : c_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[34]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[34]/Q                            DFF_X1    Fall  0.2590 0.1040 0.0100 0.912491 4.60587  5.51836           3       100      F             | 
|    ADD/i_add1[34]                                   Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_34_full_adder_inst/i_bit1            Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_34_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2590 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_34_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2890 0.0300 0.0220 0.141114 2.18123  2.32235           1       100                    | 
|    ADD/genblk1_34_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2890 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_34_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080 0.0190 0.0090 0.526448 1.95646  2.48291           2       100                    | 
|    ADD/genblk1_34_full_adder_inst/o_sum             Fall  0.3080 0.0000                                                                           | 
|    ADD/o_result[34]                                 Fall  0.3080 0.0000                                                                           | 
|    i_0_0_35/A2                            AND2_X1   Fall  0.3080 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_35/ZN                            AND2_X1   Fall  0.3380 0.0300 0.0060 0.314616 1.06234  1.37696           1       100                    | 
|    c_reg[34]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[34]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[34]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0110 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to c_reg[42]/D 
  
 Path Start Point : c_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[42]/CK                           DFF_X1    Rise  0.1650 0.0020 0.0880          0.949653                                    F             | 
|    c_reg[42]/Q                            DFF_X1    Fall  0.2690 0.1040 0.0100 0.891761 4.60587  5.49764           3       100      F             | 
|    ADD/i_add1[42]                                   Fall  0.2690 0.0000                                                                           | 
|    ADD/genblk1_42_full_adder_inst/i_bit1            Fall  0.2690 0.0000                                                                           | 
|    ADD/genblk1_42_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2690 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_42_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3000 0.0310 0.0220 0.263288 2.18123  2.44452           1       100                    | 
|    ADD/genblk1_42_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3000 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_42_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3190 0.0190 0.0080 0.355602 1.95646  2.31206           2       100                    | 
|    ADD/genblk1_42_full_adder_inst/o_sum             Fall  0.3190 0.0000                                                                           | 
|    ADD/o_result[42]                                 Fall  0.3190 0.0000                                                                           | 
|    i_0_0_43/A2                            AND2_X1   Fall  0.3190 0.0000 0.0080          0.894119                                                  | 
|    i_0_0_43/ZN                            AND2_X1   Fall  0.3490 0.0300 0.0060 0.332055 1.06234  1.3944            1       100                    | 
|    c_reg[42]/D                            DFF_X1    Fall  0.3490 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[42]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[42]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3490        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to c_reg[9]/D 
  
 Path Start Point : c_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A           CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z           CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A                    CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z                    CLKBUF_X2 Rise  0.1380 0.0910 0.0640 21.0472  30.8318  51.8791           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    c_reg[9]/CK                           DFF_X1    Rise  0.1410 0.0030 0.0640          0.949653                                    F             | 
|    c_reg[9]/Q                            DFF_X1    Fall  0.2450 0.1040 0.0110 1.0299   6.02861  7.05852           4       100      F             | 
|    ADD/i_add1[9]                                   Fall  0.2450 0.0000                                                                           | 
|    ADD/genblk1_9_full_adder_inst/i_bit1            Fall  0.2450 0.0000                                                                           | 
|    ADD/genblk1_9_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2450 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_9_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2770 0.0320 0.0230 0.399511 2.18123  2.58074           1       100                    | 
|    ADD/genblk1_9_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2770 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_9_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.2980 0.0210 0.0100 0.903129 1.95646  2.85959           2       100                    | 
|    ADD/genblk1_9_full_adder_inst/o_sum             Fall  0.2980 0.0000                                                                           | 
|    ADD/o_result[9]                                 Fall  0.2980 0.0000                                                                           | 
|    i_0_0_10/A2                           AND2_X1   Fall  0.2980 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_10/ZN                           AND2_X1   Fall  0.3290 0.0310 0.0060 0.266722 1.06234  1.32906           1       100                    | 
|    c_reg[9]/D                            DFF_X1    Fall  0.3290 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_77/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_77/Z          CLKBUF_X2 Rise  0.1440 0.0950 0.0680 21.0472  34.1875  55.2347           36      100      F    K        | 
|    c_reg[9]/CK                 DFF_X1    Rise  0.1470 0.0030 0.0680          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[21]/D 
  
 Path Start Point : c_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[21]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[21]/Q                            DFF_X1    Fall  0.2580 0.1040 0.0100 1.02379  4.57896  5.60275           3       100      F             | 
|    ADD/i_add1[21]                                   Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_21_full_adder_inst/i_bit1            Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_21_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2580 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_21_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2880 0.0300 0.0220 0.14584  2.18123  2.32707           1       100                    | 
|    ADD/genblk1_21_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_21_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3070 0.0190 0.0100 0.522254 1.95646  2.47871           2       100                    | 
|    ADD/genblk1_21_full_adder_inst/o_sum             Fall  0.3070 0.0000                                                                           | 
|    ADD/o_result[21]                                 Fall  0.3070 0.0000                                                                           | 
|    i_0_0_22/A2                            AND2_X1   Fall  0.3070 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_22/ZN                            AND2_X1   Fall  0.3380 0.0310 0.0060 0.404771 1.06234  1.46711           1       100                    | 
|    c_reg[21]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[21]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[28]/D 
  
 Path Start Point : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[28]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[28]/Q                            DFF_X1    Fall  0.2580 0.1040 0.0100 0.882517 4.60587  5.48839           3       100      F             | 
|    ADD/i_add1[28]                                   Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_28_full_adder_inst/i_bit1            Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_28_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2580 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_28_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2880 0.0300 0.0220 0.237037 2.18123  2.41827           1       100                    | 
|    ADD/genblk1_28_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_28_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080 0.0200 0.0090 0.644628 1.95646  2.60109           2       100                    | 
|    ADD/genblk1_28_full_adder_inst/o_sum             Fall  0.3080 0.0000                                                                           | 
|    ADD/o_result[28]                                 Fall  0.3080 0.0000                                                                           | 
|    i_0_0_29/A2                            AND2_X1   Fall  0.3080 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_29/ZN                            AND2_X1   Fall  0.3380 0.0300 0.0060 0.241924 1.06234  1.30427           1       100                    | 
|    c_reg[28]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[28]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[30]/D 
  
 Path Start Point : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470  0.0010 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510  0.1040 0.0770             26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    c_reg[30]/CK                           DFF_X1    Rise  0.1540  0.0030 0.0770                      0.949653                                    F             | 
|    c_reg[30]/Q                            DFF_X1    Fall  0.2570  0.1030 0.0100             0.80187  4.57896  5.38083           3       100      F             | 
|    ADD/i_add1[30]                                   Fall  0.2570  0.0000                                                                                       | 
|    ADD/genblk1_30_full_adder_inst/i_bit1            Fall  0.2570  0.0000                                                                                       | 
|    ADD/genblk1_30_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2570  0.0000 0.0100                      2.18123                                                   | 
|    ADD/genblk1_30_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2900  0.0330 0.0250             0.7727   2.18123  2.95393           1       100                    | 
|    ADD/genblk1_30_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 -0.0020 0.0250    -0.0020           2.23214                                                   | 
|    ADD/genblk1_30_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080  0.0200 0.0090             0.634137 1.95646  2.5906            2       100                    | 
|    ADD/genblk1_30_full_adder_inst/o_sum             Fall  0.3080  0.0000                                                                                       | 
|    ADD/o_result[30]                                 Fall  0.3080  0.0000                                                                                       | 
|    i_0_0_31/A2                            AND2_X1   Fall  0.3080  0.0000 0.0090                      0.894119                                                  | 
|    i_0_0_31/ZN                            AND2_X1   Fall  0.3380  0.0300 0.0060             0.460015 1.06234  1.52236           1       100                    | 
|    c_reg[30]/D                            DFF_X1    Fall  0.3380  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[30]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[32]/D 
  
 Path Start Point : c_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[32]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[32]/Q                            DFF_X1    Rise  0.2660 0.1110 0.0160 0.946883 4.57896  5.52584           3       100      F             | 
|    ADD/i_add1[32]                                   Rise  0.2660 0.0000                                                                           | 
|    ADD/genblk1_32_full_adder_inst/i_bit1            Rise  0.2660 0.0000                                                                           | 
|    ADD/genblk1_32_full_adder_inst/i_0_0/A XOR2_X1   Rise  0.2660 0.0000 0.0160          2.23214                                                   | 
|    ADD/genblk1_32_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2840 0.0180 0.0090 0.383963 2.18123  2.5652            1       100                    | 
|    ADD/genblk1_32_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2840 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_32_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3140 0.0300 0.0220 0.427308 1.95646  2.38377           2       100                    | 
|    ADD/genblk1_32_full_adder_inst/o_sum             Rise  0.3140 0.0000                                                                           | 
|    ADD/o_result[32]                                 Rise  0.3140 0.0000                                                                           | 
|    i_0_0_33/A2                            AND2_X1   Rise  0.3140 0.0000 0.0220          0.97463                                                   | 
|    i_0_0_33/ZN                            AND2_X1   Rise  0.3480 0.0340 0.0080 0.378136 1.06234  1.44048           1       100                    | 
|    c_reg[32]/D                            DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[32]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[32]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0200 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[39]/D 
  
 Path Start Point : sum_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    sum_reg[39]/CK                         DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    sum_reg[39]/Q                          DFF_X1    Rise  0.2650 0.1120 0.0170 1.14638  4.65147  5.79785           3       100      F             | 
|    ADD/i_add2[39]                                   Rise  0.2650 0.0000                                                                           | 
|    ADD/genblk1_39_full_adder_inst/i_bit2            Rise  0.2650 0.0000                                                                           | 
|    ADD/genblk1_39_full_adder_inst/i_0_0/B XOR2_X1   Rise  0.2650 0.0000 0.0170          2.36355                                                   | 
|    ADD/genblk1_39_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2840 0.0190 0.0090 0.596067 2.18123  2.7773            1       100                    | 
|    ADD/genblk1_39_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2840 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_39_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3140 0.0300 0.0220 0.485101 1.95646  2.44156           2       100                    | 
|    ADD/genblk1_39_full_adder_inst/o_sum             Rise  0.3140 0.0000                                                                           | 
|    ADD/o_result[39]                                 Rise  0.3140 0.0000                                                                           | 
|    i_0_0_40/A2                            AND2_X1   Rise  0.3140 0.0000 0.0220          0.97463                                                   | 
|    i_0_0_40/ZN                            AND2_X1   Rise  0.3480 0.0340 0.0080 0.285328 1.06234  1.34767           1       100                    | 
|    c_reg[39]/D                            DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[39]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[39]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0200 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[29]/D 
  
 Path Start Point : sum_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    sum_reg[29]/CK                         DFF_X1    Rise  0.1510 0.0000 0.0770          0.949653                                    F             | 
|    sum_reg[29]/Q                          DFF_X1    Rise  0.2650 0.1140 0.0190 1.72254  5.30584  7.02838           3       100      F             | 
|    ADD/i_add2[29]                                   Rise  0.2650 0.0000                                                                           | 
|    ADD/genblk1_29_full_adder_inst/i_bit2            Rise  0.2650 0.0000                                                                           | 
|    ADD/genblk1_29_full_adder_inst/i_0_0/B XOR2_X1   Rise  0.2650 0.0000 0.0190          2.36355                                                   | 
|    ADD/genblk1_29_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2840 0.0190 0.0090 0.227007 2.18123  2.40824           1       100                    | 
|    ADD/genblk1_29_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2840 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_29_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3140 0.0300 0.0220 0.426274 1.95646  2.38273           2       100                    | 
|    ADD/genblk1_29_full_adder_inst/o_sum             Rise  0.3140 0.0000                                                                           | 
|    ADD/o_result[29]                                 Rise  0.3140 0.0000                                                                           | 
|    i_0_0_30/A2                            AND2_X1   Rise  0.3140 0.0000 0.0220          0.97463                                                   | 
|    i_0_0_30/ZN                            AND2_X1   Rise  0.3480 0.0340 0.0080 0.250491 1.06234  1.31283           1       100                    | 
|    c_reg[29]/D                            DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[29]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0200 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[48]/D 
  
 Path Start Point : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[48]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[48]/Q                            DFF_X1    Fall  0.2710 0.1050 0.0110 0.832881 5.24735  6.08024           3       100      F             | 
|    ADD/i_add1[48]                                   Fall  0.2710 0.0000                                                                           | 
|    ADD/genblk1_48_full_adder_inst/i_bit1            Fall  0.2710 0.0000                                                                           | 
|    ADD/genblk1_48_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2710 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_48_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3020 0.0310 0.0220 0.267078 2.18123  2.44831           1       100                    | 
|    ADD/genblk1_48_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3020 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_48_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3210 0.0190 0.0080 0.475697 1.95646  2.43216           2       100                    | 
|    ADD/genblk1_48_full_adder_inst/o_sum             Fall  0.3210 0.0000                                                                           | 
|    ADD/o_result[48]                                 Fall  0.3210 0.0000                                                                           | 
|    i_0_0_49/A2                            AND2_X1   Fall  0.3210 0.0000 0.0080          0.894119                                                  | 
|    i_0_0_49/ZN                            AND2_X1   Fall  0.3500 0.0290 0.0060 0.207978 1.06234  1.27032           1       100                    | 
|    c_reg[48]/D                            DFF_X1    Fall  0.3500 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[48]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[48]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[41]/D 
  
 Path Start Point : c_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470  0.0010 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630  0.1160 0.0880             30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    c_reg[41]/CK                           DFF_X1    Rise  0.1650  0.0020 0.0880                      0.949653                                    F             | 
|    c_reg[41]/Q                            DFF_X1    Fall  0.2710  0.1060 0.0110             1.34614  5.24735  6.59349           3       100      F             | 
|    ADD/i_add1[41]                                   Fall  0.2710  0.0000                                                                                       | 
|    ADD/genblk1_41_full_adder_inst/i_bit1            Fall  0.2710  0.0000                                                                                       | 
|    ADD/genblk1_41_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2700 -0.0010 0.0110    -0.0010           2.18123                                                   | 
|    ADD/genblk1_41_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3000  0.0300 0.0220             0.166886 2.18123  2.34812           1       100                    | 
|    ADD/genblk1_41_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3000  0.0000 0.0220                      2.23214                                                   | 
|    ADD/genblk1_41_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3200  0.0200 0.0090             0.59754  1.95646  2.554             2       100                    | 
|    ADD/genblk1_41_full_adder_inst/o_sum             Fall  0.3200  0.0000                                                                                       | 
|    ADD/o_result[41]                                 Fall  0.3200  0.0000                                                                                       | 
|    i_0_0_42/A2                            AND2_X1   Fall  0.3200  0.0000 0.0090                      0.894119                                                  | 
|    i_0_0_42/ZN                            AND2_X1   Fall  0.3500  0.0300 0.0060             0.188095 1.06234  1.25044           1       100                    | 
|    c_reg[41]/D                            DFF_X1    Fall  0.3500  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[41]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[41]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[45]/D 
  
 Path Start Point : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[45]/CK                           DFF_X1    Rise  0.1650 0.0020 0.0880          0.949653                                    F             | 
|    c_reg[45]/Q                            DFF_X1    Fall  0.2700 0.1050 0.0100 0.988497 4.6392   5.62769           3       100      F             | 
|    ADD/i_add1[45]                                   Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_45_full_adder_inst/i_bit1            Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_45_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2700 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_45_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3000 0.0300 0.0220 0.136815 2.18123  2.31805           1       100                    | 
|    ADD/genblk1_45_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3000 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_45_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3200 0.0200 0.0100 0.588887 1.95646  2.54535           2       100                    | 
|    ADD/genblk1_45_full_adder_inst/o_sum             Fall  0.3200 0.0000                                                                           | 
|    ADD/o_result[45]                                 Fall  0.3200 0.0000                                                                           | 
|    i_0_0_46/A2                            AND2_X1   Fall  0.3200 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_46/ZN                            AND2_X1   Fall  0.3500 0.0300 0.0060 0.199594 1.06234  1.26194           1       100                    | 
|    c_reg[45]/D                            DFF_X1    Fall  0.3500 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[45]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[45]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[57]/CK                           DFF_X1    Rise  0.1670 0.0040 0.0880          0.949653                                    F             | 
|    c_reg[57]/Q                            DFF_X1    Fall  0.2700 0.1030 0.0090 0.65399  3.73059  4.38458           2       100      F             | 
|    ADD/i_add1[57]                                   Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_57_full_adder_inst/i_bit1            Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_57_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2700 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_57_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3000 0.0300 0.0220 0.23496  2.18123  2.41619           1       100                    | 
|    ADD/genblk1_57_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3000 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_57_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3200 0.0200 0.0100 0.761176 1.95646  2.71764           2       100                    | 
|    ADD/genblk1_57_full_adder_inst/o_sum             Fall  0.3200 0.0000                                                                           | 
|    ADD/o_result[57]                                 Fall  0.3200 0.0000                                                                           | 
|    i_0_0_58/A2                            AND2_X1   Fall  0.3200 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_58/ZN                            AND2_X1   Fall  0.3510 0.0310 0.0060 0.258879 1.06234  1.32122           1       100                    | 
|    c_reg[57]/D                            DFF_X1    Fall  0.3510 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[57]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0110 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.3510        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to c_reg[18]/D 
  
 Path Start Point : c_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[18]/CK                           DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    c_reg[18]/Q                            DFF_X1    Fall  0.2570 0.1040 0.0110 0.84083  5.24735  6.08819           3       100      F             | 
|    ADD/i_add1[18]                                   Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_18_full_adder_inst/i_bit1            Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_18_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2570 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_18_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2880 0.0310 0.0220 0.24453  2.18123  2.42576           1       100                    | 
|    ADD/genblk1_18_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_18_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080 0.0200 0.0090 0.886431 1.95646  2.84289           2       100                    | 
|    ADD/genblk1_18_full_adder_inst/o_sum             Fall  0.3080 0.0000                                                                           | 
|    ADD/o_result[18]                                 Fall  0.3080 0.0000                                                                           | 
|    i_0_0_19/A2                            AND2_X1   Fall  0.3080 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_19/ZN                            AND2_X1   Fall  0.3380 0.0300 0.0060 0.15563  1.06234  1.21797           1       100                    | 
|    c_reg[18]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[18]/CK                DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0110 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[19]/D 
  
 Path Start Point : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[19]/CK                           DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    c_reg[19]/Q                            DFF_X1    Fall  0.2570 0.1040 0.0100 0.908875 4.57896  5.48783           3       100      F             | 
|    ADD/i_add1[19]                                   Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_19_full_adder_inst/i_bit1            Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_19_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2570 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_19_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2870 0.0300 0.0220 0.213809 2.18123  2.39504           1       100                    | 
|    ADD/genblk1_19_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2870 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_19_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3070 0.0200 0.0100 0.86164  1.95646  2.8181            2       100                    | 
|    ADD/genblk1_19_full_adder_inst/o_sum             Fall  0.3070 0.0000                                                                           | 
|    ADD/o_result[19]                                 Fall  0.3070 0.0000                                                                           | 
|    i_0_0_20/A2                            AND2_X1   Fall  0.3070 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_20/ZN                            AND2_X1   Fall  0.3380 0.0310 0.0060 0.261357 1.06234  1.3237            1       100                    | 
|    c_reg[19]/D                            DFF_X1    Fall  0.3380 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[19]/CK                DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0110 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[22]/D 
  
 Path Start Point : c_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[22]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[22]/Q                            DFF_X1    Fall  0.2590 0.1050 0.0110 1.03248  5.17846  6.21095           3       100      F             | 
|    ADD/i_add1[22]                                   Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_22_full_adder_inst/i_bit1            Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_22_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2590 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_22_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2890 0.0300 0.0220 0.153907 2.18123  2.33514           1       100                    | 
|    ADD/genblk1_22_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2890 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_22_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3090 0.0200 0.0090 0.798908 1.95646  2.75537           2       100                    | 
|    ADD/genblk1_22_full_adder_inst/o_sum             Fall  0.3090 0.0000                                                                           | 
|    ADD/o_result[22]                                 Fall  0.3090 0.0000                                                                           | 
|    i_0_0_23/A2                            AND2_X1   Fall  0.3090 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_23/ZN                            AND2_X1   Fall  0.3390 0.0300 0.0060 0.24835  1.06234  1.31069           1       100                    | 
|    c_reg[22]/D                            DFF_X1    Fall  0.3390 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[22]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[25]/D 
  
 Path Start Point : c_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[25]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[25]/Q                            DFF_X1    Fall  0.2580 0.1040 0.0100 1.00626  4.6392   5.64545           3       100      F             | 
|    ADD/i_add1[25]                                   Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_25_full_adder_inst/i_bit1            Fall  0.2580 0.0000                                                                           | 
|    ADD/genblk1_25_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2580 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_25_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2880 0.0300 0.0220 0.243918 2.18123  2.42515           1       100                    | 
|    ADD/genblk1_25_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_25_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3080 0.0200 0.0100 0.789865 1.95646  2.74633           2       100                    | 
|    ADD/genblk1_25_full_adder_inst/o_sum             Fall  0.3080 0.0000                                                                           | 
|    ADD/o_result[25]                                 Fall  0.3080 0.0000                                                                           | 
|    i_0_0_26/A2                            AND2_X1   Fall  0.3080 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_26/ZN                            AND2_X1   Fall  0.3390 0.0310 0.0060 0.262289 1.06234  1.32463           1       100                    | 
|    c_reg[25]/D                            DFF_X1    Fall  0.3390 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[25]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[35]/D 
  
 Path Start Point : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[35]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[35]/Q                            DFF_X1    Fall  0.2600 0.1050 0.0110 1.08197  5.24735  6.32933           3       100      F             | 
|    ADD/i_add1[35]                                   Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_35_full_adder_inst/i_bit1            Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_35_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2600 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_35_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2900 0.0300 0.0220 0.150708 2.18123  2.33194           1       100                    | 
|    ADD/genblk1_35_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2900 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_35_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3090 0.0190 0.0100 0.311259 1.95646  2.26772           2       100                    | 
|    ADD/genblk1_35_full_adder_inst/o_sum             Fall  0.3090 0.0000                                                                           | 
|    ADD/o_result[35]                                 Fall  0.3090 0.0000                                                                           | 
|    i_0_0_36/A2                            AND2_X1   Fall  0.3090 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_36/ZN                            AND2_X1   Fall  0.3400 0.0310 0.0060 0.321985 1.06234  1.38433           1       100                    | 
|    c_reg[35]/D                            DFF_X1    Fall  0.3400 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[35]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[35]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0110 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[46]/D 
  
 Path Start Point : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[46]/CK                           DFF_X1    Rise  0.1650 0.0020 0.0880          0.949653                                    F             | 
|    c_reg[46]/Q                            DFF_X1    Fall  0.2720 0.1070 0.0120 1.18741  5.98888  7.17629           4       100      F             | 
|    ADD/i_add1[46]                                   Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_46_full_adder_inst/i_bit1            Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_46_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2720 0.0000 0.0120          2.18123                                                   | 
|    ADD/genblk1_46_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3030 0.0310 0.0220 0.239078 2.18123  2.42031           1       100                    | 
|    ADD/genblk1_46_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3030 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_46_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3220 0.0190 0.0080 0.448857 1.95646  2.40532           2       100                    | 
|    ADD/genblk1_46_full_adder_inst/o_sum             Fall  0.3220 0.0000                                                                           | 
|    ADD/o_result[46]                                 Fall  0.3220 0.0000                                                                           | 
|    i_0_0_47/A2                            AND2_X1   Fall  0.3220 0.0000 0.0080          0.894119                                                  | 
|    i_0_0_47/ZN                            AND2_X1   Fall  0.3510 0.0290 0.0060 0.183799 1.06234  1.24614           1       100                    | 
|    c_reg[46]/D                            DFF_X1    Fall  0.3510 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[46]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[46]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3510        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[59]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[59]/Q                            DFF_X1    Fall  0.2700 0.1040 0.0100 0.875551 4.6392   5.51475           3       100      F             | 
|    ADD/i_add1[59]                                   Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_59_full_adder_inst/i_bit1            Fall  0.2700 0.0000                                                                           | 
|    ADD/genblk1_59_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2700 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_59_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3010 0.0310 0.0220 0.327018 2.18123  2.50825           1       100                    | 
|    ADD/genblk1_59_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3010 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_59_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3210 0.0200 0.0110 0.749624 1.95646  2.70609           2       100                    | 
|    ADD/genblk1_59_full_adder_inst/o_sum             Fall  0.3210 0.0000                                                                           | 
|    ADD/o_result[59]                                 Fall  0.3210 0.0000                                                                           | 
|    i_0_0_60/A2                            AND2_X1   Fall  0.3210 0.0000 0.0110          0.894119                                                  | 
|    i_0_0_60/ZN                            AND2_X1   Fall  0.3520 0.0310 0.0060 0.254847 1.06234  1.31719           1       100                    | 
|    c_reg[59]/D                            DFF_X1    Fall  0.3520 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[59]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0110 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.3520        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[53]/D 
  
 Path Start Point : sum_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    sum_reg[53]/CK                         DFF_X1    Rise  0.1640 0.0010 0.0880          0.949653                                    F             | 
|    sum_reg[53]/Q                          DFF_X1    Rise  0.2770 0.1130 0.0170 1.5017   4.68513  6.18683           3       100      F             | 
|    ADD/i_add2[53]                                   Rise  0.2770 0.0000                                                                           | 
|    ADD/genblk1_53_full_adder_inst/i_bit2            Rise  0.2770 0.0000                                                                           | 
|    ADD/genblk1_53_full_adder_inst/i_0_0/B XOR2_X1   Rise  0.2770 0.0000 0.0170          2.36355                                                   | 
|    ADD/genblk1_53_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2950 0.0180 0.0090 0.19361  2.18123  2.37484           1       100                    | 
|    ADD/genblk1_53_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2950 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_53_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3260 0.0310 0.0230 0.689883 1.95646  2.64634           2       100                    | 
|    ADD/genblk1_53_full_adder_inst/o_sum             Rise  0.3260 0.0000                                                                           | 
|    ADD/o_result[53]                                 Rise  0.3260 0.0000                                                                           | 
|    i_0_0_54/A2                            AND2_X1   Rise  0.3260 0.0000 0.0230          0.97463                                                   | 
|    i_0_0_54/ZN                            AND2_X1   Rise  0.3600 0.0340 0.0080 0.339619 1.06234  1.40196           1       100                    | 
|    c_reg[53]/D                            DFF_X1    Rise  0.3600 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[53]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[53]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.3600        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[43]/D 
  
 Path Start Point : c_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470  0.0010 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630  0.1160 0.0880             30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    c_reg[43]/CK                           DFF_X1    Rise  0.1650  0.0020 0.0880                      0.949653                                    F             | 
|    c_reg[43]/Q                            DFF_X1    Rise  0.2780  0.1130 0.0170             0.728562 5.29444  6.023             3       100      F             | 
|    ADD/i_add1[43]                                   Rise  0.2780  0.0000                                                                                       | 
|    ADD/genblk1_43_full_adder_inst/i_bit1            Rise  0.2780  0.0000                                                                                       | 
|    ADD/genblk1_43_full_adder_inst/i_0_0/A XOR2_X1   Rise  0.2780  0.0000 0.0170                      2.23214                                                   | 
|    ADD/genblk1_43_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2970  0.0190 0.0100             0.681573 2.18123  2.8628            1       100                    | 
|    ADD/genblk1_43_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2960 -0.0010 0.0100    -0.0010           2.18123                                                   | 
|    ADD/genblk1_43_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3260  0.0300 0.0220             0.44369  1.95646  2.40015           2       100                    | 
|    ADD/genblk1_43_full_adder_inst/o_sum             Rise  0.3260  0.0000                                                                                       | 
|    ADD/o_result[43]                                 Rise  0.3260  0.0000                                                                                       | 
|    i_0_0_44/A2                            AND2_X1   Rise  0.3260  0.0000 0.0220                      0.97463                                                   | 
|    i_0_0_44/ZN                            AND2_X1   Rise  0.3610  0.0350 0.0090             0.628999 1.06234  1.69134           1       100                    | 
|    c_reg[43]/D                            DFF_X1    Rise  0.3610  0.0000 0.0090                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[43]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[43]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0210 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.3610        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to c_reg[20]/D 
  
 Path Start Point : c_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[20]/CK                           DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    c_reg[20]/Q                            DFF_X1    Fall  0.2570 0.1040 0.0110 0.8141   5.27427  6.08837           3       100      F             | 
|    ADD/i_add1[20]                                   Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_20_full_adder_inst/i_bit1            Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_20_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2570 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_20_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2880 0.0310 0.0220 0.284114 2.18123  2.46535           1       100                    | 
|    ADD/genblk1_20_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2880 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_20_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3090 0.0210 0.0090 0.951535 1.95646  2.908             2       100                    | 
|    ADD/genblk1_20_full_adder_inst/o_sum             Fall  0.3090 0.0000                                                                           | 
|    ADD/o_result[20]                                 Fall  0.3090 0.0000                                                                           | 
|    i_0_0_21/A2                            AND2_X1   Fall  0.3090 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_21/ZN                            AND2_X1   Fall  0.3390 0.0300 0.0060 0.402132 1.06234  1.46447           1       100                    | 
|    c_reg[20]/D                            DFF_X1    Fall  0.3390 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[20]/CK                DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0110 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to c_reg[23]/D 
  
 Path Start Point : c_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[23]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[23]/Q                            DFF_X1    Fall  0.2600 0.1060 0.0120 1.26589  6.18414  7.45003           4       100      F             | 
|    ADD/i_add1[23]                                   Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_23_full_adder_inst/i_bit1            Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_23_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2600 0.0000 0.0120          2.18123                                                   | 
|    ADD/genblk1_23_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2910 0.0310 0.0220 0.247186 2.18123  2.42842           1       100                    | 
|    ADD/genblk1_23_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2910 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_23_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3100 0.0190 0.0090 0.570766 1.95646  2.52723           2       100                    | 
|    ADD/genblk1_23_full_adder_inst/o_sum             Fall  0.3100 0.0000                                                                           | 
|    ADD/o_result[23]                                 Fall  0.3100 0.0000                                                                           | 
|    i_0_0_24/A2                            AND2_X1   Fall  0.3100 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_24/ZN                            AND2_X1   Fall  0.3400 0.0300 0.0060 0.169016 1.06234  1.23136           1       100                    | 
|    c_reg[23]/D                            DFF_X1    Fall  0.3400 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[23]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to c_reg[27]/D 
  
 Path Start Point : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[27]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[27]/Q                            DFF_X1    Fall  0.2590 0.1050 0.0110 1.37497  5.24735  6.62232           3       100      F             | 
|    ADD/i_add1[27]                                   Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_27_full_adder_inst/i_bit1            Fall  0.2590 0.0000                                                                           | 
|    ADD/genblk1_27_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2590 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_27_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2900 0.0310 0.0220 0.285413 2.18123  2.46664           1       100                    | 
|    ADD/genblk1_27_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2900 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_27_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3100 0.0200 0.0090 0.75087  1.95646  2.70733           2       100                    | 
|    ADD/genblk1_27_full_adder_inst/o_sum             Fall  0.3100 0.0000                                                                           | 
|    ADD/o_result[27]                                 Fall  0.3100 0.0000                                                                           | 
|    i_0_0_28/A2                            AND2_X1   Fall  0.3100 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_28/ZN                            AND2_X1   Fall  0.3400 0.0300 0.0060 0.353948 1.06234  1.41629           1       100                    | 
|    c_reg[27]/D                            DFF_X1    Fall  0.3400 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[27]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[56]/CK                           DFF_X1    Rise  0.1670 0.0040 0.0880          0.949653                                    F             | 
|    c_reg[56]/Q                            DFF_X1    Fall  0.2720 0.1050 0.0110 1.01481  5.155    6.16981           3       100      F             | 
|    ADD/i_add1[56]                                   Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_56_full_adder_inst/i_bit1            Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_56_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2720 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_56_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3030 0.0310 0.0220 0.215654 2.18123  2.39689           1       100                    | 
|    ADD/genblk1_56_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3030 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_56_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3230 0.0200 0.0090 0.59401  1.95646  2.55047           2       100                    | 
|    ADD/genblk1_56_full_adder_inst/o_sum             Fall  0.3230 0.0000                                                                           | 
|    ADD/o_result[56]                                 Fall  0.3230 0.0000                                                                           | 
|    i_0_0_57/A2                            AND2_X1   Fall  0.3230 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_57/ZN                            AND2_X1   Fall  0.3530 0.0300 0.0060 0.295588 1.06234  1.35793           1       100                    | 
|    c_reg[56]/D                            DFF_X1    Fall  0.3530 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[56]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0110 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to c_reg[24]/D 
  
 Path Start Point : c_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[24]/CK                           DFF_X1    Rise  0.1540 0.0030 0.0770          0.949653                                    F             | 
|    c_reg[24]/Q                            DFF_X1    Fall  0.2600 0.1060 0.0110 1.10541  5.98888  7.09429           4       100      F             | 
|    ADD/i_add1[24]                                   Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_24_full_adder_inst/i_bit1            Fall  0.2600 0.0000                                                                           | 
|    ADD/genblk1_24_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2600 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_24_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2910 0.0310 0.0220 0.211581 2.18123  2.39281           1       100                    | 
|    ADD/genblk1_24_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2910 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_24_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3110 0.0200 0.0090 0.65031  1.95646  2.60677           2       100                    | 
|    ADD/genblk1_24_full_adder_inst/o_sum             Fall  0.3110 0.0000                                                                           | 
|    ADD/o_result[24]                                 Fall  0.3110 0.0000                                                                           | 
|    i_0_0_25/A2                            AND2_X1   Fall  0.3110 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_25/ZN                            AND2_X1   Fall  0.3410 0.0300 0.0060 0.32369  1.06234  1.38603           1       100                    | 
|    c_reg[24]/D                            DFF_X1    Fall  0.3410 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[24]/CK                DFF_X1    Rise  0.1610 0.0030 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1610 0.1610 | 
| library hold check                       |  0.0110 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3410        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A             CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z             CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                      CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                      CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    c_reg[63]/CK                            DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[63]/Q                             DFF_X1    Rise  0.2720 0.1060 0.0100 0.274337 2.12585  2.40019           1       100      F             | 
|    ADD/i_add1[63]                                    Rise  0.2720 0.0000                                                                           | 
|    ADD/genblk1_63_full_adder_inst/i_bit1             Rise  0.2720 0.0000                                                                           | 
|    ADD/genblk1_63_full_adder_inst/i_0_5/A  XNOR2_X1  Rise  0.2720 0.0000 0.0100          2.23275                                                   | 
|    ADD/genblk1_63_full_adder_inst/i_0_5/ZN XNOR2_X1  Fall  0.2900 0.0180 0.0110 0.517421 3.05164  3.56906           2       100                    | 
|    ADD/genblk1_63_full_adder_inst/i_0_4/A2 NAND2_X1  Fall  0.2900 0.0000 0.0110          1.50228                                                   | 
|    ADD/genblk1_63_full_adder_inst/i_0_4/ZN NAND2_X1  Rise  0.3080 0.0180 0.0090 0.425287 1.50228  1.92757           1       100                    | 
|    ADD/genblk1_63_full_adder_inst/i_0_0/A2 NAND2_X1  Rise  0.3080 0.0000 0.0090          1.6642                                                    | 
|    ADD/genblk1_63_full_adder_inst/i_0_0/ZN NAND2_X1  Fall  0.3240 0.0160 0.0080 0.765857 1.95646  2.72232           2       100                    | 
|    ADD/genblk1_63_full_adder_inst/o_sum              Fall  0.3240 0.0000                                                                           | 
|    ADD/o_result[63]                                  Fall  0.3240 0.0000                                                                           | 
|    i_0_0_64/A2                             AND2_X1   Fall  0.3240 0.0000 0.0080          0.894119                                                  | 
|    i_0_0_64/ZN                             AND2_X1   Fall  0.3530 0.0290 0.0060 0.243413 1.06234  1.30575           1       100                    | 
|    c_reg[63]/D                             DFF_X1    Fall  0.3530 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[63]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to c_reg[52]/D 
  
 Path Start Point : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[52]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[52]/Q                            DFF_X1    Fall  0.2720 0.1060 0.0110 1.46481  5.24735  6.71217           3       100      F             | 
|    ADD/i_add1[52]                                   Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_52_full_adder_inst/i_bit1            Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_52_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2720 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_52_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3030 0.0310 0.0220 0.326856 2.18123  2.50809           1       100                    | 
|    ADD/genblk1_52_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3030 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_52_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3230 0.0200 0.0090 0.871165 1.95646  2.82763           2       100                    | 
|    ADD/genblk1_52_full_adder_inst/o_sum             Fall  0.3230 0.0000                                                                           | 
|    ADD/o_result[52]                                 Fall  0.3230 0.0000                                                                           | 
|    i_0_0_53/A2                            AND2_X1   Fall  0.3230 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_53/ZN                            AND2_X1   Fall  0.3530 0.0300 0.0060 0.34866  1.06234  1.411             1       100                    | 
|    c_reg[52]/D                            DFF_X1    Fall  0.3530 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[52]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[52]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[60]/CK                           DFF_X1    Rise  0.1670 0.0040 0.0880          0.949653                                    F             | 
|    c_reg[60]/Q                            DFF_X1    Fall  0.2730 0.1060 0.0110 1.133    5.14948  6.28248           3       100      F             | 
|    ADD/i_add1[60]                                   Fall  0.2730 0.0000                                                                           | 
|    ADD/genblk1_60_full_adder_inst/i_bit1            Fall  0.2730 0.0000                                                                           | 
|    ADD/genblk1_60_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2730 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_60_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3040 0.0310 0.0230 0.351464 2.18123  2.5327            1       100                    | 
|    ADD/genblk1_60_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3040 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_60_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3240 0.0200 0.0100 0.790913 1.95646  2.74737           2       100                    | 
|    ADD/genblk1_60_full_adder_inst/o_sum             Fall  0.3240 0.0000                                                                           | 
|    ADD/o_result[60]                                 Fall  0.3240 0.0000                                                                           | 
|    i_0_0_61/A2                            AND2_X1   Fall  0.3240 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_61/ZN                            AND2_X1   Fall  0.3540 0.0300 0.0060 0.170978 1.06234  1.23332           1       100                    | 
|    c_reg[60]/D                            DFF_X1    Fall  0.3540 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[60]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0110 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.3540        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to c_reg[40]/D 
  
 Path Start Point : sum_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    sum_reg[39]/CK                         DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    sum_reg[39]/Q                          DFF_X1    Rise  0.2650 0.1120 0.0170 1.14638  4.65147  5.79785           3       100      F             | 
|    ADD/i_add2[39]                                   Rise  0.2650 0.0000                                                                           | 
|    ADD/i_0_155/A1                         NOR2_X1   Rise  0.2650 0.0000 0.0170          1.71447                                                   | 
|    ADD/i_0_155/ZN                         NOR2_X1   Fall  0.2790 0.0140 0.0080 0.731918 2.94843  3.68035           2       100                    | 
|    ADD/i_0_352/A1                         NOR2_X1   Fall  0.2790 0.0000 0.0080          1.41309                                                   | 
|    ADD/i_0_352/ZN                         NOR2_X1   Rise  0.3060 0.0270 0.0200 0.240587 2.36355  2.60414           1       100                    | 
|    ADD/genblk1_40_full_adder_inst/i_carry           Rise  0.3060 0.0000                                                                           | 
|    ADD/genblk1_40_full_adder_inst/i_0_1/B XOR2_X1   Rise  0.3060 0.0000 0.0200          2.36355                                                   | 
|    ADD/genblk1_40_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3270 0.0210 0.0110 1.31891  1.95646  3.27537           2       100                    | 
|    ADD/genblk1_40_full_adder_inst/o_sum             Fall  0.3270 0.0000                                                                           | 
|    ADD/o_result[40]                                 Fall  0.3270 0.0000                                                                           | 
|    i_0_0_41/A2                            AND2_X1   Fall  0.3270 0.0000 0.0110          0.894119                                                  | 
|    i_0_0_41/ZN                            AND2_X1   Fall  0.3590 0.0320 0.0060 0.558009 1.06234  1.62035           1       100                    | 
|    c_reg[40]/D                            DFF_X1    Fall  0.3590 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[40]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[40]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to c_reg[36]/D 
  
 Path Start Point : c_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[36]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[36]/Q                            DFF_X1    Fall  0.2620 0.1070 0.0120 1.29554  6.85086  8.1464            4       100      F             | 
|    ADD/i_add1[36]                                   Fall  0.2620 0.0000                                                                           | 
|    ADD/genblk1_36_full_adder_inst/i_bit1            Fall  0.2620 0.0000                                                                           | 
|    ADD/genblk1_36_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2620 0.0000 0.0120          2.18123                                                   | 
|    ADD/genblk1_36_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2930 0.0310 0.0220 0.191414 2.18123  2.37265           1       100                    | 
|    ADD/genblk1_36_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2930 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_36_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3130 0.0200 0.0090 0.658669 1.95646  2.61513           2       100                    | 
|    ADD/genblk1_36_full_adder_inst/o_sum             Fall  0.3130 0.0000                                                                           | 
|    ADD/o_result[36]                                 Fall  0.3130 0.0000                                                                           | 
|    i_0_0_37/A2                            AND2_X1   Fall  0.3130 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_37/ZN                            AND2_X1   Fall  0.3430 0.0300 0.0060 0.242078 1.06234  1.30442           1       100                    | 
|    c_reg[36]/D                            DFF_X1    Fall  0.3430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[36]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[36]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0110 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[38]/D 
  
 Path Start Point : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[38]/CK                           DFF_X1    Rise  0.1550 0.0040 0.0770          0.949653                                    F             | 
|    c_reg[38]/Q                            DFF_X1    Fall  0.2620 0.1070 0.0120 1.56204  5.98888  7.55092           4       100      F             | 
|    ADD/i_add1[38]                                   Fall  0.2620 0.0000                                                                           | 
|    ADD/genblk1_38_full_adder_inst/i_bit1            Fall  0.2620 0.0000                                                                           | 
|    ADD/genblk1_38_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2620 0.0000 0.0120          2.18123                                                   | 
|    ADD/genblk1_38_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2930 0.0310 0.0220 0.224387 2.18123  2.40562           1       100                    | 
|    ADD/genblk1_38_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2930 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_38_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3130 0.0200 0.0090 0.771389 1.95646  2.72785           2       100                    | 
|    ADD/genblk1_38_full_adder_inst/o_sum             Fall  0.3130 0.0000                                                                           | 
|    ADD/o_result[38]                                 Fall  0.3130 0.0000                                                                           | 
|    i_0_0_39/A2                            AND2_X1   Fall  0.3130 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_39/ZN                            AND2_X1   Fall  0.3430 0.0300 0.0060 0.237979 1.06234  1.30032           1       100                    | 
|    c_reg[38]/D                            DFF_X1    Fall  0.3430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[38]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[38]/CK                DFF_X1    Rise  0.1620 0.0040 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1620 0.1620 | 
| library hold check                       |  0.0110 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[49]/D 
  
 Path Start Point : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[49]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[49]/Q                            DFF_X1    Fall  0.2720 0.1060 0.0110 1.14529  5.24735  6.39265           3       100      F             | 
|    ADD/i_add1[49]                                   Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_49_full_adder_inst/i_bit1            Fall  0.2720 0.0000                                                                           | 
|    ADD/genblk1_49_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2720 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_49_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3030 0.0310 0.0220 0.258989 2.18123  2.44022           1       100                    | 
|    ADD/genblk1_49_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3030 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_49_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3230 0.0200 0.0110 0.707729 1.95646  2.66419           2       100                    | 
|    ADD/genblk1_49_full_adder_inst/o_sum             Fall  0.3230 0.0000                                                                           | 
|    ADD/o_result[49]                                 Fall  0.3230 0.0000                                                                           | 
|    i_0_0_50/A2                            AND2_X1   Fall  0.3230 0.0000 0.0110          0.894119                                                  | 
|    i_0_0_50/ZN                            AND2_X1   Fall  0.3540 0.0310 0.0060 0.162396 1.06234  1.22474           1       100                    | 
|    c_reg[49]/D                            DFF_X1    Fall  0.3540 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[49]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[49]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3540        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[58]/D 
  
 Path Start Point : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[58]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[58]/Q                            DFF_X1    Fall  0.2710 0.1050 0.0100 0.555379 5.29444  5.84982           3       100      F             | 
|    ADD/i_add1[58]                                   Fall  0.2710 0.0000                                                                           | 
|    ADD/genblk1_58_full_adder_inst/i_bit1            Fall  0.2710 0.0000                                                                           | 
|    ADD/genblk1_58_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2710 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_58_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3010 0.0300 0.0220 0.256547 2.18123  2.43778           1       100                    | 
|    ADD/genblk1_58_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3010 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_58_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3230 0.0220 0.0100 1.36841  1.95646  3.32487           2       100                    | 
|    ADD/genblk1_58_full_adder_inst/o_sum             Fall  0.3230 0.0000                                                                           | 
|    ADD/o_result[58]                                 Fall  0.3230 0.0000                                                                           | 
|    i_0_0_59/A2                            AND2_X1   Fall  0.3230 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_59/ZN                            AND2_X1   Fall  0.3540 0.0310 0.0060 0.291936 1.06234  1.35428           1       100                    | 
|    c_reg[58]/D                            DFF_X1    Fall  0.3540 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[58]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3540        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[61]/D 
  
 Path Start Point : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470  0.0010 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630  0.1160 0.0880             30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    c_reg[61]/CK                           DFF_X1    Rise  0.1660  0.0030 0.0880                      0.949653                                    F             | 
|    c_reg[61]/Q                            DFF_X1    Fall  0.2700  0.1040 0.0100             0.556365 4.57896  5.13532           3       100      F             | 
|    ADD/i_add1[61]                                   Fall  0.2700  0.0000                                                                                       | 
|    ADD/genblk1_61_full_adder_inst/i_bit1            Fall  0.2700  0.0000                                                                                       | 
|    ADD/genblk1_61_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2700  0.0000 0.0100                      2.18123                                                   | 
|    ADD/genblk1_61_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3010  0.0310 0.0220             0.319686 2.18123  2.50092           1       100                    | 
|    ADD/genblk1_61_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3010  0.0000 0.0220                      2.23214                                                   | 
|    ADD/genblk1_61_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3230  0.0220 0.0120             1.39987  1.95646  3.35633           2       100                    | 
|    ADD/genblk1_61_full_adder_inst/o_sum             Fall  0.3230  0.0000                                                                                       | 
|    ADD/o_result[61]                                 Fall  0.3230  0.0000                                                                                       | 
|    i_0_0_62/A2                            AND2_X1   Fall  0.3220 -0.0010 0.0120    -0.0010           0.894119                                                  | 
|    i_0_0_62/ZN                            AND2_X1   Fall  0.3540  0.0320 0.0060             0.30131  1.06234  1.36365           1       100                    | 
|    c_reg[61]/D                            DFF_X1    Fall  0.3540  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[61]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3540        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[54]/D 
  
 Path Start Point : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[54]/CK                           DFF_X1    Rise  0.1670 0.0040 0.0880          0.949653                                    F             | 
|    c_reg[54]/Q                            DFF_X1    Fall  0.2740 0.1070 0.0110 1.21608  5.91999  7.13607           4       100      F             | 
|    ADD/i_add1[54]                                   Fall  0.2740 0.0000                                                                           | 
|    ADD/genblk1_54_full_adder_inst/i_bit1            Fall  0.2740 0.0000                                                                           | 
|    ADD/genblk1_54_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2740 0.0000 0.0110          2.18123                                                   | 
|    ADD/genblk1_54_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3050 0.0310 0.0220 0.309955 2.18123  2.49119           1       100                    | 
|    ADD/genblk1_54_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3050 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_54_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3250 0.0200 0.0090 0.702557 1.95646  2.65902           2       100                    | 
|    ADD/genblk1_54_full_adder_inst/o_sum             Fall  0.3250 0.0000                                                                           | 
|    ADD/o_result[54]                                 Fall  0.3250 0.0000                                                                           | 
|    i_0_0_55/A2                            AND2_X1   Fall  0.3250 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_55/ZN                            AND2_X1   Fall  0.3550 0.0300 0.0060 0.15997  1.06234  1.22231           1       100                    | 
|    c_reg[54]/D                            DFF_X1    Fall  0.3550 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[54]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[54]/CK                DFF_X1    Rise  0.1750 0.0040 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1750 0.1750 | 
| library hold check                       |  0.0110 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[50]/D 
  
 Path Start Point : sum_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.0000             0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460  0.0460 0.0250             9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470  0.0010 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630  0.1160 0.0880             30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sum_reg[50]/CK                         DFF_X1    Rise  0.1640  0.0010 0.0880                      0.949653                                    F             | 
|    sum_reg[50]/Q                          DFF_X1    Rise  0.2790  0.1150 0.0190             1.82576  5.17946  7.00522           3       100      F             | 
|    ADD/i_add2[50]                                   Rise  0.2790  0.0000                                                                                       | 
|    ADD/genblk1_50_full_adder_inst/i_bit2            Rise  0.2790  0.0000                                                                                       | 
|    ADD/genblk1_50_full_adder_inst/i_0_0/B XOR2_X1   Rise  0.2780 -0.0010 0.0190    -0.0010           2.36355                                                   | 
|    ADD/genblk1_50_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.2970  0.0190 0.0090             0.388463 2.18123  2.56969           1       100                    | 
|    ADD/genblk1_50_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.2970  0.0000 0.0090                      2.18123                                                   | 
|    ADD/genblk1_50_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3290  0.0320 0.0240             0.944734 1.95646  2.9012            2       100                    | 
|    ADD/genblk1_50_full_adder_inst/o_sum             Rise  0.3290  0.0000                                                                                       | 
|    ADD/o_result[50]                                 Rise  0.3290  0.0000                                                                                       | 
|    i_0_0_51/A2                            AND2_X1   Rise  0.3290  0.0000 0.0240                      0.97463                                                   | 
|    i_0_0_51/ZN                            AND2_X1   Rise  0.3630  0.0340 0.0080             0.221729 1.06234  1.28407           1       100                    | 
|    c_reg[50]/D                            DFF_X1    Rise  0.3630  0.0000 0.0080                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[50]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[50]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.3630        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to c_reg[33]/D 
  
 Path Start Point : c_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z                     CLKBUF_X2 Rise  0.1510 0.1040 0.0770 26.0603  36.8269  62.8872           43      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[33]/CK                           DFF_X1    Rise  0.1530 0.0020 0.0770          0.949653                                    F             | 
|    c_reg[33]/Q                            DFF_X1    Fall  0.2570 0.1040 0.0100 0.698728 5.24735  5.94608           3       100      F             | 
|    ADD/i_add1[33]                                   Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_33_full_adder_inst/i_bit1            Fall  0.2570 0.0000                                                                           | 
|    ADD/genblk1_33_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2570 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_33_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.2890 0.0320 0.0230 0.459015 2.18123  2.64025           1       100                    | 
|    ADD/genblk1_33_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.2890 0.0000 0.0230          2.23214                                                   | 
|    ADD/genblk1_33_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3090 0.0200 0.0100 0.780012 1.95646  2.73647           2       100                    | 
|    ADD/genblk1_33_full_adder_inst/o_sum             Fall  0.3090 0.0000                                                                           | 
|    ADD/o_result[33]                                 Fall  0.3090 0.0000                                                                           | 
|    i_0_0_34/A2                            AND2_X1   Fall  0.3090 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_34/ZN                            AND2_X1   Fall  0.3420 0.0330 0.0070 1.20692  1.06234  2.26926           1       100                    | 
|    c_reg[33]/D                            DFF_X1    Fall  0.3420 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[33]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    c_reg[33]/CK                DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0110 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.3420        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1780        | 
-------------------------------------------------------------


 Timing Path to sum_reg[36]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_452/A2                OAI22_X1      Fall  0.2660 0.0070 0.0270          1.56451                                                   | 
|    i_0_0_452/ZN                OAI22_X1      Rise  0.3160 0.0500 0.0290 0.951244 3.00768  3.95892           2       100                    | 
|    i_0_0_453/A1                AOI22_X1      Rise  0.3160 0.0000 0.0290          1.68751                                                   | 
|    i_0_0_453/ZN                AOI22_X1      Fall  0.3390 0.0230 0.0140 0.55828  2.91615  3.47443           2       100                    | 
|    i_0_0_454/A1                OAI22_X1      Fall  0.3390 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_454/ZN                OAI22_X1      Rise  0.3650 0.0260 0.0160 0.24462  1.06234  1.30696           1       100                    | 
|    sum_reg[36]/D               DFF_X1        Rise  0.3650 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[36]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    sum_reg[36]/CK              DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0290 0.1890 | 
| data required time                       |  0.1890        | 
|                                          |                | 
| data arrival time                        |  0.3650        | 
| data required time                       | -0.1890        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1780        | 
-------------------------------------------------------------


 Timing Path to sum_reg[31]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_420/A2                OAI22_X1      Fall  0.2670 0.0080 0.0280          1.56451                                                   | 
|    i_0_0_420/ZN                OAI22_X1      Rise  0.3160 0.0490 0.0280 0.74159  3.05681  3.7984            2       100                    | 
|    i_0_0_421/A1                AOI22_X1      Rise  0.3160 0.0000 0.0280          1.68751                                                   | 
|    i_0_0_421/ZN                AOI22_X1      Fall  0.3390 0.0230 0.0140 0.664898 2.86645  3.53135           2       100                    | 
|    i_0_0_422/A1                OAI22_X1      Fall  0.3390 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_422/ZN                OAI22_X1      Rise  0.3660 0.0270 0.0170 0.3256   1.06234  1.38794           1       100                    | 
|    sum_reg[31]/D               DFF_X1        Rise  0.3660 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    sum_reg[31]/CK              DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0300 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.3660        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1780        | 
-------------------------------------------------------------


 Timing Path to c_reg[51]/D 
  
 Path Start Point : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[51]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[51]/Q                            DFF_X1    Fall  0.2740 0.1080 0.0120 1.15929  6.80074  7.96003           4       100      F             | 
|    ADD/i_add1[51]                                   Fall  0.2740 0.0000                                                                           | 
|    ADD/genblk1_51_full_adder_inst/i_bit1            Fall  0.2740 0.0000                                                                           | 
|    ADD/genblk1_51_full_adder_inst/i_0_0/A XOR2_X1   Fall  0.2740 0.0000 0.0120          2.18123                                                   | 
|    ADD/genblk1_51_full_adder_inst/i_0_0/Z XOR2_X1   Rise  0.3050 0.0310 0.0220 0.235524 2.18123  2.41676           1       100                    | 
|    ADD/genblk1_51_full_adder_inst/i_0_1/A XOR2_X1   Rise  0.3050 0.0000 0.0220          2.23214                                                   | 
|    ADD/genblk1_51_full_adder_inst/i_0_1/Z XOR2_X1   Fall  0.3260 0.0210 0.0100 0.985452 1.95646  2.94191           2       100                    | 
|    ADD/genblk1_51_full_adder_inst/o_sum             Fall  0.3260 0.0000                                                                           | 
|    ADD/o_result[51]                                 Fall  0.3260 0.0000                                                                           | 
|    i_0_0_52/A2                            AND2_X1   Fall  0.3260 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_52/ZN                            AND2_X1   Fall  0.3560 0.0300 0.0060 0.168375 1.06234  1.23072           1       100                    | 
|    c_reg[51]/D                            DFF_X1    Fall  0.3560 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[51]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[51]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.3560        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1790        | 
-------------------------------------------------------------


 Timing Path to c_reg[47]/D 
  
 Path Start Point : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A            CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z            CLKBUF_X3 Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A                     CLKBUF_X2 Rise  0.0470 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z                     CLKBUF_X2 Rise  0.1630 0.1160 0.0880 30.0871  42.822   72.9091           50      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    c_reg[47]/CK                           DFF_X1    Rise  0.1660 0.0030 0.0880          0.949653                                    F             | 
|    c_reg[47]/Q                            DFF_X1    Rise  0.2810 0.1150 0.0190 0.953706 6.13043  7.08414           4       100      F             | 
|    ADD/i_add1[47]                                   Rise  0.2810 0.0000                                                                           | 
|    ADD/genblk1_47_full_adder_inst/i_bit1            Rise  0.2810 0.0000                                                                           | 
|    ADD/genblk1_47_full_adder_inst/i_0_0/A XOR2_X1   Rise  0.2810 0.0000 0.0190          2.23214                                                   | 
|    ADD/genblk1_47_full_adder_inst/i_0_0/Z XOR2_X1   Fall  0.3010 0.0200 0.0100 0.61742  2.18123  2.79865           1       100                    | 
|    ADD/genblk1_47_full_adder_inst/i_0_1/A XOR2_X1   Fall  0.3010 0.0000 0.0100          2.18123                                                   | 
|    ADD/genblk1_47_full_adder_inst/i_0_1/Z XOR2_X1   Rise  0.3310 0.0300 0.0220 0.438258 1.95646  2.39472           2       100                    | 
|    ADD/genblk1_47_full_adder_inst/o_sum             Rise  0.3310 0.0000                                                                           | 
|    ADD/o_result[47]                                 Rise  0.3310 0.0000                                                                           | 
|    i_0_0_48/A2                            AND2_X1   Rise  0.3310 0.0000 0.0220          0.97463                                                   | 
|    i_0_0_48/ZN                            AND2_X1   Rise  0.3660 0.0350 0.0090 0.686348 1.06234  1.74869           1       100                    | 
|    c_reg[47]/D                            DFF_X1    Rise  0.3660 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[47]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_58/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_58/Z          CLKBUF_X2 Rise  0.1710 0.1220 0.0940 30.0871  47.4827  77.5698           50      100      F    K        | 
|    c_reg[47]/CK                DFF_X1    Rise  0.1740 0.0030 0.0940          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0210 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.3660        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1790        | 
-------------------------------------------------------------


 Timing Path to sum_reg[19]/D 
  
 Path Start Point : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.713528 1.24879  1.96232           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.19503  18.2863  27.4813           6       100      F    K        | 
|    clk_gate_i_reg/CK           CLKGATETST_X1 Rise  0.0470 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK          CLKGATETST_X1 Rise  0.1120 0.0650 0.0380 6.6512   8.5644   15.2156           10      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    shift_reg[2]/CK             DFF_X1        Rise  0.1120 0.0000 0.0380          0.949653                                    F             | 
|    shift_reg[2]/Q              DFF_X1        Fall  0.2070 0.0950 0.0080 0.458097 3.0037   3.4618            1       100      F             | 
|    drc_ipo_c33/A               BUF_X4        Fall  0.2070 0.0000 0.0080          3.0037                                                    | 
|    drc_ipo_c33/Z               BUF_X4        Fall  0.2590 0.0520 0.0260 14.3008  76.3158  90.6166           47      100                    | 
|    i_0_0_311/A2                OAI22_X1      Fall  0.2680 0.0090 0.0280          1.56451                                                   | 
|    i_0_0_311/ZN                OAI22_X1      Rise  0.3170 0.0490 0.0280 0.75921  3.05681  3.81602           2       100                    | 
|    i_0_0_312/A1                AOI22_X1      Rise  0.3170 0.0000 0.0280          1.68751                                                   | 
|    i_0_0_312/ZN                AOI22_X1      Fall  0.3400 0.0230 0.0140 0.694649 2.91615  3.6108            2       100                    | 
|    i_0_0_313/A1                OAI22_X1      Fall  0.3400 0.0000 0.0140          1.45808                                                   | 
|    i_0_0_313/ZN                OAI22_X1      Rise  0.3670 0.0270 0.0170 0.464517 1.06234  1.52686           1       100                    | 
|    sum_reg[19]/D               DFF_X1        Rise  0.3670 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.713528 1.42116  2.13469           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c85/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c85/Z CLKBUF_X3 Rise  0.0480 0.0480 0.0270 9.19503  20.2475  29.4426           6       100      F    K        | 
|    CTS_L2_c_tid1_78/A          CLKBUF_X2 Rise  0.0490 0.0010 0.0270          1.40591                                     F             | 
|    CTS_L2_c_tid1_78/Z          CLKBUF_X2 Rise  0.1580 0.1090 0.0810 26.0602  40.8351  66.8953           43      100      F    K        | 
|    sum_reg[19]/CK              DFF_X1    Rise  0.1600 0.0020 0.0810          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0300 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.3670        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1790        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1873M, PVMEM - 2638M)
