arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.28                 	     	0.00           	5408        	1        	0.00          	-1          	-1          	29736      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc1-1194-g64d9b2790	success   	18644      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	4                          	4                                 	87                         	77                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.28                 	     	0.00           	5344        	1        	0.01          	-1          	-1          	29656      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc1-1194-g64d9b2790	success   	18612      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	2                                	4                          	4                                 	114                        	93                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	4.79                 	     	0.27           	47992       	2        	1.47          	-1          	-1          	50904      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc1-1194-g64d9b2790	success   	27108      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	22                   	0.27      	1.10064       	-11.3943            	-1.10064            	8             	58               	10                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.28                     	45                         	12                               	37                         	43                                	1274                       	630                      	1.16775            	-13.0518 	-1.16775 	0        	0        	158426.                     	704.117                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	4.67                 	     	0.25           	48016       	2        	1.44          	-1          	-1          	50872      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc1-1194-g64d9b2790	success   	27236      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.07     	25                   	0.29      	1.079         	-11.7073            	-1.079              	12            	81               	10                                    	9.10809e+06           	8.35357e+06          	194400.                          	864.002                             	0.21                     	78                         	5                                	36                         	51                                	4359                       	1735                     	1.7756             	-16.1044 	-1.7756  	-3.13612 	-0.488149	255657.                     	1136.26                        	0.01                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.34                 	     	0.01           	5832        	1        	0.00          	-1          	-1          	29732      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc1-1194-g64d9b2790	success   	22900      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	4                          	4                                 	87                         	77                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.32                 	     	0.01           	5936        	1        	0.00          	-1          	-1          	29852      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc1-1194-g64d9b2790	success   	22796      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	2             	5                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	2                                	4                          	4                                 	114                        	93                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	10.02                	     	0.12           	15992       	2        	0.12          	-1          	-1          	33496      	-1      	-1         	32     	311   	15          	0       	v8.0.0-rc1-1194-g64d9b2790	success   	57752      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.52     	7976                 	2.61      	4.26612       	-4292.66            	-4.26612            	40            	13542            	15                                    	4.25198e+07           	9.94461e+06          	2.03169e+06                      	2591.44                             	3.95                     	12829                      	18                               	2820                       	3287                              	4811709                    	1472844                  	4.29603            	-4980.64 	-4.29603 	-21.7586 	-0.298787	2.55406e+06                 	3257.73                        	0.93                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	10.30                	     	0.11           	15988       	2        	0.11          	-1          	-1          	33640      	-1      	-1         	32     	311   	15          	0       	v8.0.0-rc1-1194-g64d9b2790	success   	57728      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.55     	8142                 	2.69      	3.96275       	-2917.87            	-3.96275            	40            	13846            	26                                    	4.25198e+07           	9.94461e+06          	2.07480e+06                      	2646.43                             	4.15                     	12969                      	19                               	3084                       	3659                              	4345349                    	1258957                  	4.30407            	-3216.46 	-4.30407 	-770.89  	-1.60451 	2.60581e+06                 	3323.74                        	0.84                	14             	939            
