[dram_structure]
protocol = DDR5
bankgroups = 8
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 16
BL = 16

[timing]
tCK = 0.63
AL = 0
CL = 24
CWL = 22
tRCD = 24
tRP = 24
tRAS = 52
tRFC = 312
tRFC2 = 208
tRFC4 = 184
tREFI = 6240
tRPRE = 1
tWPRE = 2
tRRD_S = 8
tRRD_L = 8
tWTR_S = 4
tWTR_L = 16
tFAW = 32
tWR = 48
tWR2 = 31
tRTP = 12
tCCD_S = 8
tCCD_L = 8
tCKE = 8
tCKESR = 9
tXS = 195
tXP = 8
tRTRS = 2

[power]
VDD = 1.1
IDD0 = 103
IPP0 = 8
IDD2P = 88
IDD2N = 92
IDD3P = 140
IDD3N = 142
IDD4W = 349
IDD4R = 377
IDD5AB = 250
IDD6x = 31

[system]
channel_size = 16384
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1

