Running in Lattice mode


Starting:    C:\HDL\IceStick\IceCube\synpbase\bin64\mbin\synbatch.exe
Install:     C:\HDL\IceStick\IceCube\synpbase
Hostname:    THIAGO-ACER
Date:        Thu Sep 19 19:31:01 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch top_icecube_syn.prj
ProductType: synplify_pro





log file: "C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srr"
Running: top_icecube_Implmnt in foreground

Running top_icecube_syn|top_icecube_Implmnt

Running: compile (Compile) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:01 2024

Running: compile_flow (Compile Process) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:01 2024

Running: compiler (Compile Input) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:01 2024
Copied C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\synwork\top_icecube_comp.srs to C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srs

compiler completed
# Thu Sep 19 19:31:03 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:03 2024

multi_srs_gen completed
# Thu Sep 19 19:31:03 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\synwork\top_icecube_mult.srs to C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srs
Complete: Compile Process on top_icecube_syn|top_icecube_Implmnt

Running: premap (Pre-mapping) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:03 2024

premap completed with warnings
# Thu Sep 19 19:31:03 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on top_icecube_syn|top_icecube_Implmnt

Running: map (Map) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:03 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_icecube_syn|top_icecube_Implmnt
# Thu Sep 19 19:31:03 2024
Copied C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\synwork\top_icecube_m.srm to C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srm

fpga_mapper completed with warnings
# Thu Sep 19 19:31:04 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on top_icecube_syn|top_icecube_Implmnt
Complete: Logic Synthesis on top_icecube_syn|top_icecube_Implmnt

exit status=0

exit status=0

