Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cb8c6b67e0304eccb7824c24ce347bcf --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_10 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/new/top_cpu.v" Line 3. Module top_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/top_core_i2c.v" Line 1. Module top_core_i2c doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/apb_interface.v" Line 1. Module apb_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/fifo_generator.v" Line 1. Module fifo_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/fifo_generator.v" Line 1. Module fifo_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/i2c_master.v" Line 2. Module i2c_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/div_clk.v" Line 2. Module div_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sim_1/new/i2c_slave_model.v" Line 70. Module i2c_slave_model doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mdm_v3_2_10.mdm_funcs
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling architecture rtl of entity axi_apb_bridge_v3_0_11.psel_decoder [\psel_decoder(c_family="kintex7"...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_11.multiplexor [\multiplexor(c_apb_num_slaves=1)...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_11.axilite_sif [\axilite_sif(c_family="kintex7")...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_11.apb_mif [\apb_mif(c_apb_num_slaves=1)(1,4...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_11.axi_apb_bridge [\axi_apb_bridge(c_family="kintex...]
Compiling architecture design_1_axi_apb_bridge_0_0_arch of entity xil_defaultlib.design_1_axi_apb_bridge_0_0 [design_1_axi_apb_bridge_0_0_defa...]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="kintex7")...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="kintex7")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="kintex7...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="kintex7"...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_10.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_10.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_10.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_10.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_10.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_10.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_10.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_10.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_10.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_10.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_10.MDM [\MDM(c_family="kintex7",c_interc...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=kintex7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=kintex7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=kintex7,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=kintex7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=kintex7...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=kintex7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=kintex7,c_l...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=kintex7,c_allo...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.apb_interface
Compiling module xil_defaultlib.fifo_generator
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.top_core_i2c
Compiling module xil_defaultlib.design_1_top_core_i2c_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.i2c_slave_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
