{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660655159006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660655159021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 16 16:05:58 2022 " "Processing started: Tue Aug 16 16:05:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660655159021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655159021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655159021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660655159282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660655159283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reciever-one " "Found design unit 1: Reciever-one" {  } { { "Reciever.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reciever " "Found entity 1: Reciever" {  } { { "Reciever.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recieve_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recieve_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Recieve_Enable-one " "Found design unit 1: Recieve_Enable-one" {  } { { "Recieve_Enable.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Recieve_Enable.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Recieve_Enable " "Found entity 1: Recieve_Enable" {  } { { "Recieve_Enable.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Recieve_Enable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmitter-one " "Found design unit 1: Transmitter-one" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncrecieveclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syncrecieveclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncRecieveClk-one " "Found design unit 1: SyncRecieveClk-one" {  } { { "SyncRecieveClk.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/SyncRecieveClk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncRecieveClk " "Found entity 1: SyncRecieveClk" {  } { { "SyncRecieveClk.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/SyncRecieveClk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_reciever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_Reciever-one " "Found design unit 1: sync_Reciever-one" {  } { { "sync_Reciever.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/sync_Reciever.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_Reciever " "Found entity 1: sync_Reciever" {  } { { "sync_Reciever.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/sync_Reciever.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register-one " "Found design unit 1: Shift_Register-one" {  } { { "Shift_Register.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Shift_Register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Shift_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Checker-one " "Found design unit 1: Parity_Checker-one" {  } { { "Parity_Checker.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Parity_Checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Checker " "Found entity 1: Parity_Checker" {  } { { "Parity_Checker.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Parity_Checker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-one " "Found design unit 1: Generator-one" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Gen-one " "Found design unit 1: Parity_Gen-one" {  } { { "Parity_Gen.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Parity_Gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Gen " "Found entity 1: Parity_Gen" {  } { { "Parity_Gen.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Parity_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-one " "Found design unit 1: UART-one" {  } { { "UART.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/UART.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660655166858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655166858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660655166873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:U1 " "Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:U1\"" {  } { { "UART.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/UART.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txe Transmitter.vhd(8) " "VHDL Signal Declaration warning at Transmitter.vhd(8): used implicit default value for signal \"txe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(49) " "VHDL Process Statement warning at Transmitter.vhd(49): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(50) " "VHDL Process Statement warning at Transmitter.vhd(50): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(51) " "VHDL Process Statement warning at Transmitter.vhd(51): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(52) " "VHDL Process Statement warning at Transmitter.vhd(52): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(53) " "VHDL Process Statement warning at Transmitter.vhd(53): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(54) " "VHDL Process Statement warning at Transmitter.vhd(54): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(55) " "VHDL Process Statement warning at Transmitter.vhd(55): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Transmitter.vhd(56) " "VHDL Process Statement warning at Transmitter.vhd(56): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Parity Transmitter.vhd(57) " "VHDL Process Statement warning at Transmitter.vhd(57): signal \"Parity\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator Transmitter:U1\|Generator:U1 " "Elaborating entity \"Generator\" for hierarchy \"Transmitter:U1\|Generator:U1\"" {  } { { "Transmitter.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity_Gen Transmitter:U1\|Parity_Gen:U2 " "Elaborating entity \"Parity_Gen\" for hierarchy \"Transmitter:U1\|Parity_Gen:U2\"" {  } { { "Transmitter.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Transmitter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reciever Reciever:U2 " "Elaborating entity \"Reciever\" for hierarchy \"Reciever:U2\"" {  } { { "UART.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/UART.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fe Reciever.vhd(8) " "VHDL Signal Declaration warning at Reciever.vhd(8): used implicit default value for signal \"fe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reciever.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Reciever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_Reciever Reciever:U2\|sync_Reciever:U1 " "Elaborating entity \"sync_Reciever\" for hierarchy \"Reciever:U2\|sync_Reciever:U1\"" {  } { { "Reciever.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncRecieveClk Reciever:U2\|sync_Reciever:U1\|SyncRecieveClk:U1 " "Elaborating entity \"SyncRecieveClk\" for hierarchy \"Reciever:U2\|sync_Reciever:U1\|SyncRecieveClk:U1\"" {  } { { "sync_Reciever.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/sync_Reciever.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Recieve_Enable Reciever:U2\|sync_Reciever:U1\|Recieve_Enable:U2 " "Elaborating entity \"Recieve_Enable\" for hierarchy \"Reciever:U2\|sync_Reciever:U1\|Recieve_Enable:U2\"" {  } { { "sync_Reciever.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/sync_Reciever.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sflag Recieve_Enable.vhd(26) " "VHDL Process Statement warning at Recieve_Enable.vhd(26): signal \"sflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Recieve_Enable.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Recieve_Enable.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Recieve_Enable"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Recieve_Enable.vhd(28) " "VHDL Process Statement warning at Recieve_Enable.vhd(28): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Recieve_Enable.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Recieve_Enable.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Recieve_Enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Reciever:U2\|Shift_Register:U2 " "Elaborating entity \"Shift_Register\" for hierarchy \"Reciever:U2\|Shift_Register:U2\"" {  } { { "Reciever.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity_Checker Reciever:U2\|Parity_Checker:U3 " "Elaborating entity \"Parity_Checker\" for hierarchy \"Reciever:U2\|Parity_Checker:U3\"" {  } { { "Reciever.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Reciever.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Parity_Checker.vhd(15) " "VHDL Process Statement warning at Parity_Checker.vhd(15): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parity_Checker.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex6 - UART (Async Serial Communication)/Synthesis - Quartus/Parity_Checker.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660655166889 "|Parity_Checker"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660655167217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660655167518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660655167518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660655167554 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660655167554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660655167554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660655167554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660655167566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 16 16:06:07 2022 " "Processing ended: Tue Aug 16 16:06:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660655167566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660655167566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660655167566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660655167566 ""}
