{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729223105692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729223105693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:45:05 2024 " "Processing started: Fri Oct 18 11:45:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729223105693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223105693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DAC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DAC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223105693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729223106153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729223106153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729223115513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223115513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c.v(4) " "Verilog HDL Declaration information at i2c.v(4): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729223115515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c.v(7) " "Verilog HDL Declaration information at i2c.v(7): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729223115515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729223115515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223115515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_req WR_REQ dac.v(4) " "Verilog HDL Declaration information at dac.v(4): object \"wr_req\" differs only in case from object \"WR_REQ\" in the same scope" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729223115517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_req RD_REQ dac.v(5) " "Verilog HDL Declaration information at dac.v(5): object \"rd_req\" differs only in case from object \"RD_REQ\" in the same scope" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729223115517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done dac.v(34) " "Verilog HDL Declaration information at dac.v(34): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729223115517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.v 1 1 " "Found 1 design units, including 1 entities, in source file dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729223115517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223115517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729223115559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac_inst " "Elaborating entity \"dac\" for hierarchy \"dac:dac_inst\"" {  } { { "top.v" "dac_inst" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729223115560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "device_id_r dac.v(39) " "Verilog HDL or VHDL warning at dac.v(39): object \"device_id_r\" assigned a value but never read" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729223115561 "|top|dac:dac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_mdata_r dac.v(50) " "Verilog HDL or VHDL warning at dac.v(50): object \"dac_mdata_r\" assigned a value but never read" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729223115562 "|top|dac:dac_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_ldata_r dac.v(51) " "Verilog HDL or VHDL warning at dac.v(51): object \"dac_ldata_r\" assigned a value but never read" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729223115562 "|top|dac:dac_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dac.v(243) " "Verilog HDL Case Statement information at dac.v(243): all case item expressions in this case statement are onehot" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729223115565 "|top|dac:dac_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready dac.v(17) " "Output port \"ready\" at dac.v(17) has no driver" {  } { { "dac.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729223115567 "|top|dac:dac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c dac:dac_inst\|i2c:inst_i2c " "Elaborating entity \"i2c\" for hierarchy \"dac:dac_inst\|i2c:inst_i2c\"" {  } { { "dac.v" "inst_i2c" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/dac.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729223115584 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(261) " "Verilog HDL Case Statement information at i2c.v(261): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729223115588 "|top|dac:dac_inst|i2c:inst_i2c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(306) " "Verilog HDL Case Statement information at i2c.v(306): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729223115588 "|top|dac:dac_inst|i2c:inst_i2c"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729223116091 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 11 -1 0 } } { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/i2c.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729223116098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729223116099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729223116252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/output_files/top.map.smsg " "Generated suppressed messages file E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX19_DAC/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223116738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729223116860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729223116860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729223116933 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729223116933 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729223116933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729223116933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729223116933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729223117007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:45:17 2024 " "Processing ended: Fri Oct 18 11:45:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729223117007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729223117007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729223117007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729223117007 ""}
