Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,1611
design__instance__area,21462.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004601468099281192
power__switching__total,0.00009938636503648013
power__leakage__total,6.78016476740595E-7
power__total,0.0005602111923508346
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2668016993962274
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26758138129289694
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11037887583032195
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.659654349815075
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110379
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28507905176736964
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2858227901926004
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6068674623487279
timing__setup__ws__corner:nom_slow_1p08V_125C,-6.407063505535961
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-58.92918320112612
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-6.407063505535961
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606867
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,18
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27380157249773207
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2745620752911088
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3001814992651989
timing__setup__ws__corner:nom_typ_1p20V_25C,1.833967696283828
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300182
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2668016993962274
clock__skew__worst_setup,0.26758138129289694
timing__hold__ws,0.11037887583032195
timing__setup__ws,-6.407063505535961
timing__hold__tns,0.0
timing__setup__tns,-58.92918320112612
timing__hold__wns,0
timing__setup__wns,-6.407063505535961
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110379
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1611
design__instance__area__stdcell,21462.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.741584
design__instance__utilization__stdcell,0.741584
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,94
design__instance__area__class:inverter,538.877
design__instance__count__class:sequential_cell,145
design__instance__area__class:sequential_cell,6840.29
design__instance__count__class:multi_input_combinational_cell,987
design__instance__area__class:multi_input_combinational_cell,8937.73
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,321
design__instance__area__class:timing_repair_buffer,4619.46
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,35438.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,21
design__instance__count__hold_buffer,216
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1760
route__net__special,2
route__drc_errors__iter:0,977
route__wirelength__iter:0,39636
route__drc_errors__iter:1,575
route__wirelength__iter:1,39409
route__drc_errors__iter:2,544
route__wirelength__iter:2,39150
route__drc_errors__iter:3,73
route__wirelength__iter:3,38782
route__drc_errors__iter:4,17
route__wirelength__iter:4,38751
route__drc_errors__iter:5,0
route__wirelength__iter:5,38751
route__drc_errors,0
route__wirelength,38751
route__vias,10273
route__vias__singlecut,10273
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,397.69
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,169
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,169
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,169
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,169
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000129126
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000136125
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000596003
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000136125
design_powergrid__voltage__worst,0.0000136125
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000136125
design_powergrid__drop__worst__net:VPWR,0.0000129126
design_powergrid__voltage__worst__net:VGND,0.0000136125
design_powergrid__drop__worst__net:VGND,0.0000136125
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006690000000000000321951666715225570669645094312727451324462890625
ir__drop__worst,0.000012900000000000000157404471401445533729201997630298137664794921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
