Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 18 22:22:36 2022
| Host         : Helios running 64-bit major release  (build 9200)
| Command      : report_methodology -file cb4cled_design_wrapper_methodology_drc_routed.rpt -pb cb4cled_design_wrapper_methodology_drc_routed.pb -rpx cb4cled_design_wrapper_methodology_drc_routed.rpx
| Design       : cb4cled_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 6          |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/CB4CLED_i/CS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/CB4CLED_i/CS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/CB4CLED_i/CS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/CB4CLED_i/CS_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/cePulse_i/CS_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin cb4cled_design_i/CB4CLED_Top_0/U0/loadPulse_i/CS_reg/C is not reached by a timing clock
Related violations: <none>


