// Seed: 101534129
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6
);
  wire id_8 = id_8;
  module_2(
      id_6, id_6
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output wor id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_0, id_6, id_4, id_5
  );
  wire id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1
);
  wor id_3 = 1;
endmodule
