{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455126223661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455126223664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 18:43:43 2016 " "Processing started: Wed Feb 10 18:43:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455126223664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126223664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126223664 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1455126223770 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1455126223770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1455126223891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1455126231382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1455126231385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1455126231387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1455126231391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231392 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231392 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 3 3 " "Found 3 design units, including 3 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231394 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231394 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1455126231453 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455126231458 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231508 ""}  } { { "MTL_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126231508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mtl_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/mtl_pll_altpll.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mtl_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231559 ""}  } { { "RAM_PLL.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126231559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/ram_pll_altpll.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/ram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231608 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231608 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231609 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231609 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231609 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231610 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455126231610 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455126231610 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455126231611 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126231611 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126231834 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126231834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126231994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126231994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126231995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe14" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe19" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126232529 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126232529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe17" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126232742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126232742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller mtl_controller:mtl_controller_inst " "Elaborating entity \"mtl_controller\" for hierarchy \"mtl_controller:mtl_controller_inst\"" {  } { { "DE0_NANO.sv" "mtl_controller_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller.sv(154) " "Verilog HDL assignment warning at mtl_controller.sv(154): truncated value with size 32 to match size of target (19)" {  } { { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126232973 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loading_ROM mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst " "Elaborating entity \"Loading_ROM\" for hierarchy \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\"" {  } { { "mtl_controller.sv" "Loading_ROM_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126232979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Loading_ROM.v" "altsyncram_component" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Loading_ROM.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 384000 " "Parameter \"numwords_a\" = \"384000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126233002 ""}  } { { "Loading_ROM.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/Loading_ROM.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126233002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fa1 " "Found entity 1: altsyncram_9fa1" {  } { { "db/altsyncram_9fa1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126233040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126233040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fa1 mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated " "Elaborating entity \"altsyncram_9fa1\" for hierarchy \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126233075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126233075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\|decode_hua:rden_decode " "Elaborating entity \"decode_hua\" for hierarchy \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\|decode_hua:rden_decode\"" {  } { { "db/altsyncram_9fa1.tdf" "rden_decode" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126233111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126233111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"mtl_controller:mtl_controller_inst\|Loading_ROM:Loading_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_9fa1.tdf" "mux2" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_9fa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE0_NANO.sv" "i2c_touch_config_inst" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1455126233131 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233133 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1455126233134 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126233134 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126233486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1455126233486 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1455126233486 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|Mult0\"" {  } { { "mtl_controller.sv" "Mult0" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126234675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "DE0_NANO.sv" "Mult2" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126234675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.sv" "Mult1" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126234675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.sv" "Mult0" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126234675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1455126234675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126234807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234807 ""}  } { { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126234807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgt " "Found entity 1: mult_tgt" {  } { { "db/mult_tgt.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/mult_tgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126234870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126234870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126234909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126234909 ""}  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126234909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126234960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126234979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126235052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126235052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|altshift:external_latency_ffs lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 450 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235095 ""}  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126235095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455126235187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126235187 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 395 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455126235220 ""}  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455126235220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 318 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126235254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1455126235582 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1455126235619 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1455126235619 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1455126235625 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1455126235625 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1455126235625 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1455126235625 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_touch_config:i2c_touch_config_inst\|scl_pad_i i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"i2c_touch_config:i2c_touch_config_inst\|scl_pad_i\" to the node \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 41 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1455126235630 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1455126235630 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 108 -1 0 } } { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 677 -1 0 } } { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 694 -1 0 } } { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 109 -1 0 } } { "mtl_controller.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 110 -1 0 } } { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 691 -1 0 } } { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 681 -1 0 } } { "i2c_touch_config.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 745 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf" 38 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1455126235637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1455126235638 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~9 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~13 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~17 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~21 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~25 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~29 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~33 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~37 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~41 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~45 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1455126235640 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1455126235640 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126236231 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126236231 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1455126236231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455126236231 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1455126236231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1455126236366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1455126237349 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126237368 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|done " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|i2c_al " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sto " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sto\"" {  } { { "i2c_touch_config.v" "sto" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|rd " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|rd\"" {  } { { "i2c_touch_config.v" "rd" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|wr " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|wr\"" {  } { { "i2c_touch_config.v" "wr" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sta " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sta\"" {  } { { "i2c_touch_config.v" "sta" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|ack " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|ack\"" {  } { { "i2c_touch_config.v" "ack" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[7\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[6\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[5\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[4\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[2\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[1\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[0\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[3\]" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126237374 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1455126237374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg " "Generated suppressed messages file E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126237529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1455126238031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455126238031 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238182 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238182 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238182 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238182 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238182 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238183 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238183 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238183 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238183 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238183 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238184 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238184 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238184 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238184 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238185 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 340 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238185 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "E:/Vinc/Documents/Student/ELEC/ELEC2103-Projet/elec2103_mtl_demo/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455126238297 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1455126238297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2447 " "Implemented 2447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2198 " "Implemented 2198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_RAMS" "95 " "Implemented 95 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1455126238299 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1455126238299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1455126238299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "875 " "Peak virtual memory: 875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455126238357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 18:43:58 2016 " "Processing ended: Wed Feb 10 18:43:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455126238357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455126238357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455126238357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455126238357 ""}
