{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 11:15:31 2019 " "Info: Processing started: Tue Dec 10 11:15:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lpm_ram_10 -c lpm_ram_10 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lpm_ram_10 -c lpm_ram_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lpm_ram_10 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lpm_ram_10" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "Warning: No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 160 624 800 176 "dataout\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xl " "Info: Pin xl not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { xl } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 176 56 224 192 "xl" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[7\] " "Info: Pin datain\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[7] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dl " "Info: Pin dl not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { dl } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 192 56 224 208 "dl" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[6\] " "Info: Pin datain\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[6] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[5\] " "Info: Pin datain\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[5] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[4\] " "Info: Pin datain\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[4] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[3\] " "Info: Pin datain\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[3] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[2\] " "Info: Pin datain\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[2] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[1\] " "Info: Pin datain\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[1] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[0\] " "Info: Pin datain\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { datain[0] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 280 48 216 296 "datain\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { clk } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 144 56 224 160 "clk" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[0\] " "Info: Pin add\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[0] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[1\] " "Info: Pin add\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[1] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[2\] " "Info: Pin add\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[2] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[3\] " "Info: Pin add\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[3] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[4\] " "Info: Pin add\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[4] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[5\] " "Info: Pin add\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[5] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[6\] " "Info: Pin add\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[6] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[7\] " "Info: Pin add\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { add[7] } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 128 56 224 144 "add\[7..0\]" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { clk } } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 144 56 224 160 "clk" "" } } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 18 8 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 18 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.661 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 5.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X32_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gn91.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/db/altsyncram_gn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|q_a\[0\] 2 MEM M4K_X32_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_gn91.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/db/altsyncram_gn91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.181 ns) + CELL(0.272 ns) 2.246 ns inst1\[0\]~16 3 COMB LAB_X33_Y5 2 " "Info: 3: + IC(0.181 ns) + CELL(0.272 ns) = 2.246 ns; Loc. = LAB_X33_Y5; Fanout = 2; COMB Node = 'inst1\[0\]~16'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|q_a[0] inst1[0]~16 } "NODE_NAME" } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 272 232 280 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.357 ns) 3.909 ns inst1\[0\]~24 4 COMB LAB_X37_Y16 1 " "Info: 4: + IC(1.306 ns) + CELL(0.357 ns) = 3.909 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'inst1\[0\]~24'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { inst1[0]~16 inst1[0]~24 } "NODE_NAME" } } { "lpm_ram_10.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.bdf" { { 272 232 280 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.134 ns) 5.661 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|ram_block1a0~porta_datain_reg0 5 MEM M4K_X32_Y5 1 " "Info: 5: + IC(1.618 ns) + CELL(0.134 ns) = 5.661 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_gn91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { inst1[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_gn91.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/db/altsyncram_gn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns ( 45.15 % ) " "Info: Total cell delay = 2.556 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.105 ns ( 54.85 % ) " "Info: Total interconnect delay = 3.105 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|q_a[0] inst1[0]~16 inst1[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.fit.smsg " "Info: Generated suppressed messages file C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/lpm_ram_10/lpm_ram_10.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 11:15:34 2019 " "Info: Processing ended: Tue Dec 10 11:15:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
