\hypertarget{struct_u_a_r_t___handle_type_def}{}\doxysection{UART\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_u_a_r_t___handle_type_def}\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}}


UART handle Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+uart.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}{Instance}}
\item 
\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}{Init}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}{p\+Tx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}{Tx\+Xfer\+Size}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a036cb7c739dc322aaa92d17c21da3a98}{Tx\+Xfer\+Count}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}{p\+Rx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}{Rx\+Xfer\+Size}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a6aa23da867471025c16cb4819b6a7a8a}{Rx\+Xfer\+Count}}
\item 
\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_a40328357c2a3c4dc93e4050492e8f365}{State}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}{HAL\+\_\+\+UART\+\_\+\+Error\+Type\+Def}} \mbox{\hyperlink{struct_u_a_r_t___handle_type_def_afa18f9b786e9f73ba95b7f5db241b126}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART handle Structure definition ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00125}{125}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_afa18f9b786e9f73ba95b7f5db241b126}\label{struct_u_a_r_t___handle_type_def_afa18f9b786e9f73ba95b7f5db241b126}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t_ga9c84f51c2a1319577e9262a9554a43f4}{HAL\+\_\+\+UART\+\_\+\+Error\+Type\+Def}} Error\+Code}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}\label{struct_u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmarx}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\label{struct_u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmatx}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}\label{struct_u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} Init}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}\label{struct_u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}$\ast$ Instance}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00127}{127}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}\label{struct_u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pRxBuffPtr}{pRxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}\label{struct_u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pTxBuffPtr}{pTxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a6aa23da867471025c16cb4819b6a7a8a}\label{struct_u_a_r_t___handle_type_def_a6aa23da867471025c16cb4819b6a7a8a}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferCount}{RxXferCount}}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Count}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}\label{struct_u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferSize}{RxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a40328357c2a3c4dc93e4050492e8f365}\label{struct_u_a_r_t___handle_type_def_a40328357c2a3c4dc93e4050492e8f365}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!State@{State}}
\index{State@{State}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} State}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a036cb7c739dc322aaa92d17c21da3a98}\label{struct_u_a_r_t___handle_type_def_a036cb7c739dc322aaa92d17c21da3a98}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferCount}{TxXferCount}}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Count}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{struct_u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}\label{struct_u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}} 
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferSize}{TxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__uart_8h}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
