$date
	Wed Nov 13 23:11:09 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module test $end
$var wire 1 ! z $end
$var wire 1 " clock $end
$var reg 1 # chan $end
$var reg 1 $ reset $end
$var reg 1 % w $end
$scope module my_clock $end
$var reg 1 " clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module my_fsm $end
$var wire 1 " Clock $end
$var wire 1 $ Resetn $end
$var wire 1 % w $end
$var reg 2 & Y [2:1] $end
$var reg 2 ' y [2:1] $end
$var reg 1 ! z $end
$upscope $end
$scope begin GTKWAVE_FILE $end
$upscope $end
$scope begin TEST $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
0%
x$
0#
0"
0!
$end
#1
b0 &
b1 '
1"
#2
b1 &
b0 '
0"
0$
#3
1"
#4
0"
1$
#5
b0 &
b1 '
1"
#6
0"
#7
b1 &
b0 '
1"
#8
b0 &
0"
1%
#9
1"
#10
b1 &
0"
0%
#11
b0 &
b1 '
1"
#12
0"
#13
b1 &
b0 '
1"
#14
0"
#15
b0 &
b1 '
1"
#16
0"
#17
b1 &
b0 '
1"
#18
0"
#19
b0 &
b1 '
1"
#20
b11 &
0"
1%
#21
b11 '
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
b10 &
0"
0%
#29
b0 &
b10 '
1"
#30
0"
#31
b1 &
b0 '
1"
#32
0"
#33
b0 &
b1 '
1"
#34
b11 &
0"
1%
#35
b11 '
1"
#36
0"
#37
1"
#38
b10 &
0"
0%
#39
b0 &
b10 '
1"
#40
1!
b1 &
0"
1%
#41
0!
b11 &
b1 '
1"
#42
0"
#43
b11 '
1"
#44
b10 &
0"
0%
#45
b0 &
b10 '
1"
#46
0"
#47
b1 &
b0 '
1"
#48
0"
#49
b0 &
b1 '
1"
#50
b11 &
0"
1%
#51
b11 '
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
b10 &
0"
0%
#57
b0 &
b10 '
1"
#58
1!
b1 &
0"
1%
#59
0!
b11 &
b1 '
1"
#60
0"
#61
b11 '
1"
#62
b10 &
0"
0%
#63
b0 &
b10 '
1"
#64
0"
#65
b1 &
b0 '
1"
#66
0"
#67
b0 &
b1 '
1"
#68
b11 &
0"
1%
#69
b11 '
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
b10 &
0"
0%
#75
b0 &
b10 '
1"
#76
0"
#77
b1 &
b0 '
1"
#78
0"
#79
b0 &
b1 '
1"
#80
0"
#81
b1 &
b0 '
1"
#82
0"
#83
b0 &
b1 '
1"
