C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv {0 {vlog -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 18:20:53 on Nov 14,2023
vlog -reportprogress 300 -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv 
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(65): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(81): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(114): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(144): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(174): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(203): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/traffic_light_controller_part2_starter.sv(232): near "endmodule": syntax error, unexpected endmodule.
End time: 18:20:53 on Nov 14,2023, Elapsed time: 0:00:00
Errors: 7, Warnings: 0

} {5.0 12.0} {}} C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/lab3_part2_tb_file.sv {1 {vlog -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/lab3_part2_tb_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 18:20:53 on Nov 14,2023
vlog -reportprogress 300 -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/lab3_part2_tb_file.sv 
-- Compiling package lab3_part2_tb_file_sv_unit
-- Importing package light_package
-- Compiling module lab3_part2_tbf

Top level modules:
	lab3_part2_tbf
End time: 18:20:53 on Nov 14,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/light_package.sv {1 {vlog -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/light_package.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 18:20:53 on Nov 14,2023
vlog -reportprogress 300 -work work -sv C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part2/light_package.sv 
-- Compiling package light_package

Top level modules:
	--none--
End time: 18:20:53 on Nov 14,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}}
