<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dataflow_ex_5.cpp:87:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 2 has been inferred" OldID="for.inc.store.6," ID="outputseq" BundleName="gmem1" VarName="output" LoopLoc="dataflow_ex_5.cpp:87:5" LoopName="Loop_Write_Dram" ParentFunc="writeDram(int (*) [2], int*, int)" Length="2" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dataflow_ex_5.cpp:5:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4 has been inferred" OldID="for.inc.load.5," ID="scevgepseq" BundleName="gmem0" VarName="input" LoopLoc="dataflow_ex_5.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="readDram(char*, char (*) [2][2], int)" Length="4" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="dataflow_ex_5.cpp:19:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4 has been inferred" OldID="for.inc.load.5," ID="scevgepseq" BundleName="gmem2" VarName="weight" LoopLoc="dataflow_ex_5.cpp:19:5" LoopName="Loop_Weight_Dram" ParentFunc="weightDram(char*, char (*) [2][2], int)" Length="4" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="dataflow_ex_5.cpp:87:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 2 x 32bit words has been widened by 2: 1 x 64bit words" OldID="outputseq," ID="wseq" BundleName="gmem1" VarName="output" LoopLoc="dataflow_ex_5.cpp:87:5" LoopName="Loop_Write_Dram" ParentFunc="writeDram(int (*) [2], int*, int)" Length="1" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="dataflow_ex_5.cpp:7:25" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="scevgepseq" BundleName="gmem0" VarName="input" LoopLoc="dataflow_ex_5.cpp:7:25" LoopName="VITIS_LOOP_7_2" ParentFunc="readDram(char*, char (*) [2][2], int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="dataflow_ex_5.cpp:21:26" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="scevgepseq" BundleName="gmem2" VarName="weight" LoopLoc="dataflow_ex_5.cpp:21:26" LoopName="VITIS_LOOP_21_1" ParentFunc="weightDram(char*, char (*) [2][2], int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="dataflow_ex_5.cpp:5:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_5_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="dataflow_ex_5.cpp:5:21" LoopName="VITIS_LOOP_5_1" Length="4" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="dataflow_ex_5.cpp:19:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 8 in loop 'Loop_Weight_Dram' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="dataflow_ex_5.cpp:19:5" LoopName="Loop_Weight_Dram" Length="4" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

