# Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 7
attribute \amaranth.hierarchy "top.adder"
attribute \generator "Amaranth"
module \adder
  attribute \src "test1_amlib_timers.py:159"
  wire width 8 output 3 \out
  attribute \src "test1_amlib_timers.py:157"
  wire width 8 input 1 \x
  attribute \src "test1_amlib_timers.py:158"
  wire width 8 input 2 \y
  attribute \src "test1_amlib_timers.py:165"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \x
    connect \B \y
    connect \Y \out
  end
end
attribute \keep 1
attribute \amaranth.hierarchy "top"
attribute \top 1
attribute \generator "Amaranth"
module \top
  wire width 8 $1
  attribute \src "test1_amlib_timers.py:185"
  wire $11
  attribute \src "test1_amlib_timers.py:188"
  wire $18
  wire width 8 $2
  attribute \src "test1_amlib_timers.py:188"
  wire $20
  attribute \src "test1_amlib_timers.py:188"
  wire $22
  attribute \src "test1_amlib_timers.py:181"
  wire $6
  attribute \src "test1_amlib_timers.py:188"
  wire $cover$check
  attribute \src "test1_amlib_timers.py:188"
  wire $cover$en
  attribute \src "test1_amlib_timers.py:159"
  wire width 8 output 2 \out
  attribute \src "test1_amlib_timers.py:157"
  wire width 8 input 3 \x
  attribute \src "test1_amlib_timers.py:158"
  wire width 8 input 1 \y
  attribute \src "test1_amlib_timers.py:185"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B { \y 1'0 }
    connect \Y $11
  end
  attribute \src "test1_amlib_timers.py:185"
  cell $assume $13
    connect \A $11
    connect \EN 1'1
  end
  attribute \src "test1_amlib_timers.py:188"
  cell $gt $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out
    connect \B 1'0
    connect \Y $18
  end
  attribute \src "test1_amlib_timers.py:188"
  cell $lt $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \out
    connect \B 7'1000000
    connect \Y $20
  end
  attribute \src "test1_amlib_timers.py:188"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $18
    connect \B $20
    connect \Y $22
  end
  attribute \src "test1_amlib_timers.py:188"
  cell $cover $24
    connect \A $cover$check
    connect \EN $cover$en
  end
  attribute \src "test1_amlib_timers.py:181"
  cell $mul $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 2'10
    connect \B \x
    connect \Y $2
  end
  attribute \src "test1_amlib_timers.py:181"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $2
    connect \B \y
    connect \Y $1
  end
  attribute \src "test1_amlib_timers.py:181"
  cell $eq $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \out
    connect \B $1
    connect \Y $6
  end
  attribute \src "test1_amlib_timers.py:181"
  cell $assert $8
    connect \A $6
    connect \EN 1'1
  end
  attribute \src "test1_amlib_timers.py:187"
  cell $mux $procmux$1
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $22
    connect \S $11
    connect \Y $cover$check
  end
  attribute \src "test1_amlib_timers.py:187"
  cell $mux $procmux$3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $11
    connect \Y $cover$en
  end
  cell \adder \adder
    connect \out \out
    connect \x \x
    connect \y \y
  end
end
