```verilog
module vector_splitter(
    input [2:0] vec,
    output [2:0] outv,
    output o2,
    output o1,
    output o0
);

    // Direct replication of input vector to output vector
    assign outv = vec;

    // Assign each bit of the input vector to the corresponding output bit
    assign o2 = vec[2];  // Most significant bit of vec
    assign o1 = vec[1];  // Middle bit of vec
    assign o0 = vec[0];  // Least significant bit of vec

endmodule
```
