// Seed: 2164272282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_8 = id_8;
  assign id_3 = 1;
  specify
    (id_9 => id_10) = 1;
    (id_11 => id_12) = (id_3 != id_10  : id_8  : 1, id_8  : 1  : 1 * id_1 - 1);
    (id_13 => id_14) = 1;
    (id_15 => id_16) = (id_1);
    if (id_16) (posedge id_17 => (id_18 +: id_12)) = (id_17  : id_8  : 1, 1);
    (id_19 => id_20) = (id_18  : 1  : id_8 - id_16, id_1 == 1  : id_15  : 1);
    (id_21[1] => id_22) = 1;
    (negedge id_23 => (id_24 +: id_19)) = (1 + id_17  : 1'd0 : id_16, 1'b0 * (id_11));
  endspecify
endmodule
