{
  "module_name": "wm8766.h",
  "hash_id": "ed29150b0bd917935e065bf7a41e4d7012928e2955c539b3cc357f99a84f5ae8",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/ice1712/wm8766.h",
  "human_readable_source": " \n#ifndef __SOUND_WM8766_H\n#define __SOUND_WM8766_H\n\n \n\n#define WM8766_REG_DACL1\t0x00\n#define WM8766_REG_DACR1\t0x01\n#define WM8766_VOL_MASK\t\t\t0x1ff\t\t \n#define WM8766_VOL_UPDATE\t\t(1 << 8)\t \n#define WM8766_REG_DACCTRL1\t0x02\n#define WM8766_DAC_MUTEALL\t\t(1 << 0)\n#define WM8766_DAC_DEEMPALL\t\t(1 << 1)\n#define WM8766_DAC_PDWN\t\t\t(1 << 2)\n#define WM8766_DAC_ATC\t\t\t(1 << 3)\n#define WM8766_DAC_IZD\t\t\t(1 << 4)\n#define WM8766_DAC_PL_MASK\t\t0x1e0\n#define WM8766_DAC_PL_LL\t\t(1 << 5)\t \n#define WM8766_DAC_PL_LR\t\t(2 << 5)\t \n#define WM8766_DAC_PL_LB\t\t(3 << 5)\t \n#define WM8766_DAC_PL_RL\t\t(1 << 7)\t \n#define WM8766_DAC_PL_RR\t\t(2 << 7)\t \n#define WM8766_DAC_PL_RB\t\t(3 << 7)\t \n#define WM8766_REG_IFCTRL\t0x03\n#define WM8766_IF_FMT_RIGHTJ\t\t(0 << 0)\n#define WM8766_IF_FMT_LEFTJ\t\t(1 << 0)\n#define WM8766_IF_FMT_I2S\t\t(2 << 0)\n#define WM8766_IF_FMT_DSP\t\t(3 << 0)\n#define WM8766_IF_DSP_LATE\t\t(1 << 2)\t \n#define WM8766_IF_LRC_INVERTED\t\t(1 << 2)\t \n#define WM8766_IF_BCLK_INVERTED\t\t(1 << 3)\n#define WM8766_IF_IWL_16BIT\t\t(0 << 4)\n#define WM8766_IF_IWL_20BIT\t\t(1 << 4)\n#define WM8766_IF_IWL_24BIT\t\t(2 << 4)\n#define WM8766_IF_IWL_32BIT\t\t(3 << 4)\n#define WM8766_IF_MASK\t\t\t0x3f\n#define WM8766_PHASE_INVERT1\t\t(1 << 6)\n#define WM8766_PHASE_INVERT2\t\t(1 << 7)\n#define WM8766_PHASE_INVERT3\t\t(1 << 8)\n#define WM8766_REG_DACL2\t0x04\n#define WM8766_REG_DACR2\t0x05\n#define WM8766_REG_DACL3\t0x06\n#define WM8766_REG_DACR3\t0x07\n#define WM8766_REG_MASTDA\t0x08\n#define WM8766_REG_DACCTRL2\t0x09\n#define WM8766_DAC2_ZCD\t\t\t(1 << 0)\n#define WM8766_DAC2_ZFLAG_ALL\t\t(0 << 1)\n#define WM8766_DAC2_ZFLAG_1\t\t(1 << 1)\n#define WM8766_DAC2_ZFLAG_2\t\t(2 << 1)\n#define WM8766_DAC2_ZFLAG_3\t\t(3 << 1)\n#define WM8766_DAC2_MUTE1\t\t(1 << 3)\n#define WM8766_DAC2_MUTE2\t\t(1 << 4)\n#define WM8766_DAC2_MUTE3\t\t(1 << 5)\n#define WM8766_DAC2_DEEMP1\t\t(1 << 6)\n#define WM8766_DAC2_DEEMP2\t\t(1 << 7)\n#define WM8766_DAC2_DEEMP3\t\t(1 << 8)\n#define WM8766_REG_DACCTRL3\t0x0a\n#define WM8766_DAC3_DACPD1\t\t(1 << 1)\n#define WM8766_DAC3_DACPD2\t\t(1 << 2)\n#define WM8766_DAC3_DACPD3\t\t(1 << 3)\n#define WM8766_DAC3_PWRDNALL\t\t(1 << 4)\n#define WM8766_DAC3_POWER_MASK\t\t0x1e\n#define WM8766_DAC3_MASTER\t\t(1 << 5)\n#define WM8766_DAC3_DAC128FS\t\t(0 << 6)\n#define WM8766_DAC3_DAC192FS\t\t(1 << 6)\n#define WM8766_DAC3_DAC256FS\t\t(2 << 6)\n#define WM8766_DAC3_DAC384FS\t\t(3 << 6)\n#define WM8766_DAC3_DAC512FS\t\t(4 << 6)\n#define WM8766_DAC3_DAC768FS\t\t(5 << 6)\n#define WM8766_DAC3_MSTR_MASK\t\t0x1e0\n#define WM8766_REG_MUTE1\t0x0c\n#define WM8766_MUTE1_MPD\t\t(1 << 6)\n#define WM8766_REG_MUTE2\t0x0f\n#define WM8766_MUTE2_MPD\t\t(1 << 5)\n#define WM8766_REG_RESET\t0x1f\n\n#define WM8766_REG_COUNT\t0x10\t \n\nstruct snd_wm8766;\n\nstruct snd_wm8766_ops {\n\tvoid (*write)(struct snd_wm8766 *wm, u16 addr, u16 data);\n};\n\nenum snd_wm8766_ctl_id {\n\tWM8766_CTL_CH1_VOL,\n\tWM8766_CTL_CH2_VOL,\n\tWM8766_CTL_CH3_VOL,\n\tWM8766_CTL_CH1_SW,\n\tWM8766_CTL_CH2_SW,\n\tWM8766_CTL_CH3_SW,\n\tWM8766_CTL_PHASE1_SW,\n\tWM8766_CTL_PHASE2_SW,\n\tWM8766_CTL_PHASE3_SW,\n\tWM8766_CTL_DEEMPH1_SW,\n\tWM8766_CTL_DEEMPH2_SW,\n\tWM8766_CTL_DEEMPH3_SW,\n\tWM8766_CTL_IZD_SW,\n\tWM8766_CTL_ZC_SW,\n\n\tWM8766_CTL_COUNT,\n};\n\n#define WM8766_ENUM_MAX\t\t16\n\n#define WM8766_FLAG_STEREO\t(1 << 0)\n#define WM8766_FLAG_VOL_UPDATE\t(1 << 1)\n#define WM8766_FLAG_INVERT\t(1 << 2)\n#define WM8766_FLAG_LIM\t\t(1 << 3)\n#define WM8766_FLAG_ALC\t\t(1 << 4)\n\nstruct snd_wm8766_ctl {\n\tstruct snd_kcontrol *kctl;\n\tconst char *name;\n\tsnd_ctl_elem_type_t type;\n\tconst char *const enum_names[WM8766_ENUM_MAX];\n\tconst unsigned int *tlv;\n\tu16 reg1, reg2, mask1, mask2, min, max, flags;\n\tvoid (*set)(struct snd_wm8766 *wm, u16 ch1, u16 ch2);\n\tvoid (*get)(struct snd_wm8766 *wm, u16 *ch1, u16 *ch2);\n};\n\nenum snd_wm8766_agc_mode { WM8766_AGC_OFF, WM8766_AGC_LIM, WM8766_AGC_ALC };\n\nstruct snd_wm8766 {\n\tstruct snd_card *card;\n\tstruct snd_wm8766_ctl ctl[WM8766_CTL_COUNT];\n\tenum snd_wm8766_agc_mode agc_mode;\n\tstruct snd_wm8766_ops ops;\n\tu16 regs[WM8766_REG_COUNT];\t \n};\n\n\n\nvoid snd_wm8766_init(struct snd_wm8766 *wm);\nvoid snd_wm8766_resume(struct snd_wm8766 *wm);\nvoid snd_wm8766_set_if(struct snd_wm8766 *wm, u16 dac);\nvoid snd_wm8766_volume_restore(struct snd_wm8766 *wm);\nint snd_wm8766_build_controls(struct snd_wm8766 *wm);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}