// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_axpy_2fused_Pipeline_axpy_2fused (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dualInfeasConstr_SVfifo_i_dout,
        dualInfeasConstr_SVfifo_i_num_data_valid,
        dualInfeasConstr_SVfifo_i_fifo_cap,
        dualInfeasConstr_SVfifo_i_empty_n,
        dualInfeasConstr_SVfifo_i_read,
        dualInfeasLbRay_SVfifo_i_dout,
        dualInfeasLbRay_SVfifo_i_num_data_valid,
        dualInfeasLbRay_SVfifo_i_fifo_cap,
        dualInfeasLbRay_SVfifo_i_empty_n,
        dualInfeasLbRay_SVfifo_i_read,
        dualInfeasUbRay_SVfifo_i_dout,
        dualInfeasUbRay_SVfifo_i_num_data_valid,
        dualInfeasUbRay_SVfifo_i_fifo_cap,
        dualInfeasUbRay_SVfifo_i_empty_n,
        dualInfeasUbRay_SVfifo_i_read,
        dualInfeasConstr_axpyfifo_i_din,
        dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_i_fifo_cap,
        dualInfeasConstr_axpyfifo_i_full_n,
        dualInfeasConstr_axpyfifo_i_write,
        nCols_assign_load
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] dualInfeasConstr_SVfifo_i_dout;
input  [2:0] dualInfeasConstr_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasConstr_SVfifo_i_fifo_cap;
input   dualInfeasConstr_SVfifo_i_empty_n;
output   dualInfeasConstr_SVfifo_i_read;
input  [511:0] dualInfeasLbRay_SVfifo_i_dout;
input  [2:0] dualInfeasLbRay_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasLbRay_SVfifo_i_fifo_cap;
input   dualInfeasLbRay_SVfifo_i_empty_n;
output   dualInfeasLbRay_SVfifo_i_read;
input  [511:0] dualInfeasUbRay_SVfifo_i_dout;
input  [2:0] dualInfeasUbRay_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasUbRay_SVfifo_i_fifo_cap;
input   dualInfeasUbRay_SVfifo_i_empty_n;
output   dualInfeasUbRay_SVfifo_i_read;
output  [511:0] dualInfeasConstr_axpyfifo_i_din;
input  [2:0] dualInfeasConstr_axpyfifo_i_num_data_valid;
input  [2:0] dualInfeasConstr_axpyfifo_i_fifo_cap;
input   dualInfeasConstr_axpyfifo_i_full_n;
output   dualInfeasConstr_axpyfifo_i_write;
input  [31:0] nCols_assign_load;

reg ap_idle;
reg dualInfeasConstr_axpyfifo_i_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln302_fu_193_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    dualInfeasConstr_SVfifo_i_blk_n;
wire    ap_block_pp0_stage0;
wire    dualInfeasLbRay_SVfifo_i_blk_n;
wire    dualInfeasUbRay_SVfifo_i_blk_n;
wire    dualInfeasConstr_axpyfifo_i_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] trunc_ln304_fu_219_p1;
reg   [63:0] trunc_ln304_reg_732;
reg   [63:0] trunc_ln304_reg_732_pp0_iter2_reg;
reg   [63:0] trunc_ln304_reg_732_pp0_iter3_reg;
reg   [63:0] trunc_ln304_reg_732_pp0_iter4_reg;
reg   [63:0] trunc_ln304_reg_732_pp0_iter5_reg;
reg   [63:0] trunc_ln304_reg_732_pp0_iter6_reg;
reg   [63:0] trunc_ln304_reg_732_pp0_iter7_reg;
reg   [63:0] trunc_ln304_7_reg_737;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter2_reg;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter3_reg;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter4_reg;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter5_reg;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter6_reg;
reg   [63:0] trunc_ln304_7_reg_737_pp0_iter7_reg;
reg   [63:0] trunc_ln304_8_reg_742;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter2_reg;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter3_reg;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter4_reg;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter5_reg;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter6_reg;
reg   [63:0] trunc_ln304_8_reg_742_pp0_iter7_reg;
reg   [63:0] trunc_ln304_9_reg_747;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter2_reg;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter3_reg;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter4_reg;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter5_reg;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter6_reg;
reg   [63:0] trunc_ln304_9_reg_747_pp0_iter7_reg;
reg   [63:0] trunc_ln304_s_reg_752;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter2_reg;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter3_reg;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter4_reg;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter5_reg;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter6_reg;
reg   [63:0] trunc_ln304_s_reg_752_pp0_iter7_reg;
reg   [63:0] trunc_ln304_1_reg_757;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter2_reg;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter3_reg;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter4_reg;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter5_reg;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter6_reg;
reg   [63:0] trunc_ln304_1_reg_757_pp0_iter7_reg;
reg   [63:0] trunc_ln304_2_reg_762;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter2_reg;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter3_reg;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter4_reg;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter5_reg;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter6_reg;
reg   [63:0] trunc_ln304_2_reg_762_pp0_iter7_reg;
reg   [63:0] trunc_ln304_3_reg_767;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter2_reg;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter3_reg;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter4_reg;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter5_reg;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter6_reg;
reg   [63:0] trunc_ln304_3_reg_767_pp0_iter7_reg;
wire   [63:0] bitcast_ln305_fu_369_p1;
wire   [63:0] bitcast_ln305_1_fu_373_p1;
wire   [63:0] bitcast_ln305_2_fu_377_p1;
wire   [63:0] bitcast_ln305_3_fu_381_p1;
wire   [63:0] bitcast_ln305_4_fu_385_p1;
wire   [63:0] bitcast_ln305_5_fu_389_p1;
wire   [63:0] bitcast_ln305_6_fu_393_p1;
wire   [63:0] bitcast_ln305_7_fu_397_p1;
wire   [63:0] bitcast_ln306_fu_477_p1;
wire   [63:0] bitcast_ln306_1_fu_481_p1;
wire   [63:0] bitcast_ln306_2_fu_485_p1;
wire   [63:0] bitcast_ln306_3_fu_489_p1;
wire   [63:0] bitcast_ln306_4_fu_493_p1;
wire   [63:0] bitcast_ln306_5_fu_497_p1;
wire   [63:0] bitcast_ln306_6_fu_501_p1;
wire   [63:0] bitcast_ln306_7_fu_505_p1;
wire   [63:0] bitcast_ln304_fu_573_p1;
wire   [63:0] bitcast_ln304_1_fu_576_p1;
wire   [63:0] bitcast_ln304_2_fu_579_p1;
wire   [63:0] bitcast_ln304_3_fu_582_p1;
wire   [63:0] bitcast_ln304_4_fu_585_p1;
wire   [63:0] bitcast_ln304_5_fu_588_p1;
wire   [63:0] bitcast_ln304_6_fu_591_p1;
wire   [63:0] bitcast_ln304_7_fu_594_p1;
reg   [63:0] grp_fu_105_p2;
reg   [63:0] grp_fu_109_p2;
reg   [63:0] grp_fu_113_p2;
reg   [63:0] grp_fu_117_p2;
reg   [63:0] grp_fu_121_p2;
reg   [63:0] grp_fu_125_p2;
reg   [63:0] grp_fu_129_p2;
reg   [63:0] grp_fu_133_p2;
reg   [30:0] i_fu_70;
wire   [30:0] add_ln302_fu_199_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    dualInfeasConstr_SVfifo_i_read_local;
reg    dualInfeasLbRay_SVfifo_i_read_local;
reg    dualInfeasUbRay_SVfifo_i_read_local;
wire   [511:0] or_ln313_i_fu_693_p9;
wire    ap_block_pp0_stage0_01001;
reg    dualInfeasConstr_axpyfifo_i_write_local;
reg   [63:0] grp_fu_105_p0;
reg   [63:0] grp_fu_105_p1;
reg   [63:0] grp_fu_109_p0;
reg   [63:0] grp_fu_109_p1;
reg   [63:0] grp_fu_113_p0;
reg   [63:0] grp_fu_113_p1;
reg   [63:0] grp_fu_117_p0;
reg   [63:0] grp_fu_117_p1;
reg   [63:0] grp_fu_121_p0;
reg   [63:0] grp_fu_121_p1;
reg   [63:0] grp_fu_125_p0;
reg   [63:0] grp_fu_125_p1;
reg   [63:0] grp_fu_129_p0;
reg   [63:0] grp_fu_129_p1;
reg   [63:0] grp_fu_133_p0;
reg   [63:0] grp_fu_133_p1;
reg   [63:0] grp_fu_137_p0;
reg   [63:0] grp_fu_137_p1;
reg   [63:0] grp_fu_141_p0;
reg   [63:0] grp_fu_141_p1;
reg   [63:0] grp_fu_145_p0;
reg   [63:0] grp_fu_145_p1;
reg   [63:0] grp_fu_149_p0;
reg   [63:0] grp_fu_149_p1;
reg   [63:0] grp_fu_153_p0;
reg   [63:0] grp_fu_153_p1;
reg   [63:0] grp_fu_157_p0;
reg   [63:0] grp_fu_157_p1;
reg   [63:0] grp_fu_161_p0;
reg   [63:0] grp_fu_161_p1;
reg   [63:0] grp_fu_165_p0;
reg   [63:0] grp_fu_165_p1;
wire   [31:0] i_cast_fu_189_p1;
wire   [63:0] trunc_ln305_fu_295_p1;
wire   [63:0] trunc_ln305_7_fu_299_p4;
wire   [63:0] trunc_ln305_8_fu_309_p4;
wire   [63:0] trunc_ln305_9_fu_319_p4;
wire   [63:0] trunc_ln305_s_fu_329_p4;
wire   [63:0] trunc_ln305_1_fu_339_p4;
wire   [63:0] trunc_ln305_2_fu_349_p4;
wire   [63:0] trunc_ln305_3_fu_359_p4;
wire   [63:0] trunc_ln306_fu_403_p1;
wire   [63:0] trunc_ln306_7_fu_407_p4;
wire   [63:0] trunc_ln306_8_fu_417_p4;
wire   [63:0] trunc_ln306_9_fu_427_p4;
wire   [63:0] trunc_ln306_s_fu_437_p4;
wire   [63:0] trunc_ln306_1_fu_447_p4;
wire   [63:0] trunc_ln306_2_fu_457_p4;
wire   [63:0] trunc_ln306_3_fu_467_p4;
reg   [63:0] grp_fu_137_p2;
reg   [63:0] grp_fu_141_p2;
reg   [63:0] grp_fu_145_p2;
reg   [63:0] grp_fu_149_p2;
reg   [63:0] grp_fu_153_p2;
reg   [63:0] grp_fu_157_p2;
reg   [63:0] grp_fu_161_p2;
reg   [63:0] grp_fu_165_p2;
wire   [63:0] bitcast_ln313_7_fu_689_p1;
wire   [63:0] bitcast_ln313_6_fu_685_p1;
wire   [63:0] bitcast_ln313_5_fu_681_p1;
wire   [63:0] bitcast_ln313_4_fu_677_p1;
wire   [63:0] bitcast_ln313_3_fu_673_p1;
wire   [63:0] bitcast_ln313_2_fu_669_p1;
wire   [63:0] bitcast_ln313_1_fu_665_p1;
wire   [63:0] bitcast_ln313_fu_661_p1;
reg    grp_fu_105_ce;
wire   [63:0] pre_grp_fu_105_p2;
reg   [63:0] pre_grp_fu_105_p2_reg;
reg    grp_fu_109_ce;
wire   [63:0] pre_grp_fu_109_p2;
reg   [63:0] pre_grp_fu_109_p2_reg;
reg    grp_fu_113_ce;
wire   [63:0] pre_grp_fu_113_p2;
reg   [63:0] pre_grp_fu_113_p2_reg;
reg    grp_fu_117_ce;
wire   [63:0] pre_grp_fu_117_p2;
reg   [63:0] pre_grp_fu_117_p2_reg;
reg    grp_fu_121_ce;
wire   [63:0] pre_grp_fu_121_p2;
reg   [63:0] pre_grp_fu_121_p2_reg;
reg    grp_fu_125_ce;
wire   [63:0] pre_grp_fu_125_p2;
reg   [63:0] pre_grp_fu_125_p2_reg;
reg    grp_fu_129_ce;
wire   [63:0] pre_grp_fu_129_p2;
reg   [63:0] pre_grp_fu_129_p2_reg;
reg    grp_fu_133_ce;
wire   [63:0] pre_grp_fu_133_p2;
reg   [63:0] pre_grp_fu_133_p2_reg;
reg    grp_fu_137_ce;
wire   [63:0] pre_grp_fu_137_p2;
reg   [63:0] pre_grp_fu_137_p2_reg;
reg    grp_fu_141_ce;
wire   [63:0] pre_grp_fu_141_p2;
reg   [63:0] pre_grp_fu_141_p2_reg;
reg    grp_fu_145_ce;
wire   [63:0] pre_grp_fu_145_p2;
reg   [63:0] pre_grp_fu_145_p2_reg;
reg    grp_fu_149_ce;
wire   [63:0] pre_grp_fu_149_p2;
reg   [63:0] pre_grp_fu_149_p2_reg;
reg    grp_fu_153_ce;
wire   [63:0] pre_grp_fu_153_p2;
reg   [63:0] pre_grp_fu_153_p2_reg;
reg    grp_fu_157_ce;
wire   [63:0] pre_grp_fu_157_p2;
reg   [63:0] pre_grp_fu_157_p2_reg;
reg    grp_fu_161_ce;
wire   [63:0] pre_grp_fu_161_p2;
reg   [63:0] pre_grp_fu_161_p2_reg;
reg    grp_fu_165_ce;
wire   [63:0] pre_grp_fu_165_p2;
reg   [63:0] pre_grp_fu_165_p2_reg;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [15:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [511:0] pf_dualInfeasConstr_axpyfifo_i_U_data_out;
wire    pf_dualInfeasConstr_axpyfifo_i_U_data_out_vld;
wire    pf_dualInfeasConstr_axpyfifo_i_U_pf_ready;
wire    pf_dualInfeasConstr_axpyfifo_i_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_dualInfeasConstr_SVfifo_i;
reg    ap_frp_data_issued_nxt_dualInfeasConstr_SVfifo_i_op40;
reg   [3:0] ap_frp_data_req_dualInfeasConstr_SVfifo_i;
reg   [0:0] ap_frp_data_req_dualInfeasConstr_SVfifo_i_op40;
reg   [0:0] ap_frp_data_next_issued_dualInfeasLbRay_SVfifo_i;
reg    ap_frp_data_issued_nxt_dualInfeasLbRay_SVfifo_i_op50;
reg   [3:0] ap_frp_data_req_dualInfeasLbRay_SVfifo_i;
reg   [0:0] ap_frp_data_req_dualInfeasLbRay_SVfifo_i_op50;
reg   [0:0] ap_frp_data_next_issued_dualInfeasUbRay_SVfifo_i;
reg    ap_frp_data_issued_nxt_dualInfeasUbRay_SVfifo_i_op68;
reg   [3:0] ap_frp_data_req_dualInfeasUbRay_SVfifo_i;
reg   [0:0] ap_frp_data_req_dualInfeasUbRay_SVfifo_i_op68;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 i_fu_70 = 31'd0;
#0 ap_frp_data_req_dualInfeasConstr_SVfifo_i = 4'd0;
#0 ap_frp_data_req_dualInfeasLbRay_SVfifo_i = 4'd0;
#0 ap_frp_data_req_dualInfeasUbRay_SVfifo_i = 4'd0;
#0 pf_all_done = 1'b0;
end

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(grp_fu_105_p1),
    .ce(grp_fu_105_ce),
    .dout(pre_grp_fu_105_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_109_p0),
    .din1(grp_fu_109_p1),
    .ce(grp_fu_109_ce),
    .dout(pre_grp_fu_109_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(grp_fu_113_p1),
    .ce(grp_fu_113_ce),
    .dout(pre_grp_fu_113_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_117_p0),
    .din1(grp_fu_117_p1),
    .ce(grp_fu_117_ce),
    .dout(pre_grp_fu_117_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_121_p0),
    .din1(grp_fu_121_p1),
    .ce(grp_fu_121_ce),
    .dout(pre_grp_fu_121_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .din1(grp_fu_125_p1),
    .ce(grp_fu_125_ce),
    .dout(pre_grp_fu_125_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_129_p0),
    .din1(grp_fu_129_p1),
    .ce(grp_fu_129_ce),
    .dout(pre_grp_fu_129_p2)
);

Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_7_no_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_133_p0),
    .din1(grp_fu_133_p1),
    .ce(grp_fu_133_ce),
    .dout(pre_grp_fu_133_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_137_p0),
    .din1(grp_fu_137_p1),
    .ce(grp_fu_137_ce),
    .dout(pre_grp_fu_137_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_141_p0),
    .din1(grp_fu_141_p1),
    .ce(grp_fu_141_ce),
    .dout(pre_grp_fu_141_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_145_p0),
    .din1(grp_fu_145_p1),
    .ce(grp_fu_145_ce),
    .dout(pre_grp_fu_145_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_149_p0),
    .din1(grp_fu_149_p1),
    .ce(grp_fu_149_ce),
    .dout(pre_grp_fu_149_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_153_p0),
    .din1(grp_fu_153_p1),
    .ce(grp_fu_153_ce),
    .dout(pre_grp_fu_153_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_157_p0),
    .din1(grp_fu_157_p1),
    .ce(grp_fu_157_ce),
    .dout(pre_grp_fu_157_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_161_p0),
    .din1(grp_fu_161_p1),
    .ce(grp_fu_161_ce),
    .dout(pre_grp_fu_161_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_165_p0),
    .din1(grp_fu_165_p1),
    .ce(grp_fu_165_ce),
    .dout(pre_grp_fu_165_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

Infeasi_Res_S2_frp_pipeline_valid #(
    .PipelineLatency( 16 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

Infeasi_Res_S2_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 16 ),
    .PipelineII( 1 ),
    .DataWidth( 512 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_dualInfeasConstr_axpyfifo_i_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(or_ln313_i_fu_693_p9),
    .data_out(pf_dualInfeasConstr_axpyfifo_i_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(dualInfeasConstr_axpyfifo_i_write_local),
    .data_out_vld(pf_dualInfeasConstr_axpyfifo_i_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_dualInfeasConstr_axpyfifo_i_U_pf_ready),
    .pf_done(pf_dualInfeasConstr_axpyfifo_i_U_pf_done),
    .data_out_read(dualInfeasConstr_axpyfifo_i_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_dualInfeasConstr_SVfifo_i <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_dualInfeasConstr_SVfifo_i <= (ap_frp_data_req_dualInfeasConstr_SVfifo_i - ap_frp_data_next_issued_dualInfeasConstr_SVfifo_i);
        end else begin
            ap_frp_data_req_dualInfeasConstr_SVfifo_i <= ((ap_frp_data_req_dualInfeasConstr_SVfifo_i + ap_frp_data_req_dualInfeasConstr_SVfifo_i_op40) - ap_frp_data_next_issued_dualInfeasConstr_SVfifo_i);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_dualInfeasLbRay_SVfifo_i <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_dualInfeasLbRay_SVfifo_i <= (ap_frp_data_req_dualInfeasLbRay_SVfifo_i - ap_frp_data_next_issued_dualInfeasLbRay_SVfifo_i);
        end else begin
            ap_frp_data_req_dualInfeasLbRay_SVfifo_i <= ((ap_frp_data_req_dualInfeasLbRay_SVfifo_i + ap_frp_data_req_dualInfeasLbRay_SVfifo_i_op50) - ap_frp_data_next_issued_dualInfeasLbRay_SVfifo_i);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_dualInfeasUbRay_SVfifo_i <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_dualInfeasUbRay_SVfifo_i <= (ap_frp_data_req_dualInfeasUbRay_SVfifo_i - ap_frp_data_next_issued_dualInfeasUbRay_SVfifo_i);
        end else begin
            ap_frp_data_req_dualInfeasUbRay_SVfifo_i <= ((ap_frp_data_req_dualInfeasUbRay_SVfifo_i + ap_frp_data_req_dualInfeasUbRay_SVfifo_i_op68) - ap_frp_data_next_issued_dualInfeasUbRay_SVfifo_i);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_dualInfeasConstr_axpyfifo_i_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln302_fu_193_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_70 <= add_ln302_fu_199_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_70 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        trunc_ln304_1_reg_757_pp0_iter2_reg <= trunc_ln304_1_reg_757;
        trunc_ln304_1_reg_757_pp0_iter3_reg <= trunc_ln304_1_reg_757_pp0_iter2_reg;
        trunc_ln304_1_reg_757_pp0_iter4_reg <= trunc_ln304_1_reg_757_pp0_iter3_reg;
        trunc_ln304_1_reg_757_pp0_iter5_reg <= trunc_ln304_1_reg_757_pp0_iter4_reg;
        trunc_ln304_1_reg_757_pp0_iter6_reg <= trunc_ln304_1_reg_757_pp0_iter5_reg;
        trunc_ln304_1_reg_757_pp0_iter7_reg <= trunc_ln304_1_reg_757_pp0_iter6_reg;
        trunc_ln304_2_reg_762_pp0_iter2_reg <= trunc_ln304_2_reg_762;
        trunc_ln304_2_reg_762_pp0_iter3_reg <= trunc_ln304_2_reg_762_pp0_iter2_reg;
        trunc_ln304_2_reg_762_pp0_iter4_reg <= trunc_ln304_2_reg_762_pp0_iter3_reg;
        trunc_ln304_2_reg_762_pp0_iter5_reg <= trunc_ln304_2_reg_762_pp0_iter4_reg;
        trunc_ln304_2_reg_762_pp0_iter6_reg <= trunc_ln304_2_reg_762_pp0_iter5_reg;
        trunc_ln304_2_reg_762_pp0_iter7_reg <= trunc_ln304_2_reg_762_pp0_iter6_reg;
        trunc_ln304_3_reg_767_pp0_iter2_reg <= trunc_ln304_3_reg_767;
        trunc_ln304_3_reg_767_pp0_iter3_reg <= trunc_ln304_3_reg_767_pp0_iter2_reg;
        trunc_ln304_3_reg_767_pp0_iter4_reg <= trunc_ln304_3_reg_767_pp0_iter3_reg;
        trunc_ln304_3_reg_767_pp0_iter5_reg <= trunc_ln304_3_reg_767_pp0_iter4_reg;
        trunc_ln304_3_reg_767_pp0_iter6_reg <= trunc_ln304_3_reg_767_pp0_iter5_reg;
        trunc_ln304_3_reg_767_pp0_iter7_reg <= trunc_ln304_3_reg_767_pp0_iter6_reg;
        trunc_ln304_7_reg_737_pp0_iter2_reg <= trunc_ln304_7_reg_737;
        trunc_ln304_7_reg_737_pp0_iter3_reg <= trunc_ln304_7_reg_737_pp0_iter2_reg;
        trunc_ln304_7_reg_737_pp0_iter4_reg <= trunc_ln304_7_reg_737_pp0_iter3_reg;
        trunc_ln304_7_reg_737_pp0_iter5_reg <= trunc_ln304_7_reg_737_pp0_iter4_reg;
        trunc_ln304_7_reg_737_pp0_iter6_reg <= trunc_ln304_7_reg_737_pp0_iter5_reg;
        trunc_ln304_7_reg_737_pp0_iter7_reg <= trunc_ln304_7_reg_737_pp0_iter6_reg;
        trunc_ln304_8_reg_742_pp0_iter2_reg <= trunc_ln304_8_reg_742;
        trunc_ln304_8_reg_742_pp0_iter3_reg <= trunc_ln304_8_reg_742_pp0_iter2_reg;
        trunc_ln304_8_reg_742_pp0_iter4_reg <= trunc_ln304_8_reg_742_pp0_iter3_reg;
        trunc_ln304_8_reg_742_pp0_iter5_reg <= trunc_ln304_8_reg_742_pp0_iter4_reg;
        trunc_ln304_8_reg_742_pp0_iter6_reg <= trunc_ln304_8_reg_742_pp0_iter5_reg;
        trunc_ln304_8_reg_742_pp0_iter7_reg <= trunc_ln304_8_reg_742_pp0_iter6_reg;
        trunc_ln304_9_reg_747_pp0_iter2_reg <= trunc_ln304_9_reg_747;
        trunc_ln304_9_reg_747_pp0_iter3_reg <= trunc_ln304_9_reg_747_pp0_iter2_reg;
        trunc_ln304_9_reg_747_pp0_iter4_reg <= trunc_ln304_9_reg_747_pp0_iter3_reg;
        trunc_ln304_9_reg_747_pp0_iter5_reg <= trunc_ln304_9_reg_747_pp0_iter4_reg;
        trunc_ln304_9_reg_747_pp0_iter6_reg <= trunc_ln304_9_reg_747_pp0_iter5_reg;
        trunc_ln304_9_reg_747_pp0_iter7_reg <= trunc_ln304_9_reg_747_pp0_iter6_reg;
        trunc_ln304_reg_732_pp0_iter2_reg <= trunc_ln304_reg_732;
        trunc_ln304_reg_732_pp0_iter3_reg <= trunc_ln304_reg_732_pp0_iter2_reg;
        trunc_ln304_reg_732_pp0_iter4_reg <= trunc_ln304_reg_732_pp0_iter3_reg;
        trunc_ln304_reg_732_pp0_iter5_reg <= trunc_ln304_reg_732_pp0_iter4_reg;
        trunc_ln304_reg_732_pp0_iter6_reg <= trunc_ln304_reg_732_pp0_iter5_reg;
        trunc_ln304_reg_732_pp0_iter7_reg <= trunc_ln304_reg_732_pp0_iter6_reg;
        trunc_ln304_s_reg_752_pp0_iter2_reg <= trunc_ln304_s_reg_752;
        trunc_ln304_s_reg_752_pp0_iter3_reg <= trunc_ln304_s_reg_752_pp0_iter2_reg;
        trunc_ln304_s_reg_752_pp0_iter4_reg <= trunc_ln304_s_reg_752_pp0_iter3_reg;
        trunc_ln304_s_reg_752_pp0_iter5_reg <= trunc_ln304_s_reg_752_pp0_iter4_reg;
        trunc_ln304_s_reg_752_pp0_iter6_reg <= trunc_ln304_s_reg_752_pp0_iter5_reg;
        trunc_ln304_s_reg_752_pp0_iter7_reg <= trunc_ln304_s_reg_752_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln304_1_reg_757 <= {{dualInfeasConstr_SVfifo_i_dout[383:320]}};
        trunc_ln304_2_reg_762 <= {{dualInfeasConstr_SVfifo_i_dout[447:384]}};
        trunc_ln304_3_reg_767 <= {{dualInfeasConstr_SVfifo_i_dout[511:448]}};
        trunc_ln304_7_reg_737 <= {{dualInfeasConstr_SVfifo_i_dout[127:64]}};
        trunc_ln304_8_reg_742 <= {{dualInfeasConstr_SVfifo_i_dout[191:128]}};
        trunc_ln304_9_reg_747 <= {{dualInfeasConstr_SVfifo_i_dout[255:192]}};
        trunc_ln304_reg_732 <= trunc_ln304_fu_219_p1;
        trunc_ln304_s_reg_752 <= {{dualInfeasConstr_SVfifo_i_dout[319:256]}};
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_105_p0 <= bitcast_ln305_fu_369_p1;
        grp_fu_105_p1 <= bitcast_ln306_fu_477_p1;
        grp_fu_109_p0 <= bitcast_ln305_1_fu_373_p1;
        grp_fu_109_p1 <= bitcast_ln306_1_fu_481_p1;
        grp_fu_113_p0 <= bitcast_ln305_2_fu_377_p1;
        grp_fu_113_p1 <= bitcast_ln306_2_fu_485_p1;
        grp_fu_117_p0 <= bitcast_ln305_3_fu_381_p1;
        grp_fu_117_p1 <= bitcast_ln306_3_fu_489_p1;
        grp_fu_121_p0 <= bitcast_ln305_4_fu_385_p1;
        grp_fu_121_p1 <= bitcast_ln306_4_fu_493_p1;
        grp_fu_125_p0 <= bitcast_ln305_5_fu_389_p1;
        grp_fu_125_p1 <= bitcast_ln306_5_fu_497_p1;
        grp_fu_129_p0 <= bitcast_ln305_6_fu_393_p1;
        grp_fu_129_p1 <= bitcast_ln306_6_fu_501_p1;
        grp_fu_133_p0 <= bitcast_ln305_7_fu_397_p1;
        grp_fu_133_p1 <= bitcast_ln306_7_fu_505_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_137_p0 <= bitcast_ln304_fu_573_p1;
        grp_fu_137_p1 <= grp_fu_105_p2;
        grp_fu_141_p0 <= bitcast_ln304_1_fu_576_p1;
        grp_fu_141_p1 <= grp_fu_109_p2;
        grp_fu_145_p0 <= bitcast_ln304_2_fu_579_p1;
        grp_fu_145_p1 <= grp_fu_113_p2;
        grp_fu_149_p0 <= bitcast_ln304_3_fu_582_p1;
        grp_fu_149_p1 <= grp_fu_117_p2;
        grp_fu_153_p0 <= bitcast_ln304_4_fu_585_p1;
        grp_fu_153_p1 <= grp_fu_121_p2;
        grp_fu_157_p0 <= bitcast_ln304_5_fu_588_p1;
        grp_fu_157_p1 <= grp_fu_125_p2;
        grp_fu_161_p0 <= bitcast_ln304_6_fu_591_p1;
        grp_fu_161_p1 <= grp_fu_129_p2;
        grp_fu_165_p0 <= bitcast_ln304_7_fu_594_p1;
        grp_fu_165_p1 <= grp_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_105_ce == 1'b1)) begin
        pre_grp_fu_105_p2_reg <= pre_grp_fu_105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_109_ce == 1'b1)) begin
        pre_grp_fu_109_p2_reg <= pre_grp_fu_109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_113_ce == 1'b1)) begin
        pre_grp_fu_113_p2_reg <= pre_grp_fu_113_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_117_ce == 1'b1)) begin
        pre_grp_fu_117_p2_reg <= pre_grp_fu_117_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_121_ce == 1'b1)) begin
        pre_grp_fu_121_p2_reg <= pre_grp_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_125_ce == 1'b1)) begin
        pre_grp_fu_125_p2_reg <= pre_grp_fu_125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_129_ce == 1'b1)) begin
        pre_grp_fu_129_p2_reg <= pre_grp_fu_129_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_133_ce == 1'b1)) begin
        pre_grp_fu_133_p2_reg <= pre_grp_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_137_ce == 1'b1)) begin
        pre_grp_fu_137_p2_reg <= pre_grp_fu_137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_141_ce == 1'b1)) begin
        pre_grp_fu_141_p2_reg <= pre_grp_fu_141_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_145_ce == 1'b1)) begin
        pre_grp_fu_145_p2_reg <= pre_grp_fu_145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_149_ce == 1'b1)) begin
        pre_grp_fu_149_p2_reg <= pre_grp_fu_149_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_153_ce == 1'b1)) begin
        pre_grp_fu_153_p2_reg <= pre_grp_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_157_ce == 1'b1)) begin
        pre_grp_fu_157_p2_reg <= pre_grp_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_161_ce == 1'b1)) begin
        pre_grp_fu_161_p2_reg <= pre_grp_fu_161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_165_ce == 1'b1)) begin
        pre_grp_fu_165_p2_reg <= pre_grp_fu_165_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln302_fu_193_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_dualInfeasConstr_SVfifo_i_op40 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_dualInfeasConstr_SVfifo_i_op40 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_dualInfeasLbRay_SVfifo_i_op50 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_dualInfeasLbRay_SVfifo_i_op50 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_dualInfeasUbRay_SVfifo_i_op68 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_dualInfeasUbRay_SVfifo_i_op68 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_dualInfeasConstr_SVfifo_i_op40 == 1'b1)) begin
        ap_frp_data_next_issued_dualInfeasConstr_SVfifo_i = 1'd1;
    end else begin
        ap_frp_data_next_issued_dualInfeasConstr_SVfifo_i = 1'd0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_dualInfeasLbRay_SVfifo_i_op50 == 1'b1)) begin
        ap_frp_data_next_issued_dualInfeasLbRay_SVfifo_i = 1'd1;
    end else begin
        ap_frp_data_next_issued_dualInfeasLbRay_SVfifo_i = 1'd0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_dualInfeasUbRay_SVfifo_i_op68 == 1'b1)) begin
        ap_frp_data_next_issued_dualInfeasUbRay_SVfifo_i = 1'd1;
    end else begin
        ap_frp_data_next_issued_dualInfeasUbRay_SVfifo_i = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln302_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_dualInfeasConstr_SVfifo_i_op40 = 1'd1;
    end else begin
        ap_frp_data_req_dualInfeasConstr_SVfifo_i_op40 = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln302_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_dualInfeasLbRay_SVfifo_i_op50 = 1'd1;
    end else begin
        ap_frp_data_req_dualInfeasLbRay_SVfifo_i_op50 = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln302_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_dualInfeasUbRay_SVfifo_i_op68 = 1'd1;
    end else begin
        ap_frp_data_req_dualInfeasUbRay_SVfifo_i_op68 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_70;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dualInfeasConstr_SVfifo_i_read_local = 1'b1;
    end else begin
        dualInfeasConstr_SVfifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_dualInfeasConstr_axpyfifo_i_U_data_out_vld == 1'b1)) begin
        dualInfeasConstr_axpyfifo_i_write = 1'b1;
    end else begin
        dualInfeasConstr_axpyfifo_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dualInfeasConstr_axpyfifo_i_write_local = 1'b1;
    end else begin
        dualInfeasConstr_axpyfifo_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dualInfeasLbRay_SVfifo_i_read_local = 1'b1;
    end else begin
        dualInfeasLbRay_SVfifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dualInfeasUbRay_SVfifo_i_read_local = 1'b1;
    end else begin
        dualInfeasUbRay_SVfifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln302_fu_193_p2 == 1'd0))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_105_ce == 1'b1)) begin
        grp_fu_105_p2 = pre_grp_fu_105_p2;
    end else begin
        grp_fu_105_p2 = pre_grp_fu_105_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_109_ce == 1'b1)) begin
        grp_fu_109_p2 = pre_grp_fu_109_p2;
    end else begin
        grp_fu_109_p2 = pre_grp_fu_109_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_113_ce == 1'b1)) begin
        grp_fu_113_p2 = pre_grp_fu_113_p2;
    end else begin
        grp_fu_113_p2 = pre_grp_fu_113_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_117_ce == 1'b1)) begin
        grp_fu_117_p2 = pre_grp_fu_117_p2;
    end else begin
        grp_fu_117_p2 = pre_grp_fu_117_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_121_ce == 1'b1)) begin
        grp_fu_121_p2 = pre_grp_fu_121_p2;
    end else begin
        grp_fu_121_p2 = pre_grp_fu_121_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_125_ce == 1'b1)) begin
        grp_fu_125_p2 = pre_grp_fu_125_p2;
    end else begin
        grp_fu_125_p2 = pre_grp_fu_125_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_129_ce == 1'b1)) begin
        grp_fu_129_p2 = pre_grp_fu_129_p2;
    end else begin
        grp_fu_129_p2 = pre_grp_fu_129_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_133_ce == 1'b1)) begin
        grp_fu_133_p2 = pre_grp_fu_133_p2;
    end else begin
        grp_fu_133_p2 = pre_grp_fu_133_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_137_ce == 1'b1)) begin
        grp_fu_137_p2 = pre_grp_fu_137_p2;
    end else begin
        grp_fu_137_p2 = pre_grp_fu_137_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_141_ce == 1'b1)) begin
        grp_fu_141_p2 = pre_grp_fu_141_p2;
    end else begin
        grp_fu_141_p2 = pre_grp_fu_141_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_145_ce == 1'b1)) begin
        grp_fu_145_p2 = pre_grp_fu_145_p2;
    end else begin
        grp_fu_145_p2 = pre_grp_fu_145_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_149_ce == 1'b1)) begin
        grp_fu_149_p2 = pre_grp_fu_149_p2;
    end else begin
        grp_fu_149_p2 = pre_grp_fu_149_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_153_ce == 1'b1)) begin
        grp_fu_153_p2 = pre_grp_fu_153_p2;
    end else begin
        grp_fu_153_p2 = pre_grp_fu_153_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_157_ce == 1'b1)) begin
        grp_fu_157_p2 = pre_grp_fu_157_p2;
    end else begin
        grp_fu_157_p2 = pre_grp_fu_157_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_161_ce == 1'b1)) begin
        grp_fu_161_p2 = pre_grp_fu_161_p2;
    end else begin
        grp_fu_161_p2 = pre_grp_fu_161_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_165_ce == 1'b1)) begin
        grp_fu_165_p2 = pre_grp_fu_165_p2;
    end else begin
        grp_fu_165_p2 = pre_grp_fu_165_p2_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln302_fu_199_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state16_pp0_stage0_iter15 = (1'b1 == 1'b0);

assign ap_block_state2_pp0_stage0_iter1 = (1'b1 == 1'b0);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_dualInfeasConstr_axpyfifo_i_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~((dualInfeasUbRay_SVfifo_i_num_data_valid < (ap_frp_data_req_dualInfeasUbRay_SVfifo_i + ap_frp_data_req_dualInfeasUbRay_SVfifo_i_op68)) | (dualInfeasLbRay_SVfifo_i_num_data_valid < (ap_frp_data_req_dualInfeasLbRay_SVfifo_i + ap_frp_data_req_dualInfeasLbRay_SVfifo_i_op50)) | (dualInfeasConstr_SVfifo_i_num_data_valid < (ap_frp_data_req_dualInfeasConstr_SVfifo_i + ap_frp_data_req_dualInfeasConstr_SVfifo_i_op40)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln304_1_fu_576_p1 = trunc_ln304_7_reg_737_pp0_iter7_reg;

assign bitcast_ln304_2_fu_579_p1 = trunc_ln304_8_reg_742_pp0_iter7_reg;

assign bitcast_ln304_3_fu_582_p1 = trunc_ln304_9_reg_747_pp0_iter7_reg;

assign bitcast_ln304_4_fu_585_p1 = trunc_ln304_s_reg_752_pp0_iter7_reg;

assign bitcast_ln304_5_fu_588_p1 = trunc_ln304_1_reg_757_pp0_iter7_reg;

assign bitcast_ln304_6_fu_591_p1 = trunc_ln304_2_reg_762_pp0_iter7_reg;

assign bitcast_ln304_7_fu_594_p1 = trunc_ln304_3_reg_767_pp0_iter7_reg;

assign bitcast_ln304_fu_573_p1 = trunc_ln304_reg_732_pp0_iter7_reg;

assign bitcast_ln305_1_fu_373_p1 = trunc_ln305_7_fu_299_p4;

assign bitcast_ln305_2_fu_377_p1 = trunc_ln305_8_fu_309_p4;

assign bitcast_ln305_3_fu_381_p1 = trunc_ln305_9_fu_319_p4;

assign bitcast_ln305_4_fu_385_p1 = trunc_ln305_s_fu_329_p4;

assign bitcast_ln305_5_fu_389_p1 = trunc_ln305_1_fu_339_p4;

assign bitcast_ln305_6_fu_393_p1 = trunc_ln305_2_fu_349_p4;

assign bitcast_ln305_7_fu_397_p1 = trunc_ln305_3_fu_359_p4;

assign bitcast_ln305_fu_369_p1 = trunc_ln305_fu_295_p1;

assign bitcast_ln306_1_fu_481_p1 = trunc_ln306_7_fu_407_p4;

assign bitcast_ln306_2_fu_485_p1 = trunc_ln306_8_fu_417_p4;

assign bitcast_ln306_3_fu_489_p1 = trunc_ln306_9_fu_427_p4;

assign bitcast_ln306_4_fu_493_p1 = trunc_ln306_s_fu_437_p4;

assign bitcast_ln306_5_fu_497_p1 = trunc_ln306_1_fu_447_p4;

assign bitcast_ln306_6_fu_501_p1 = trunc_ln306_2_fu_457_p4;

assign bitcast_ln306_7_fu_505_p1 = trunc_ln306_3_fu_467_p4;

assign bitcast_ln306_fu_477_p1 = trunc_ln306_fu_403_p1;

assign bitcast_ln313_1_fu_665_p1 = grp_fu_141_p2;

assign bitcast_ln313_2_fu_669_p1 = grp_fu_145_p2;

assign bitcast_ln313_3_fu_673_p1 = grp_fu_149_p2;

assign bitcast_ln313_4_fu_677_p1 = grp_fu_153_p2;

assign bitcast_ln313_5_fu_681_p1 = grp_fu_157_p2;

assign bitcast_ln313_6_fu_685_p1 = grp_fu_161_p2;

assign bitcast_ln313_7_fu_689_p1 = grp_fu_165_p2;

assign bitcast_ln313_fu_661_p1 = grp_fu_137_p2;

assign dualInfeasConstr_SVfifo_i_blk_n = 1'b1;

assign dualInfeasConstr_SVfifo_i_read = dualInfeasConstr_SVfifo_i_read_local;

assign dualInfeasConstr_axpyfifo_i_blk_n = 1'b1;

assign dualInfeasConstr_axpyfifo_i_din = pf_dualInfeasConstr_axpyfifo_i_U_data_out;

assign dualInfeasLbRay_SVfifo_i_blk_n = 1'b1;

assign dualInfeasLbRay_SVfifo_i_read = dualInfeasLbRay_SVfifo_i_read_local;

assign dualInfeasUbRay_SVfifo_i_blk_n = 1'b1;

assign dualInfeasUbRay_SVfifo_i_read = dualInfeasUbRay_SVfifo_i_read_local;

assign i_cast_fu_189_p1 = ap_sig_allocacmp_i_load;

assign icmp_ln302_fu_193_p2 = (($signed(i_cast_fu_189_p1) < $signed(nCols_assign_load)) ? 1'b1 : 1'b0);

assign or_ln313_i_fu_693_p9 = {{{{{{{{bitcast_ln313_7_fu_689_p1}, {bitcast_ln313_6_fu_685_p1}}, {bitcast_ln313_5_fu_681_p1}}, {bitcast_ln313_4_fu_677_p1}}, {bitcast_ln313_3_fu_673_p1}}, {bitcast_ln313_2_fu_669_p1}}, {bitcast_ln313_1_fu_665_p1}}, {bitcast_ln313_fu_661_p1}};

assign trunc_ln304_fu_219_p1 = dualInfeasConstr_SVfifo_i_dout[63:0];

assign trunc_ln305_1_fu_339_p4 = {{dualInfeasLbRay_SVfifo_i_dout[383:320]}};

assign trunc_ln305_2_fu_349_p4 = {{dualInfeasLbRay_SVfifo_i_dout[447:384]}};

assign trunc_ln305_3_fu_359_p4 = {{dualInfeasLbRay_SVfifo_i_dout[511:448]}};

assign trunc_ln305_7_fu_299_p4 = {{dualInfeasLbRay_SVfifo_i_dout[127:64]}};

assign trunc_ln305_8_fu_309_p4 = {{dualInfeasLbRay_SVfifo_i_dout[191:128]}};

assign trunc_ln305_9_fu_319_p4 = {{dualInfeasLbRay_SVfifo_i_dout[255:192]}};

assign trunc_ln305_fu_295_p1 = dualInfeasLbRay_SVfifo_i_dout[63:0];

assign trunc_ln305_s_fu_329_p4 = {{dualInfeasLbRay_SVfifo_i_dout[319:256]}};

assign trunc_ln306_1_fu_447_p4 = {{dualInfeasUbRay_SVfifo_i_dout[383:320]}};

assign trunc_ln306_2_fu_457_p4 = {{dualInfeasUbRay_SVfifo_i_dout[447:384]}};

assign trunc_ln306_3_fu_467_p4 = {{dualInfeasUbRay_SVfifo_i_dout[511:448]}};

assign trunc_ln306_7_fu_407_p4 = {{dualInfeasUbRay_SVfifo_i_dout[127:64]}};

assign trunc_ln306_8_fu_417_p4 = {{dualInfeasUbRay_SVfifo_i_dout[191:128]}};

assign trunc_ln306_9_fu_427_p4 = {{dualInfeasUbRay_SVfifo_i_dout[255:192]}};

assign trunc_ln306_fu_403_p1 = dualInfeasUbRay_SVfifo_i_dout[63:0];

assign trunc_ln306_s_fu_437_p4 = {{dualInfeasUbRay_SVfifo_i_dout[319:256]}};

always @ (posedge ap_clk) begin
    grp_fu_105_ce <= 1'b1;
    grp_fu_109_ce <= 1'b1;
    grp_fu_113_ce <= 1'b1;
    grp_fu_117_ce <= 1'b1;
    grp_fu_121_ce <= 1'b1;
    grp_fu_125_ce <= 1'b1;
    grp_fu_129_ce <= 1'b1;
    grp_fu_133_ce <= 1'b1;
    grp_fu_137_ce <= 1'b1;
    grp_fu_141_ce <= 1'b1;
    grp_fu_145_ce <= 1'b1;
    grp_fu_149_ce <= 1'b1;
    grp_fu_153_ce <= 1'b1;
    grp_fu_157_ce <= 1'b1;
    grp_fu_161_ce <= 1'b1;
    grp_fu_165_ce <= 1'b1;
end

endmodule //Infeasi_Res_S2_axpy_2fused_Pipeline_axpy_2fused
