$date
	Sun Sep 15 10:49:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_fullSubtractor_1Bit $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$var integer 32 & i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1"
1!
1$
#20
0"
1#
0$
#30
0!
1$
#40
0#
0$
#50
1"
1!
1$
#60
0"
1#
0$
#70
0!
1$
#80
