{"vcs1":{"timestamp_begin":1684261572.788354085, "rt":1.27, "ut":0.39, "st":0.18}}
{"vcselab":{"timestamp_begin":1684261574.149529508, "rt":1.20, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684261575.417321851, "rt":0.47, "ut":0.26, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261572.149096908}
{"VCS_COMP_START_TIME": 1684261572.149096908}
{"VCS_COMP_END_TIME": 1684261577.388835834}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
