0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.sim/sim_1/impl/timing/xsim/tb_clk_demical_counter_time_impl.v,1679993376,verilog,,,,clk_demical_counter;counter_new;frequency_divider;glbl,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sim_1/new/tb_clk_demical_counter.vhd,1679980752,vhdl,,,,tb_clk_demical_counter,,,,,,,,
