#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-39-g83834959)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x17cda70 .scope module, "ProcTest_v" "ProcTest_v" 2 7;
 .timescale -9 -12;
v0x181e590_0 .var "CLK", 0 0;
v0x181e650_0 .var "ClkNum", 7 0;
v0x181e730_0 .var "Reset_L", 0 0;
v0x181e800_0 .net "WB_data", 63 0, v0x1815370_0;  1 drivers
v0x181e8a0_0 .net "currentPC", 63 0, v0x181cf90_0;  1 drivers
v0x181e990_0 .net "first_instruction", 31 0, v0x181be90_0;  1 drivers
v0x181ea50_0 .net "instruction", 31 0, v0x181d270_0;  1 drivers
v0x181eb20_0 .var "passed", 7 0;
v0x181ebe0_0 .var "startPC", 63 0;
v0x181ed60_0 .var "watchdog", 15 0;
E_0x17918d0 .event edge, v0x181ed60_0;
S_0x17c90e0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x17cda70;
 .timescale -9 -12;
v0x17f4200_0 .var "numTests", 7 0;
v0x17f8950_0 .var "passed", 7 0;
TD_ProcTest_v.allPassed ;
    %load/vec4 v0x17f8950_0;
    %load/vec4 v0x17f4200_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x17f8950_0, v0x17f4200_0 {0 0 0};
T_0.1 ;
    %end;
S_0x1810640 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x17cda70;
 .timescale -9 -12;
v0x17dfdf0_0 .var "actualOut", 63 0;
v0x17f32e0_0 .var "expectedOut", 63 0;
v0x1810870_0 .var "passed", 7 0;
v0x1810930_0 .var "testType", 256 0;
TD_ProcTest_v.passTest ;
    %load/vec4 v0x17dfdf0_0;
    %load/vec4 v0x17f32e0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x1810930_0 {0 0 0};
    %load/vec4 v0x1810870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x1810870_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x1810930_0, v0x17dfdf0_0, v0x17f32e0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x1810a10 .scope module, "uut" "processor" 2 49, 3 15 0, S_0x17cda70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "WB_data";
    .port_info 4 /OUTPUT 32 "instructionOut";
    .port_info 5 /OUTPUT 32 "IFID_instruction_debug";
    .port_info 6 /INPUT 1 "CLK";
L_0x17f31c0 .functor OR 1, L_0x181f520, L_0x181f610, C4<0>, C4<0>;
L_0x181f8a0 .functor OR 1, L_0x17f31c0, L_0x181f7a0, C4<0>, C4<0>;
L_0x181fa50 .functor OR 1, L_0x181f8a0, L_0x181f960, C4<0>, C4<0>;
v0x181a530_0 .net "ALUB_in1_choice", 63 0, v0x1812b10_0;  1 drivers
v0x181a640_0 .net "ALUinA", 63 0, v0x1812100_0;  1 drivers
v0x181a750_0 .net "ALUinB", 63 0, v0x18131e0_0;  1 drivers
v0x181a840_0 .net "BranchPC", 63 0, v0x18182a0_0;  1 drivers
v0x181a900_0 .net "CLK", 0 0, v0x181e590_0;  1 drivers
v0x181a9f0_0 .net "Control_Sel", 0 0, v0x1819df0_0;  1 drivers
v0x181aa90_0 .var "EXMEM_ALUout", 63 0;
v0x181ab30_0 .var "EXMEM_M", 3 0;
v0x181abf0_0 .var "EXMEM_PC", 63 0;
v0x181acb0_0 .var "EXMEM_WB", 1 0;
v0x181ad70_0 .var "EXMEM_WReg", 4 0;
v0x181ae60_0 .var "EXMEM_Zero", 0 0;
v0x181af30_0 .var "EXMEM_rDataB", 63 0;
v0x181b000_0 .net "ForwardA", 1 0, v0x1814870_0;  1 drivers
v0x181b0a0_0 .net "ForwardB", 1 0, v0x1814930_0;  1 drivers
v0x181b190_0 .var "IDEX_ALUfield", 10 0;
v0x181b270_0 .var "IDEX_ALUop", 0 0;
v0x181b420_0 .var "IDEX_EX", 3 0;
v0x181b4c0_0 .var "IDEX_M", 3 0;
v0x181b580_0 .var "IDEX_PC", 63 0;
v0x181b670_0 .var "IDEX_SignExtender", 63 0;
v0x181b760_0 .var "IDEX_WB", 1 0;
v0x181b840_0 .var "IDEX_WReg", 4 0;
v0x181b900_0 .var "IDEX_rDataA", 63 0;
v0x181b9d0_0 .var "IDEX_rDataB", 63 0;
v0x181baa0_0 .var "IDEX_rm", 4 0;
v0x181bb70_0 .var "IDEX_rn", 4 0;
v0x181bc40_0 .var "IFID_PC", 63 0;
v0x181bd00_0 .net "IFID_WriteEn", 0 0, v0x18199a0_0;  1 drivers
v0x181bdd0_0 .var "IFID_instruction", 31 0;
v0x181be90_0 .var "IFID_instruction_debug", 31 0;
v0x181bf70_0 .var "MEMWB_ALUout", 63 0;
v0x181c060_0 .var "MEMWB_WB", 1 0;
v0x181c120_0 .var "MEMWB_WReg", 4 0;
v0x181c230_0 .var "MEMWB_rData", 63 0;
v0x181c2f0_0 .net "PC_WriteEn", 0 0, v0x1819d20_0;  1 drivers
v0x181c3e0_0 .net "WB_data", 63 0, v0x1815370_0;  alias, 1 drivers
v0x181c480_0 .net *"_ivl_15", 0 0, L_0x181f520;  1 drivers
v0x181c560_0 .net *"_ivl_17", 0 0, L_0x181f610;  1 drivers
v0x181c640_0 .net *"_ivl_18", 0 0, L_0x17f31c0;  1 drivers
v0x181c720_0 .net *"_ivl_21", 0 0, L_0x181f7a0;  1 drivers
v0x181c800_0 .net *"_ivl_22", 0 0, L_0x181f8a0;  1 drivers
v0x181c8e0_0 .net *"_ivl_25", 0 0, L_0x181f960;  1 drivers
v0x181c9c0_0 .net *"_ivl_5", 0 0, L_0x181efb0;  1 drivers
v0x181caa0_0 .net *"_ivl_7", 4 0, L_0x181f050;  1 drivers
v0x181cb80_0 .net *"_ivl_9", 4 0, L_0x181f1e0;  1 drivers
v0x181cc60_0 .net "aluctrl", 3 0, v0x18189d0_0;  1 drivers
v0x181cd20_0 .net "aluout", 63 0, v0x18111b0_0;  1 drivers
v0x181cdf0_0 .net "alusrc", 0 0, v0x1818ab0_0;  1 drivers
v0x181cec0_0 .net "branch", 0 0, v0x1818b50_0;  1 drivers
v0x181cf90_0 .var "currentpc", 63 0;
v0x181d030_0 .net "dmemout", 63 0, v0x1813e60_0;  1 drivers
v0x181d0d0_0 .net "extimm", 63 0, v0x1817b20_0;  1 drivers
v0x181d1a0_0 .net "instruction", 31 0, v0x181a410_0;  1 drivers
v0x181d270_0 .var "instructionOut", 31 0;
v0x181d310_0 .net "mem2reg", 0 0, v0x1818c10_0;  1 drivers
v0x181d3e0_0 .net "memread", 0 0, v0x1818d20_0;  1 drivers
v0x181d4b0_0 .net "memwrite", 0 0, v0x1818de0_0;  1 drivers
v0x181d580_0 .net "nextPC", 63 0, v0x1815a30_0;  1 drivers
v0x181d650_0 .net "opcode", 10 0, L_0x181f430;  1 drivers
v0x181d720_0 .net "rd", 4 0, L_0x181ee20;  1 drivers
v0x181d7f0_0 .net "reg2loc", 0 0, v0x1818f80_0;  1 drivers
v0x181d8c0_0 .net "regoutA", 63 0, L_0x1830430;  1 drivers
v0x181d990_0 .net "regoutB", 63 0, L_0x1830b40;  1 drivers
v0x181da60_0 .net "regwrite", 0 0, v0x1819040_0;  1 drivers
v0x181df40_0 .net "resetl", 0 0, v0x181e730_0;  1 drivers
v0x181dfe0_0 .net "rm", 4 0, L_0x181eec0;  1 drivers
v0x181e0d0_0 .net "rn", 4 0, L_0x181f2b0;  1 drivers
v0x181e1c0_0 .net "signop", 2 0, v0x1819100_0;  1 drivers
v0x181e2b0_0 .net "startpc", 63 0, v0x181ebe0_0;  1 drivers
v0x181e370_0 .net "uncond_branch", 0 0, v0x18191c0_0;  1 drivers
v0x181e410_0 .net "zero", 0 0, L_0x1831350;  1 drivers
L_0x181ee20 .part v0x181bdd0_0, 0, 5;
L_0x181eec0 .part v0x181bdd0_0, 5, 5;
L_0x181efb0 .part v0x181bdd0_0, 28, 1;
L_0x181f050 .part v0x181bdd0_0, 0, 5;
L_0x181f1e0 .part v0x181bdd0_0, 16, 5;
L_0x181f2b0 .functor MUXZ 5, L_0x181f1e0, L_0x181f050, L_0x181efb0, C4<>;
L_0x181f430 .part v0x181bdd0_0, 21, 11;
L_0x181f520 .part v0x181ab30_0, 2, 1;
L_0x181f610 .part v0x181ab30_0, 3, 1;
L_0x181f7a0 .part v0x181b4c0_0, 2, 1;
L_0x181f960 .part v0x181b4c0_0, 3, 1;
L_0x181fb60 .part v0x181acb0_0, 0, 1;
L_0x181fc70 .part v0x181c060_0, 0, 1;
L_0x181fd10 .part v0x181b4c0_0, 0, 1;
L_0x1830d30 .part v0x181c060_0, 0, 1;
L_0x1830ec0 .part v0x181bdd0_0, 0, 26;
L_0x1831490 .part v0x181c060_0, 1, 1;
L_0x1831530 .part v0x181ab30_0, 0, 1;
L_0x1831670 .part v0x181ab30_0, 1, 1;
L_0x1831710 .part v0x181ab30_0, 2, 1;
L_0x18315d0 .part v0x181ab30_0, 3, 1;
S_0x1810c50 .scope module, "ALU" "ALU" 3 250, 4 10 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 64 "BusA";
    .port_info 3 /INPUT 64 "BusB";
    .port_info 4 /INPUT 4 "ALUCtrl";
    .port_info 5 /INPUT 1 "Clk";
v0x1810f10_0 .net "ALUCtrl", 3 0, v0x181b420_0;  1 drivers
v0x1811010_0 .net "BusA", 63 0, v0x1812100_0;  alias, 1 drivers
v0x18110f0_0 .net "BusB", 63 0, v0x18131e0_0;  alias, 1 drivers
v0x18111b0_0 .var "BusW", 63 0;
v0x1811290_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x18113a0_0 .net "Zero", 0 0, L_0x1831350;  alias, 1 drivers
L_0x7ff681c9b2e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1811460_0 .net/2u *"_ivl_0", 63 0, L_0x7ff681c9b2e8;  1 drivers
v0x1811540_0 .net *"_ivl_2", 0 0, L_0x18310d0;  1 drivers
L_0x7ff681c9b330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1811600_0 .net/2s *"_ivl_4", 1 0, L_0x7ff681c9b330;  1 drivers
L_0x7ff681c9b378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18116e0_0 .net/2s *"_ivl_6", 1 0, L_0x7ff681c9b378;  1 drivers
v0x18117c0_0 .net *"_ivl_8", 1 0, L_0x18311c0;  1 drivers
E_0x1791570 .event edge, v0x1810f10_0, v0x18110f0_0, v0x1811010_0;
L_0x18310d0 .cmp/eq 64, v0x18111b0_0, L_0x7ff681c9b2e8;
L_0x18311c0 .functor MUXZ 2, L_0x7ff681c9b378, L_0x7ff681c9b330, L_0x18310d0, C4<>;
L_0x1831350 .part L_0x18311c0, 0, 1;
S_0x1811960 .scope module, "ALUA" "Mux3to1" 3 246, 5 1 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0x1811bf0_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1811cb0_0 .net "ctrl", 1 0, v0x1814870_0;  alias, 1 drivers
L_0x7ff681c9b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1811d70_0 .net "en", 0 0, L_0x7ff681c9b2a0;  1 drivers
v0x1811e10_0 .net "in1", 63 0, v0x181b900_0;  1 drivers
v0x1811ef0_0 .net "in2", 63 0, v0x1815370_0;  alias, 1 drivers
v0x1812020_0 .net "in3", 63 0, v0x181aa90_0;  1 drivers
v0x1812100_0 .var "out", 63 0;
E_0x17fb0e0 .event edge, v0x1811cb0_0, v0x1811e10_0, v0x1811ef0_0, v0x1812020_0;
S_0x18122c0 .scope module, "ALUB" "Mux3to1" 3 242, 5 1 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0x18125c0_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x18126d0_0 .net "ctrl", 1 0, v0x1814930_0;  alias, 1 drivers
L_0x7ff681c9b258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x18127b0_0 .net "en", 0 0, L_0x7ff681c9b258;  1 drivers
v0x1812850_0 .net "in1", 63 0, v0x181b9d0_0;  1 drivers
v0x1812930_0 .net "in2", 63 0, v0x1815370_0;  alias, 1 drivers
v0x1812a40_0 .net "in3", 63 0, v0x181aa90_0;  alias, 1 drivers
v0x1812b10_0 .var "out", 63 0;
E_0x1812550 .event edge, v0x18126d0_0, v0x1812850_0, v0x1811ef0_0, v0x1812020_0;
S_0x1812cf0 .scope module, "ALUB_in1_src" "Mux2to1" 3 238, 6 1 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0x1812f40_0 .net "ctrl", 0 0, v0x181b270_0;  1 drivers
v0x1813020_0 .net "in1", 63 0, v0x1812b10_0;  alias, 1 drivers
v0x1813110_0 .net "in2", 63 0, v0x181b670_0;  1 drivers
v0x18131e0_0 .var "out", 63 0;
E_0x1791a60 .event edge, v0x1812f40_0, v0x1812b10_0, v0x1813110_0;
S_0x1813360 .scope module, "DataMemory" "DataMemory" 3 258, 7 5 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x1813b30_0 .net "Address", 63 0, v0x181aa90_0;  alias, 1 drivers
v0x1813c60_0 .net "Clock", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1813d20_0 .net "MemoryRead", 0 0, L_0x1831530;  1 drivers
v0x1813dc0_0 .net "MemoryWrite", 0 0, L_0x1831670;  1 drivers
v0x1813e60_0 .var "ReadData", 63 0;
v0x1813f90_0 .net "WriteData", 63 0, v0x181af30_0;  1 drivers
v0x1814070 .array "memBank", 0 1023, 7 0;
E_0x1813670 .event posedge, v0x1811290_0;
E_0x18136f0/0 .event edge, v0x1813d20_0, v0x1812020_0;
E_0x18136f0/1 .event posedge, v0x1811290_0;
E_0x18136f0 .event/or E_0x18136f0/0, E_0x18136f0/1;
S_0x1813750 .scope task, "initset" "initset" 7 16, 7 16 0, S_0x1813360;
 .timescale -9 -12;
v0x1813950_0 .var "addr", 63 0;
v0x1813a50_0 .var "data", 63 0;
TD_ProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x1813950_0;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %load/vec4 v0x1813a50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1813950_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x1814070, 4, 0;
    %end;
S_0x1814230 .scope module, "FU" "ForwardingUnit" 3 188, 8 1 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ForwardA";
    .port_info 1 /OUTPUT 2 "ForwardB";
    .port_info 2 /INPUT 1 "Branching";
    .port_info 3 /INPUT 1 "EXMEM_RegWrite";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite";
    .port_info 5 /INPUT 5 "EXMEM_WriteRegister";
    .port_info 6 /INPUT 5 "MEMWB_WriteRegister";
    .port_info 7 /INPUT 5 "IDEX_rm";
    .port_info 8 /INPUT 5 "IDEX_rn";
    .port_info 9 /INPUT 1 "Clk";
v0x1814570_0 .net "Branching", 0 0, L_0x181fa50;  1 drivers
v0x1814650_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1814710_0 .net "EXMEM_RegWrite", 0 0, L_0x181fb60;  1 drivers
v0x18147b0_0 .net "EXMEM_WriteRegister", 4 0, v0x181ad70_0;  1 drivers
v0x1814870_0 .var "ForwardA", 1 0;
v0x1814930_0 .var "ForwardB", 1 0;
v0x18149d0_0 .net "IDEX_rm", 4 0, v0x181baa0_0;  1 drivers
v0x1814a90_0 .net "IDEX_rn", 4 0, v0x181bb70_0;  1 drivers
v0x1814b70_0 .net "MEMWB_RegWrite", 0 0, L_0x181fc70;  1 drivers
v0x1814c30_0 .net "MEMWB_WriteRegister", 4 0, v0x181c120_0;  1 drivers
E_0x1813590/0 .event edge, v0x1814a90_0, v0x18149d0_0, v0x1814c30_0, v0x18147b0_0;
E_0x1813590/1 .event edge, v0x1814b70_0, v0x1814710_0;
E_0x1813590/2 .event posedge, v0x1811290_0;
E_0x1813590 .event/or E_0x1813590/0, E_0x1813590/1, E_0x1813590/2;
S_0x1814eb0 .scope module, "Memory_WB_Mux" "Mux2to1" 3 254, 6 1 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0x18150c0_0 .net "ctrl", 0 0, L_0x1831490;  1 drivers
v0x18151a0_0 .net "in1", 63 0, v0x181bf70_0;  1 drivers
v0x1815280_0 .net "in2", 63 0, v0x181c230_0;  1 drivers
v0x1815370_0 .var "out", 63 0;
E_0x1815040 .event edge, v0x18150c0_0, v0x18151a0_0, v0x1815280_0;
S_0x1815500 .scope module, "PCLogic" "PCLogic" 3 268, 9 3 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Unconditional";
    .port_info 6 /INPUT 1 "WriteEn";
    .port_info 7 /INPUT 1 "Clk";
v0x1815730_0 .net "ALUZero", 0 0, v0x181ae60_0;  1 drivers
v0x1815810_0 .net "Branch", 0 0, L_0x1831710;  1 drivers
v0x18158d0_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1815970_0 .net "CurrPC", 63 0, v0x181cf90_0;  alias, 1 drivers
v0x1815a30_0 .var "NextPC", 63 0;
v0x1815b60_0 .net "SignExtImm64", 63 0, v0x181abf0_0;  1 drivers
v0x1815c40_0 .net "Unconditional", 0 0, L_0x18315d0;  1 drivers
v0x1815d00_0 .net "WriteEn", 0 0, v0x1819d20_0;  alias, 1 drivers
S_0x1815f10 .scope module, "RegisterFile" "RegisterFile" 3 228, 10 3 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x18161f0_0 .net "BusA", 63 0, L_0x1830430;  alias, 1 drivers
v0x18162f0_0 .net "BusB", 63 0, L_0x1830b40;  alias, 1 drivers
v0x18163d0_0 .net "BusW", 63 0, v0x1815370_0;  alias, 1 drivers
v0x1816470_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1816510_0 .net "RA", 4 0, L_0x181eec0;  alias, 1 drivers
v0x1816640_0 .net "RB", 4 0, L_0x181f2b0;  alias, 1 drivers
v0x1816720_0 .net "RW", 4 0, v0x181c120_0;  alias, 1 drivers
v0x18167e0_0 .net "RegWr", 0 0, L_0x1830d30;  1 drivers
v0x1816880_0 .net *"_ivl_0", 31 0, L_0x181fe60;  1 drivers
v0x1816960_0 .net *"_ivl_10", 63 0, L_0x18301f0;  1 drivers
v0x1816a40_0 .net *"_ivl_12", 6 0, L_0x18302c0;  1 drivers
L_0x7ff681c9b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1816b20_0 .net *"_ivl_15", 1 0, L_0x7ff681c9b0f0;  1 drivers
v0x1816c00_0 .net *"_ivl_18", 31 0, L_0x1830610;  1 drivers
L_0x7ff681c9b138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1816ce0_0 .net *"_ivl_21", 26 0, L_0x7ff681c9b138;  1 drivers
L_0x7ff681c9b180 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1816dc0_0 .net/2u *"_ivl_22", 31 0, L_0x7ff681c9b180;  1 drivers
v0x1816ea0_0 .net *"_ivl_24", 0 0, L_0x18307d0;  1 drivers
L_0x7ff681c9b1c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1816f60_0 .net/2u *"_ivl_26", 63 0, L_0x7ff681c9b1c8;  1 drivers
v0x1817040_0 .net *"_ivl_28", 63 0, L_0x1830910;  1 drivers
L_0x7ff681c9b018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1817120_0 .net *"_ivl_3", 26 0, L_0x7ff681c9b018;  1 drivers
v0x1817200_0 .net *"_ivl_30", 6 0, L_0x1830a00;  1 drivers
L_0x7ff681c9b210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18172e0_0 .net *"_ivl_33", 1 0, L_0x7ff681c9b210;  1 drivers
L_0x7ff681c9b060 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x18173c0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff681c9b060;  1 drivers
v0x18174a0_0 .net *"_ivl_6", 0 0, L_0x1830030;  1 drivers
L_0x7ff681c9b0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1817560_0 .net/2u *"_ivl_8", 63 0, L_0x7ff681c9b0a8;  1 drivers
v0x1817640_0 .var/i "i", 31 0;
v0x1817720 .array "registers", 0 31, 63 0;
E_0x1816170 .event negedge, v0x1811290_0;
L_0x181fe60 .concat [ 5 27 0 0], L_0x181eec0, L_0x7ff681c9b018;
L_0x1830030 .cmp/eq 32, L_0x181fe60, L_0x7ff681c9b060;
L_0x18301f0 .array/port v0x1817720, L_0x18302c0;
L_0x18302c0 .concat [ 5 2 0 0], L_0x181eec0, L_0x7ff681c9b0f0;
L_0x1830430 .functor MUXZ 64, L_0x18301f0, L_0x7ff681c9b0a8, L_0x1830030, C4<>;
L_0x1830610 .concat [ 5 27 0 0], L_0x181f2b0, L_0x7ff681c9b138;
L_0x18307d0 .cmp/eq 32, L_0x1830610, L_0x7ff681c9b180;
L_0x1830910 .array/port v0x1817720, L_0x1830a00;
L_0x1830a00 .concat [ 5 2 0 0], L_0x181f2b0, L_0x7ff681c9b210;
L_0x1830b40 .functor MUXZ 64, L_0x1830910, L_0x7ff681c9b1c8, L_0x18307d0, C4<>;
S_0x18178e0 .scope module, "SignExtender" "SignExtender" 3 234, 11 3 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
    .port_info 3 /INPUT 1 "Clk";
v0x1817b20_0 .var "BusImm", 63 0;
v0x1817c20_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1817ce0_0 .net "Ctrl", 2 0, v0x1819100_0;  alias, 1 drivers
v0x1817db0_0 .net "Imm26", 25 0, L_0x1830ec0;  1 drivers
v0x1817e90_0 .net "shift", 1 0, L_0x1830e20;  1 drivers
E_0x1817aa0 .event edge, v0x1811290_0;
L_0x1830e20 .part L_0x1830ec0, 21, 2;
S_0x1818040 .scope module, "branchPC" "BranchPC" 3 264, 9 21 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BranchPC";
    .port_info 1 /INPUT 64 "ExtendedImm";
    .port_info 2 /INPUT 64 "CurrentPC";
    .port_info 3 /INPUT 1 "Clk";
v0x18182a0_0 .var "BranchPC", 63 0;
v0x18183a0_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x1818460_0 .net "CurrentPC", 63 0, v0x181b580_0;  1 drivers
v0x1818530_0 .net "ExtendedImm", 63 0, v0x181b670_0;  alias, 1 drivers
E_0x1818220 .event edge, v0x1818460_0, v0x1813110_0;
S_0x18186b0 .scope module, "control" "control" 3 213, 12 19 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
    .port_info 11 /INPUT 1 "Clk";
v0x1818910_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x18189d0_0 .var "aluop", 3 0;
v0x1818ab0_0 .var "alusrc", 0 0;
v0x1818b50_0 .var "branch", 0 0;
v0x1818c10_0 .var "mem2reg", 0 0;
v0x1818d20_0 .var "memread", 0 0;
v0x1818de0_0 .var "memwrite", 0 0;
v0x1818ea0_0 .net "opcode", 10 0, L_0x181f430;  alias, 1 drivers
v0x1818f80_0 .var "reg2loc", 0 0;
v0x1819040_0 .var "regwrite", 0 0;
v0x1819100_0 .var "signop", 2 0;
v0x18191c0_0 .var "uncond_branch", 0 0;
E_0x1818890 .event edge, v0x1818ea0_0;
S_0x18193e0 .scope module, "hdu" "HazardDetectionUnit" 3 201, 13 3 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "PC_WriteEn";
    .port_info 1 /OUTPUT 1 "IFID_WriteEn";
    .port_info 2 /OUTPUT 1 "Stall_flush";
    .port_info 3 /INPUT 1 "IDEX_MemRead";
    .port_info 4 /INPUT 5 "IDEX_rd";
    .port_info 5 /INPUT 5 "IFID_rn";
    .port_info 6 /INPUT 5 "IFID_rm";
    .port_info 7 /INPUT 5 "IFID_rd";
    .port_info 8 /INPUT 1 "Clk";
v0x1819730_0 .net "Clk", 0 0, v0x181e590_0;  alias, 1 drivers
v0x18197f0_0 .net "IDEX_MemRead", 0 0, L_0x181fd10;  1 drivers
v0x18198b0_0 .net "IDEX_rd", 4 0, v0x181b840_0;  1 drivers
v0x18199a0_0 .var "IFID_WriteEn", 0 0;
v0x1819a60_0 .net "IFID_rd", 4 0, L_0x181ee20;  alias, 1 drivers
v0x1819b90_0 .net "IFID_rm", 4 0, L_0x181eec0;  alias, 1 drivers
v0x1819c50_0 .net "IFID_rn", 4 0, L_0x181f2b0;  alias, 1 drivers
v0x1819d20_0 .var "PC_WriteEn", 0 0;
v0x1819df0_0 .var "Stall_flush", 0 0;
E_0x18196a0 .event edge, v0x1816640_0, v0x1816510_0, v0x18198b0_0, v0x18197f0_0;
S_0x1819f90 .scope module, "imem" "InstructionMemory" 3 208, 14 3 0, S_0x1810a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x17f97d0 .param/l "MemSize" 0 14 5, +C4<00000000000000000000000000101000>;
P_0x17f9810 .param/l "T_rd" 0 14 4, +C4<00000000000000000000000000010100>;
v0x181a300_0 .net "Address", 63 0, v0x181cf90_0;  alias, 1 drivers
v0x181a410_0 .var "Data", 31 0;
E_0x181a280 .event edge, v0x1815970_0;
    .scope S_0x1814230;
T_3 ;
    %wait E_0x1813590;
    %load/vec4 v0x1814570_0;
    %inv;
    %load/vec4 v0x1814710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x18147b0_0;
    %load/vec4 v0x18149d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %inv;
    %load/vec4 v0x1814b70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x1814c30_0;
    %load/vec4 v0x18149d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814870_0, 4, 1;
    %load/vec4 v0x1814570_0;
    %inv;
    %load/vec4 v0x1814710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x18147b0_0;
    %load/vec4 v0x18149d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814870_0, 4, 1;
    %load/vec4 v0x1814570_0;
    %inv;
    %load/vec4 v0x1814710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x18147b0_0;
    %load/vec4 v0x1814a90_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %inv;
    %and;
    %load/vec4 v0x1814b70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x1814c30_0;
    %load/vec4 v0x1814a90_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814930_0, 4, 1;
    %load/vec4 v0x1814570_0;
    %inv;
    %load/vec4 v0x1814710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x18147b0_0;
    %load/vec4 v0x1814a90_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814930_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18193e0;
T_4 ;
    %wait E_0x18196a0;
    %load/vec4 v0x18197f0_0;
    %load/vec4 v0x18198b0_0;
    %load/vec4 v0x1819c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x18198b0_0;
    %load/vec4 v0x1819b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1819d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18199a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1819df0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1819d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18199a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1819df0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1819f90;
T_5 ;
    %wait E_0x181a280;
    %load/vec4 v0x181a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 2432697313, 0, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2432698338, 0, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 369098754, 0, 32;
    %store/vec4 v0x181a410_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18186b0;
T_6 ;
    %wait E_0x1818890;
    %load/vec4 v0x1818ea0_0;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 1161, 1, 11;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 1673, 1, 11;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 1687, 3, 11;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 3, 3, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 7, 3, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %vpi_call 12 131 "$display", "Branch" {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818ab0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1818c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1819040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1818de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18191c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x18189d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1819100_0, 0;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1815f10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1817640_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1817640_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x1817640_0;
    %store/vec4a v0x1817720, 4, 0;
    %load/vec4 v0x1817640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1817640_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1815f10;
T_8 ;
    %wait E_0x1813670;
    %vpi_call 10 22 "$display", "reg1: %d, reg2: %d", &A<v0x1817720, 1>, &A<v0x1817720, 2> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x1815f10;
T_9 ;
    %wait E_0x1816170;
    %load/vec4 v0x18167e0_0;
    %load/vec4 v0x1816720_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1000, 0;
    %load/vec4 v0x18163d0_0;
    %load/vec4 v0x1816720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1817720, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x18178e0;
T_10 ;
    %wait E_0x1817aa0;
    %load/vec4 v0x1817ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x1817db0_0;
    %parti/s 1, 21, 6;
    %replicate 53;
    %load/vec4 v0x1817db0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x1817db0_0;
    %parti/s 1, 20, 6;
    %replicate 56;
    %load/vec4 v0x1817db0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x1817db0_0;
    %parti/s 1, 25, 6;
    %replicate 39;
    %load/vec4 v0x1817db0_0;
    %parti/s 25, 0, 2;
    %inv;
    %addi 1, 0, 25;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x1817db0_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x1817db0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x1817e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x1817db0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1817db0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1817db0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x1817db0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x1817b20_0, 0, 64;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1812cf0;
T_11 ;
    %wait E_0x1791a60;
    %load/vec4 v0x1812f40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1813020_0;
    %assign/vec4 v0x18131e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1812f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1813110_0;
    %assign/vec4 v0x18131e0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x18122c0;
T_12 ;
    %wait E_0x1812550;
    %load/vec4 v0x18126d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1812850_0;
    %assign/vec4 v0x1812b10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x18126d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1812930_0;
    %assign/vec4 v0x1812b10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x18126d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x1812a40_0;
    %assign/vec4 v0x1812b10_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1811960;
T_13 ;
    %wait E_0x17fb0e0;
    %load/vec4 v0x1811cb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1811e10_0;
    %assign/vec4 v0x1812100_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1811cb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1811ef0_0;
    %assign/vec4 v0x1812100_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1811cb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x1812020_0;
    %assign/vec4 v0x1812100_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1810c50;
T_14 ;
    %wait E_0x1791570;
    %load/vec4 v0x1810f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x1811010_0;
    %load/vec4 v0x18110f0_0;
    %and;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x1811010_0;
    %load/vec4 v0x18110f0_0;
    %or;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x1811010_0;
    %load/vec4 v0x18110f0_0;
    %add;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x1811010_0;
    %load/vec4 v0x18110f0_0;
    %sub;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x18110f0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x18110f0_0;
    %assign/vec4 v0x18111b0_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1814eb0;
T_15 ;
    %wait E_0x1815040;
    %load/vec4 v0x18150c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x18151a0_0;
    %assign/vec4 v0x1815370_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x18150c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x1815280_0;
    %assign/vec4 v0x1815370_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1813360;
T_16 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1813950_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x1813a50_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0x1813750;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x1813950_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x1813a50_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0x1813750;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x1813950_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x1813a50_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0x1813750;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x1813950_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x1813a50_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0x1813750;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x1813950_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1813a50_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0x1813750;
    %join;
    %end;
    .thread T_16;
    .scope S_0x1813360;
T_17 ;
    %wait E_0x18136f0;
    %load/vec4 v0x1813d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x1813b30_0;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x1814070, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1813e60_0, 4, 5;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1813360;
T_18 ;
    %wait E_0x1813670;
    %load/vec4 v0x1813dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x1813b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
    %load/vec4 v0x1813f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1813b30_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1814070, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1818040;
T_19 ;
    %wait E_0x1818220;
    %load/vec4 v0x1818460_0;
    %load/vec4 v0x1818530_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x18182a0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1815500;
T_20 ;
    %wait E_0x1813670;
    %load/vec4 v0x1815d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1815810_0;
    %load/vec4 v0x1815730_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1815c40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.2, 9;
    %load/vec4 v0x1815b60_0;
    %store/vec4 v0x1815a30_0, 0, 64;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1815970_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1815a30_0, 0, 64;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1815970_0;
    %store/vec4 v0x1815a30_0, 0, 64;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1810a10;
T_21 ;
    %wait E_0x1816170;
    %load/vec4 v0x181df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x181d580_0;
    %assign/vec4 v0x181cf90_0, 0;
    %load/vec4 v0x181d1a0_0;
    %assign/vec4 v0x181d270_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x181e2b0_0;
    %assign/vec4 v0x181cf90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1810a10;
T_22 ;
    %wait E_0x1813670;
    %vpi_call 3 127 "$display", "Instruction: %h", v0x181d1a0_0 {0 0 0};
    %vpi_call 3 128 "$display", "Current PC: %h", v0x181cf90_0 {0 0 0};
    %load/vec4 v0x181df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x181bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x181cf90_0;
    %assign/vec4 v0x181bc40_0, 0;
    %load/vec4 v0x181d1a0_0;
    %assign/vec4 v0x181bdd0_0, 0;
    %load/vec4 v0x181d1a0_0;
    %assign/vec4 v0x181be90_0, 0;
T_22.2 ;
    %load/vec4 v0x181a9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x181da60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b760_0, 4, 5;
    %load/vec4 v0x181d310_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b760_0, 4, 5;
    %load/vec4 v0x181cdf0_0;
    %assign/vec4 v0x181b270_0, 0;
    %load/vec4 v0x181bdd0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x181b840_0, 0;
    %load/vec4 v0x181d3e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %load/vec4 v0x181d4b0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %load/vec4 v0x181cec0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %load/vec4 v0x181e370_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %load/vec4 v0x181cc60_0;
    %assign/vec4 v0x181b420_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b760_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b760_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181b270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x181b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x181b4c0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x181b420_0, 0;
T_22.5 ;
    %load/vec4 v0x181bc40_0;
    %assign/vec4 v0x181b580_0, 0;
    %load/vec4 v0x181d8c0_0;
    %assign/vec4 v0x181b900_0, 0;
    %load/vec4 v0x181d990_0;
    %assign/vec4 v0x181b9d0_0, 0;
    %load/vec4 v0x181d0d0_0;
    %assign/vec4 v0x181b670_0, 0;
    %load/vec4 v0x181d1a0_0;
    %parti/s 11, 21, 6;
    %assign/vec4 v0x181b190_0, 0;
    %load/vec4 v0x181dfe0_0;
    %assign/vec4 v0x181baa0_0, 0;
    %load/vec4 v0x181e0d0_0;
    %assign/vec4 v0x181bb70_0, 0;
    %load/vec4 v0x181b760_0;
    %assign/vec4 v0x181acb0_0, 0;
    %load/vec4 v0x181b4c0_0;
    %assign/vec4 v0x181ab30_0, 0;
    %load/vec4 v0x181d580_0;
    %assign/vec4 v0x181abf0_0, 0;
    %load/vec4 v0x181e410_0;
    %assign/vec4 v0x181ae60_0, 0;
    %load/vec4 v0x181cd20_0;
    %assign/vec4 v0x181aa90_0, 0;
    %load/vec4 v0x181b9d0_0;
    %assign/vec4 v0x181af30_0, 0;
    %load/vec4 v0x181b840_0;
    %assign/vec4 v0x181ad70_0, 0;
    %load/vec4 v0x181a840_0;
    %assign/vec4 v0x181abf0_0, 0;
    %load/vec4 v0x181acb0_0;
    %assign/vec4 v0x181c060_0, 0;
    %load/vec4 v0x181d030_0;
    %assign/vec4 v0x181c230_0, 0;
    %load/vec4 v0x181aa90_0;
    %assign/vec4 v0x181bf70_0, 0;
    %load/vec4 v0x181ad70_0;
    %assign/vec4 v0x181c120_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x17cda70;
T_23 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x17cda70;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181e730_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x181ebe0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x181eb20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x181e650_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x181ed60_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181e730_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x181ebe0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181e730_0, 0, 1;
T_24.0 ;
    %load/vec4 v0x181e8a0_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_24.1, 5;
    %delay 120000, 0;
    %jmp T_24.0;
T_24.1 ;
    %delay 120000, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x17cda70;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181e590_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x17cda70;
T_26 ;
    %delay 60000, 0;
    %load/vec4 v0x181e590_0;
    %inv;
    %store/vec4 v0x181e590_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x181e590_0;
    %inv;
    %store/vec4 v0x181e590_0, 0, 1;
    %load/vec4 v0x181e650_0;
    %addi 1, 0, 8;
    %store/vec4 v0x181e650_0, 0, 8;
    %vpi_call 2 114 "$display", " " {0 0 0};
    %vpi_call 2 115 "$display", "CLOCK: %d", v0x181e650_0 {0 0 0};
    %load/vec4 v0x181ed60_0;
    %addi 1, 0, 16;
    %store/vec4 v0x181ed60_0, 0, 16;
    %jmp T_26;
    .thread T_26;
    .scope S_0x17cda70;
T_27 ;
    %wait E_0x17918d0;
    %load/vec4 v0x181ed60_0;
    %cmpi/e 32, 0, 16;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 123 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Processor_tb.v";
    "Processor.v";
    "./ALU.v";
    "./3To1Mux.v";
    "./2To1Mux.v";
    "./DataMemory.v";
    "./ForwardingUnitSequential.v";
    "./PC.v";
    "./RegisterFile.v";
    "./SignExtender.v";
    "./Controller.v";
    "./HazardDetectionUnit.v";
    "./InstructionMemory.v";
