==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop10 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off backprop/backprop_loop1 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_input_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_second_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_output_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights2 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights3 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations2 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.941 MB.
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/backprop/backprop.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.67 seconds; current allocated memory: 232.586 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 977 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 559 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_input_layer' (data/benchmarks/backprop/backprop.c:57:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_second_layer' (data/benchmarks/backprop/backprop.c:75:0)
INFO: [HLS 214-178] Inlining function 'add_bias_to_activations' into 'matrix_vector_product_with_bias_output_layer' (data/benchmarks/backprop/backprop.c:93:0)
INFO: [HLS 214-178] Inlining function 'RELU' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-178] Inlining function 'soft_max' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-178] Inlining function 'take_difference' into 'backprop' (data/benchmarks/backprop/backprop.c:337:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< add_bias_to_activations_loop1> at data/benchmarks/backprop/backprop.c:48:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< take_difference_loop1> at data/benchmarks/backprop/backprop.c:114:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< soft_max_loop2> at data/benchmarks/backprop/backprop.c:27:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< soft_max_loop1> at data/benchmarks/backprop/backprop.c:22:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< RELU_loop1> at data/benchmarks/backprop/backprop.c:36:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< backprop_loop1_1> at data/benchmarks/backprop/backprop.c:359:9 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.86 seconds; current allocated memory: 234.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 234.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.914 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_second_layer.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_output_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'matrix_vector_product_with_bias_input_layer.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'backprop'.
INFO: [XFORM 203-102] Automatically partitioning small array 'activations3' (data/benchmarks/backprop/backprop.c:342) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_difference' (data/benchmarks/backprop/backprop.c:348) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'activations3' (data/benchmarks/backprop/backprop.c:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_difference' (data/benchmarks/backprop/backprop.c:348) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 260.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 438.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backprop' ...
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l' to 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_input_layer.1' to 'matrix_vector_product_with_bias_input_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_' to 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_second_layer.1' to 'matrix_vector_product_with_bias_second_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_' to 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_output_layer.1' to 'matrix_vector_product_with_bias_output_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations2.1' to 'get_oracle_activations2_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations1.1' to 'get_oracle_activations1_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_delta_matrix_weights1.1' to 'get_delta_matrix_weights1_1'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1' to 'update_weights_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_backprop_loop1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'backprop_loop1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'backprop_loop1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 440.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 441.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 31, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 441.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 441.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 441.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 31, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_bias_to_activations_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' (loop 'add_bias_to_activations_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('activations2_2_write_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) of variable 'add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105 on local variable 'activations2_2' and 'load' operation 64 bit ('activations2_2_load_1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) on local variable 'activations2_2'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' (loop 'add_bias_to_activations_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('activations2_2_write_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) of variable 'add_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105 on local variable 'activations2_2' and 'load' operation 64 bit ('activations2_2_load_1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105) on local variable 'activations2_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'add_bias_to_activations_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 443.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_RELU_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_RELU_loop12' (loop 'RELU_loop1'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) and 'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 30, loop 'RELU_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 444.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 444.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_soft_max_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'soft_max_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_soft_max_loop1' (loop 'soft_max_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln18', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373) of variable 'sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373 on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 and 'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373.
WARNING: [HLS 200-880] The II Violation in module 'backprop_Pipeline_soft_max_loop1' (loop 'soft_max_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln18', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373) of variable 'sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373 on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 and 'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'soft_max_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_soft_max_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'soft_max_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'soft_max_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop_Pipeline_take_difference_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'take_difference_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'take_difference_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 445.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 446.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 446.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 446.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 447.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 447.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 447.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 447.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 451.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 451.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 452.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 452.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_backprop_loop1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_backprop_loop1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 453.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_input_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 454.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop1' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 456.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 457.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_second_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 458.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop11' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s' pipeline 'add_bias_to_activations_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 461.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_output_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 462.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_RELU_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_RELU_loop12' pipeline 'RELU_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_RELU_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 464.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_soft_max_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_soft_max_loop1' pipeline 'soft_max_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_soft_max_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_soft_max_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_soft_max_loop2' pipeline 'soft_max_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_soft_max_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 467.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop_Pipeline_take_difference_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backprop_Pipeline_take_difference_loop1' pipeline 'take_difference_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop_Pipeline_take_difference_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 469.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 472.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 473.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 480.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_targets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backprop' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop'.
INFO: [RTMG 210-278] Implementing memory 'backprop_activations1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_dactivations1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 489.910 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 494.184 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 502.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for backprop.
INFO: [VLOG 209-307] Generating Verilog RTL for backprop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 167.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.75 seconds. CPU system time: 0.93 seconds. Elapsed time: 14.52 seconds; current allocated memory: 275.801 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file data/base_instances/BACKPROP/solution0/impl/export.dcp
INFO: [HLS 200-802] Generated output file data/base_instances/BACKPROP/solution0/impl/export.veo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 315.82 seconds. CPU system time: 16.26 seconds. Elapsed time: 650.39 seconds; current allocated memory: 9.820 MB.
