#---------------------------------------------------------------------
# start session at Fri Dec 23 14:37:03 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.8GBytes 2.4GHz 64bits mode pid 17314 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0
error UI19: Cannot open file '/home/vlsi/Desktop/multipliers_project/sequential/work/flow_scripts/0'.
error UI3: Specify a valid file list value for '-files' .
Nitro-SoC> source flow_scripts/0_import.tcl 

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 155M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 155M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/multipliers_project/sequential/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/multipliers_project/sequential/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/multipliers_project/sequential/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 159M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/multipliers_project/sequential/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 166M, CVMEM - 1686M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/multipliers_project/sequential/verilog/demo_integrationMult.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/multipliers_project/sequential/verilog/demo_integrationMult.syn.v'.
warning SDB78: Removed 1 floating nets in hier 'sequentialmultiplier'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
info VLOG2: Parsed 10 modules.
info SDB3: Top design set to 'integrationMult'.
warning SDB29: After linking, there are 3 dont_modify and 3 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1686M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/multipliers_project/sequential/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 171M, CVMEM - 1686M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 49 objects (out of 49 objects)
info UI49: 47 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 490 horizontal track starting at 0 with step 0.1400
info UI49: creating 358 vertical track starting at 0 with step 0.1900
info UI49: creating 490 horizontal track starting at 0 with step 0.1400
info UI49: creating 243 vertical track starting at 0 with step 0.2800
info UI49: creating 245 horizontal track starting at 0 with step 0.2800
info UI49: creating 243 vertical track starting at 0 with step 0.2800
info UI49: creating 86 horizontal track starting at 0 with step 0.8000
info UI49: creating 85 vertical track starting at 0 with step 0.8000
info UI49: creating 43 horizontal track starting at 0 with step 1.6000
info UI49: creating 42 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 47     | 47              | 
|-------+--------+-----------------|
| VSS   | 47     | 47              | 
|-------+--------+-----------------|
| Total | 94     | 94              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| VDD   | 24     | 24    | 
|-------+--------+-------|
| Total | 48     | 48    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 24     | 24    | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| Total | 48     | 48    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 24     | 24    | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| Total | 48     | 48    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1686M, PVMEM - 1778M)
info UI34: no objects were found for 'GND'
PGR_WARN: Ignoring last 1 widths
PGR_WARN: Ignored 1 last specified spaces
warning PGR169: Trying to create power ring.   location: (3200 3200)
------------------------------------------
|             Created wires              |
|-------+--------+------+--------+-------|
|       | metal5 | via5 | metal6 | Total | 
|-------+--------+------+--------+-------|
| VDD   | 2      | 4    | 2      | 8     | 
|-------+--------+------+--------+-------|
| Total | 2      | 4    | 2      | 8     | 
------------------------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1686M, PVMEM - 1778M)
info UI34: no objects were found for 'GND'
PGR_WARN: Ignoring last 1 widths
PGR_WARN: Pattern step is set into 9400
warning PGR151: Spacing for net VDD has been set into 8000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 144    | 144   | 
|-------+--------+-------|
| Total | 144    | 144   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 72     | 72    | 
|-------+--------+-------|
| Total | 72     | 72    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 72     | 72    | 
|-------+--------+-------|
| Total | 72     | 72    | 
--------------------------

PGR_WARN: Checked 72 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1686M, PVMEM - 1778M)
Inserting PG vias in partition integrationMult
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
warning PGR195: Detected routing obstacle or existing via.   location: (1800 1800 3200 3200)
warning PGR195: Detected routing obstacle or existing via.   location: (677000 1800 678400 3200)
warning PGR195: Detected routing obstacle or existing via.   location: (1800 682800 3200 684200)
warning PGR195: Detected routing obstacle or existing via.   location: (677000 682800 678400 684200)
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                    PG wire stats in partition integrationMult                                    |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 48     | 0      | 0      | 0      | 146    | 2      | 0      | 0      | 0      | 0       | 196   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 1680   | 0      | 0      | 0      | 4      | 0      | 0      | 0      | 0      | 0       | 1684  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                            PG via insertion stats in partition integrationMult                            |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 1680 | 1680 | 1680 | 1680 | 0    | 0    | 0    | 0    | 0    | 1680       | 6720  | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1717M, PVMEM - 1778M)
info PGR187: Wire trimmed.   location: (10000 359150 11900 360850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 359150 669300 360850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 51150 11900 52850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 51150 669300 52850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 79150 11900 80850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 79150 669300 80850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 107150 11900 108850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 107150 669300 108850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 135150 11900 136850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 135150 669300 136850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 163150 11900 164850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 163150 669300 164850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 191150 11900 192850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 191150 669300 192850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 219150 11900 220850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 219150 669300 220850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 247150 11900 248850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 247150 669300 248850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 275150 11900 276850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 275150 669300 276850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 303150 11900 304850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 303150 669300 304850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 331150 11900 332850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 331150 669300 332850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 23150 11900 24850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 23150 669300 24850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 387150 11900 388850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 387150 669300 388850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 415150 11900 416850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 415150 669300 416850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 443150 11900 444850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 443150 669300 444850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 471150 11900 472850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 471150 669300 472850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 499150 11900 500850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 499150 669300 500850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 527150 11900 528850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 527150 669300 528850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 555150 11900 556850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 555150 669300 556850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 583150 11900 584850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 583150 669300 584850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 611150 11900 612850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 611150 669300 612850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 639150 11900 640850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 639150 669300 640850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 667150 11900 668850) on layer metal1
info PGR187: Wire trimmed.   location: (661900 667150 669300 668850) on layer metal1
Net 'VDD' has no tails
No tails removed from net 'VDD'
Trimmed 24 wires in net 'VDD'
info PGR187: Wire trimmed.   location: (10000 345150 669300 346850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 37150 669300 38850) on layer metal1
Discovered 24 tail wires and vias in net 'VSS'
Removed 24 tail wires and vias from net 'VSS'
No wires in net 'VSS' need trimming

Discovered 24 tail wires and vias in PG nets in partition 'integrationMult'
Removed 24 tail wires and vias from PG nets in partition 'integrationMult'
Trimmed 24 PG wires in partition 'integrationMult'

info UI: 100 (out of 144) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1717M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1717M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition integrationMult (started at Fri Dec 23 14:37:51 2022)
warning PLC2012: The port 'reset' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
warning PLC2012: The port 'en' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 5.363605e+07
Report 'placement': Placement Report
Generated on Fri Dec 23 14:37:53 2022
  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  |========== 4
50  |======================================================================== 27
55  |============= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 1 sec (CPU time: 1 sec; MEM: RSS - 183M, CVMEM - 1686M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:37:53 2022)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.1 (0.3 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | -                | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground width | -                | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 186M, CVMEM - 1686M, PVMEM - 1992M)
info Found 1099 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 53.2835%, utilization with cell bloats 53.2835%.
info DP116: Legalizer has initial 1099 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 1099 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1099, cells moved: 1099, total movement: 743.039, max movement: 2.69443, average movement: 0.676105.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1099. First few cells with largest displacements:
info DP110: 2.69 rows, from {225370 367908, N} to {257000 374000, N}, cell SM/res_reg[2].
info DP110: 2.60 rows, from {509168 631524, N} to {540100 626000, N}, cell SM/result_reg[50].
info DP110: 2.59 rows, from {41572 490690, N} to {10000 486000, N}, cell outB/out_reg[31].
info DP110: 2.57 rows, from {194958 647766, N} to {224700 654000, N}, cell outB/out_reg[25].
info DP110: 2.54 rows, from {213756 279734, N} to {245600 276000, FS}, cell outA/out_reg[9].
info DP111: Legalization summary: total movable cells: 1099, cells moved: 1099, total movement: 743.039, max movement: 2.69443, average movement: 0.676105.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1099                | 1099        | 743.039                | 2.69443      | 0.676105         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 188M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 131 pins (out of 131).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 490
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 358
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 490
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 243
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 245
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 243
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 86
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 85
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 43
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 42
info Checking partition 'integrationMult' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 490
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 358
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 490
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 243
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 245
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 243
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 86
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 85
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 43
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 42
info Check pin placement
    Total pins: 131
info Check completed.
    Total violations: 6
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 3     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 3     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 190M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 76    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 7     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 94    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 47    | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 47    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 47    | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 0     | Passed  | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 1     | Warning | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 5     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 5     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 190M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/floorplan.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Fri Dec 23 14:37:53 2022
  
-----------------------------------------------------------------------------------------------
|                                       Error Messages                                        |
|------------+--------------------+-----------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                           | 
|------------+--------------------+-----------------------------------------------------------|
| UI19       | 1                  | Cannot open file '/home/vlsi/Desktop/multipliers_project/ | 
|            |                    | sequential/work/flow_scripts/0'.                          | 
|------------+--------------------+-----------------------------------------------------------|
| UI3        | 1                  | Specify a valid file list value for '-files' %3.          | 
-----------------------------------------------------------------------------------------------

Total number of error messages:  2

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 1 sec (CPU time: 1 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 490 horizontal track starting at 900 with step 1400
info UI49: creating 358 vertical track starting at 1450 with step 1900
info UI49: creating 490 horizontal track starting at 900 with step 1400
info UI49: creating 243 vertical track starting at 2550 with step 2800
info UI49: creating 245 horizontal track starting at 2300 with step 2800
info UI49: creating 243 vertical track starting at 2550 with step 2800
info UI49: creating 86 horizontal track starting at 2700 with step 8000
info UI49: creating 85 vertical track starting at 2950 with step 8000
info UI49: creating 43 horizontal track starting at 10700 with step 16000
info UI49: creating 42 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/multipliers_project/sequential/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/multipliers_project/sequential/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI33: performed read constraints of /home/vlsi/Desktop/multipliers_project/sequential/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/import.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1686M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1099 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    6     Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        265   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 7     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       94    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 7     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  94    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  47    Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  47    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       47    Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              0     Passed  The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             1     Warning The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    5     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   5     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Fri Dec 23 14:37:53 2022
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 integrationMult  -  -   2311.54   4338.19        2311.54      53.2835               49.5 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Fri Dec 23 14:37:53 2022
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Fri Dec 23 14:37:53 2022
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Fri Dec 23 14:37:53 2022
  
                  USER CONSTRAINTS                  
                      MODE default MODE new_mode Total 
 create_clock         0            1             1 
 set_input_delay      0            1             1 
 set_output_delay     0            1             1 
 set_input_transition 0            1             1 
 set_load             0            1             1 
 set_false_path       0            1             1 
 group_path           0            3             3 
 Total                0            9             9 

NRF warning: There are 3 dont_modify nets and they won't be optimized
NRF info: Design has 53.2835 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1686M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Fri Dec 23 14:37:54 2022
  
-----------------------------------------------------------------------------------------------
|                                       Error Messages                                        |
|------------+--------------------+-----------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                           | 
|------------+--------------------+-----------------------------------------------------------|
| UI19       | 1                  | Cannot open file '/home/vlsi/Desktop/multipliers_project/ | 
|            |                    | sequential/work/flow_scripts/0'.                          | 
|------------+--------------------+-----------------------------------------------------------|
| UI3        | 1                  | Specify a valid file list value for '-files' %3.          | 
-----------------------------------------------------------------------------------------------

Total number of error messages:  2
  
-------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                           |
|------------+--------------------+-------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.        | 
|------------+--------------------+-------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                              | 
|------------+--------------------+-------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is   | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                     | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.              | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                            | 
|------------+--------------------+-------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value            | 
|            |                    | 'true'.                                                           | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB78      | 1                  | Removed 1 floating nets in hier 'sequentialmultiplier'. To        | 
|            |                    | keep the floating nets, please use 'read_verilog -keep_float      | 
|            |                    | ing_nets true'.                                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 3 dont_modify and 3 driverless           | 
|            |                    | nets.                                                             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of       | 
|            |                    | '4'                                                               | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR169     | 1                  | Trying to create power ring.   location: (3200 3200)              | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VDD has been set into 8000a.                      | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR195     | 7                  | Detected routing obstacle or existing via.   location: (1800 1800 | 
|            |                    | 3200 3200)                                                        | 
|------------+--------------------+-------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.   | 
|------------+--------------------+-------------------------------------------------------------------|
| PLC2012    | 3                  | The port 'reset' is not fixed.                                    | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top          | 
|            |                    | partition has been specified.                                     | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of            | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.         | 
-------------------------------------------------------------------------------------------------------

Total number of warning messages:  47
info UI33: performed source of flow_scripts/0_import.tcl for 3 sec (CPU time: 3 sec; MEM: RSS - 192M, CVMEM - 1686M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> write_db -file db/import.db
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/import.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> source flow_scripts/1_place.tcl 

#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1099 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 6     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 265   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 7     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 94    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
NRF info: Removing user path groups:
      I2R
      I2O
      R2O
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------

NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 1 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------

Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Fri Dec 23 14:38:30 2022
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 238M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock sysclk_new_mode (period - 4000 ps) data paths to 800.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.1n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 238M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 238M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:sysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------

Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 238M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition integrationMult
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Fri Dec 23 14:38:31 EET 2022

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Fri Dec 23 14:38:32 EET 2022

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Fri Dec 23 14:38:32 2022)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1813M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 1099 cell(s) (out of 1099 cell(s)) in partition integrationMult
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:32 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2311.54   | 4338.19        | 2311.54      | 53.2835               | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1813M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name max_utilization -value 55
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                     Current Parameter Values for 'config_place_timing'                                                                      |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value     | Default     | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | 55.000000 | -100.000000 | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal      | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none        | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false       | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false       | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |             |          |            |                             | 
|                                               | ta version of wire cap                                      |           |             |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
PLX-INFO: Maximum utilization is 55%
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition integrationMult (started at Fri Dec 23 14:38:32 2022)
info PLC1: Partition rectangle for integrationMult: 0 0 680200 686000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 47        | 16309      | 0            | 0           | 1099           | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 669300 668000
info PLC5: Placement Row-cut box: 10000 10000 669300 668000
info PLC6: Number of rows: 47
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 669300 668000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 1099 cells.
info PLX: 100%
info PLX: WMetric=43.879993 #=16 RunTime=0 
info PLX: WMetric=42.164467 #=28 RunTime=0 
info PLX: WMetric=38.318566 #=53 RunTime=0 
info PLX: WMetric=36.058668 #=81 RunTime=0 
info PLX: WMetric=35.068244 #=93 RunTime=0 
info PLX: WMetric=33.989307 #=109 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 220 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.101 WMetric=48.8 #=307 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.102 WMetric=46.2 #=366 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.149 WMetric=41.1 #=511 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.202 WMetric=32.9 #=645 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.721 WMetric=31.4 #=842 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.762 WMetric=31.4 #=886 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.690 WMetric=32.1 #=900 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.589 WMetric=33.1 #=914 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.515 WMetric=34.2 #=925 RunTime=0 Mem=[ 2G 131M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 220 cells.
info PLX: 100%
info PLX: FGS (   6.0,   7.0, 2.0) SMetric=0.764 WMetric=33.7 #=23 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.387 WMetric=40.4 #=87 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.181 WMetric=43.5 #=162 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.115 WMetric=44.2 #=245 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.330942e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 484 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.344 WMetric=36.8 #=33 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.750 WMetric=37.0 #=45 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.500 WMetric=43.4 #=101 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.227 WMetric=48.3 #=160 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.118 WMetric=49.3 #=250 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.253029e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1099 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.332 WMetric=41.2 #=32 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.594 WMetric=40.3 #=50 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.440 WMetric=44.2 #=95 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.322 WMetric=46.6 #=149 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.124 WMetric=47.6 #=237 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 7.918786e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Fri Dec 23 14:38:33 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [integrationMult] length units:    |
|                                angstrom                                |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 55468.9002  | 1202           | 66673618.0000 | 115717.2007 | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 33121.8364  | 825            | 27325515.0000 | 28017.0295  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 45959.0640  | 172            | 7904959.0000  | 24570.1764  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 65199.9865  | 74             | 4824799.0000  | 23464.9752  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 67684.6267  | 75             | 5076347.0000  | 24712.0805  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 384678.5357 | 56             | 21541998.0000 | 398441.5375 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  |========== 3
35  | 0
40  |=== 1
45  |====== 2
50  |============================== 9
55  |======================================================================== 21
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 1 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name max_utilization -value -100.000000
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Fri Dec 23 14:38:33 EET 2022

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:33 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2311.54   | 4338.19        | 2311.54      | 53.2835               | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 344M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 58.61185
info RPT: IPO: Target design utilization is 58.61185 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Fri Dec 23 14:38:33 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 8
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:720k] @ TA update
		Sized cells 11
		Moved cells 5
		Added buffers 3
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Fri Dec 23 14:38:33 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:33 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:33 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2324.84   | 4338.19        | 2324.84      | 53.59                 | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: IPO: Drc fixed. Design utilization is 53.59 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Fri Dec 23 14:38:33 2022)
		Sized cells 5
		Moved cells 3
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:35 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:35 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2327.23   | 4338.19        | 2327.23      | 53.6452               | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: IPO: Placement utilization at gplace is 53.6452 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object integrationMult -value 53.6452
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj integrationMult -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_place_timing'                                                                           |
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value       | Default     | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | -100.000000 | -100.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose     | normal      | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed        | initial     | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low         | none        | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false       | false       | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 58.611850   | -1.000000   | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true        | false       | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |             |             |          |            |                                      | 
|                                               | ta version of wire cap                                      |             |             |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true        | false       | true     | N/A        |                                      | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition integrationMult (started at Fri Dec 23 14:38:35 2022)
info PLC1: Partition rectangle for integrationMult: 0 0 680200 686000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 47        | 16309      | 1110         | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 669300 668000
info PLC5: Placement Row-cut box: 10000 10000 669300 668000
info PLC6: Number of rows: 47
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 669300 668000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 1 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 219 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.115 WMetric=55.9 TMetric=7.475e+05 #=164 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.077 WMetric=54.5 TMetric=7.241e+05 #=282 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.135 WMetric=49.7 TMetric=5.572e+05 #=408 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.325 WMetric=40.9 TMetric=4.826e+05 #=497 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.722 WMetric=39.8 TMetric=4.565e+05 #=619 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.700 WMetric=40.0 TMetric=4.885e+05 #=658 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.635 WMetric=40.6 TMetric=5.602e+05 #=673 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.536 WMetric=41.9 TMetric=5.623e+05 #=690 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.498 WMetric=43.8 TMetric=5.554e+05 #=701 RunTime=0 Mem=[ 2G 467M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 219 cells.
info PLX: 100%
info PLX: FGS (   6.0,   7.0, 2.0) SMetric=0.872 WMetric=44.8 TMetric=5.739e+05 #=284 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.458 WMetric=50.2 TMetric=6.345e+05 #=572 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.214 WMetric=53.2 TMetric=6.215e+05 #=810 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.121 WMetric=54.1 TMetric=6.187e+05 #=1007 RunTime=1 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.164090e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 500 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.705 WMetric=42.1 TMetric=7.445e+03 #=141 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.504 WMetric=44.7 TMetric=7.448e+03 #=282 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.553 WMetric=50.3 TMetric=7.451e+03 #=440 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.260 WMetric=54.7 TMetric=7.450e+03 #=602 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.109 WMetric=55.8 TMetric=7.450e+03 #=767 RunTime=2 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 9.183531e-02
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1110 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.631 WMetric=44.1 TMetric=7.436e+03 #=127 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.488 WMetric=45.0 TMetric=7.437e+03 #=259 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.517 WMetric=47.5 TMetric=7.437e+03 #=359 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.383 WMetric=49.2 TMetric=7.436e+03 #=531 RunTime=2 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.104 WMetric=50.6 TMetric=7.436e+03 #=700 RunTime=5 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 3.187857e-02
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 742
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 0
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 0 (0) @ 0.9
GRCB: Utilization 53%; Placeable area 4338.2; Cell area 2327.2; Area available for bloating 1577.1
GRCB: Congested area 0% 
GRCB: Total number of local terms 2015 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 1110 cells.
info PLX: 100%
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.488 WMetric=45.0 TMetric=7.437e+03 #=111 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.524 WMetric=47.6 TMetric=7.437e+03 #=213 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.381 WMetric=49.2 TMetric=7.436e+03 #=378 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.108 WMetric=50.6 TMetric=7.436e+03 #=539 RunTime=2 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 3.388526e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Fri Dec 23 14:38:48 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [integrationMult] length units:    |
|                                angstrom                                |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 58360.1393  | 1213           | 70790849.0000 | 119198.6970 | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 34099.7246  | 828            | 28234572.0000 | 30755.5195  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 47561.1818  | 176            | 8370768.0000  | 25887.4232  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 67584.4189  | 74             | 5001247.0000  | 24265.1075  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 71767.6267  | 75             | 5382572.0000  | 26285.9606  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 396694.8333 | 60             | 23801690.0000 | 386882.0347 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  |== 1
50  |======================================================================== 30
55  |============ 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 12 sec (CPU time: 28 sec; MEM: RSS - 312M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Fri Dec 23 14:38:48 EET 2022

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Fri Dec 23 14:38:48 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 11
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Fri Dec 23 14:38:48 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 8
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:720k] @ TA update
		Sized cells 8
		Added buffers 3
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:48 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:48 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2327.23   | 4338.19        | 2327.23      | 53.6452               | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: IPO: Drc fixed. Design utilization is 53.6452 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.039666499999999945
info UI32: performing ipo global sizing  (started at Fri Dec 23 14:38:48 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Sized cells 2
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:48 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Fri Dec 23 14:38:49 2022)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Fri Dec 23 14:38:49 2022)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Fri Dec 23 14:38:49 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | integrationMult  | -  | -   | 2328.83   | 4338.19        | 2328.83      | 53.682                | 49.5                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: IPO: Design utilization at hfns stage is 53.682 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:38:49 2022)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------

follow_drc_for 
info Found 1110 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 53.682%, utilization with cell bloats 53.682%.
info DP116: Legalizer has initial 1109 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 1109 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info Optimize displacement: 1102 (99.3%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 1 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1102. First few cells with largest displacements:
info DP110: 2.76 rows, from {289422 647596, N} to {321600 654000, N}, cell outB/out_reg[24].
info DP110: 2.70 rows, from {322018 648134, N} to {353900 654000, N}, cell outB/out_reg[23].
info DP110: 2.65 rows, from {361947 617224, N} to {393800 612000, FS}, cell regA/out_reg[21].
info DP110: 2.64 rows, from {150015 631300, N} to {118300 626000, N}, cell regA/out_reg[27].
info DP110: 2.64 rows, from {355309 647884, N} to {386200 654000, N}, cell outB/out_reg[22].
info DP111: Legalization summary: total movable cells: 1110, cells moved: 1102, total movement: 714.521, max movement: 2.75586, average movement: 0.648386.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1110                | 1102        | 714.521                | 2.75586      | 0.648386         | 
------------------------------------------------------------------------------------------------

info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:50 2022)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Fri Dec 23 14:38:50 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 344M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:38:50 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 490
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 358
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 490
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 243
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 245
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 243
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 86
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 85
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 765 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did     765 of     765 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:38:50 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.285714  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.120006    | 0.10757     | 0.0448135 | 0.0659926   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 4.42701e+07 | 4.48421e+07 | 3612      | 8.91121e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:38:50 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.91    | 0.55   | 4.09   | 3.24   | 0.19   | 0.46   | 0.05   | 0.18   | 0.16   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 6.12   | 45.94  | 36.40  | 2.12   | 5.11   | 0.52   | 2.05   | 1.74   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1582.00 | 95.00  | 837.00 | 504.00 | 22.00  | 54.00  | 7.00   | 31.00  | 32.00  | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 3.61   | 2.02   | 1.13   | 0.15   | 0.15   | 0.07   | 0.06   | 0.04   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 55.84  | 31.17  | 4.10   | 4.04   | 1.99   | 1.61   | 1.25   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:38:50 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:38:50 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object integrationMult -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:38:50 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Fri Dec 23 14:38:50 EET 2022

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects integrationMult
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Fri Dec 23 14:38:50 2022)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:50 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Fri Dec 23 14:38:50 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2328.83                | 53.68           | 
| Buffers, Inverters | 85.386                 | 1.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:38:50 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

info OPT6: cpu [0h:0m:0s] memory [1g:789m:232k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).


Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2328.83                | 53.68           | 
| Buffers, Inverters | 85.386                 | 1.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1813M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:38:50 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2328.83                | 53.68           | 
| Buffers, Inverters | 85.386                 | 1.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:38:50 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

info OPT6: cpu [0h:0m:0s] memory [1g:789m:232k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).


Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2328.83                | 53.68           | 
| Buffers, Inverters | 85.386                 | 1.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1048717
info LP: The total power for corner_0_0 corner: 1048717
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:38:51 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   768693 |    234053 |  | 1002746 |   45971 |  | 1048717 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   768693 |    164031 |  |  932724 |   45971 |  |  978695 |   93.32 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    35019 |      3899 |  |   38918 |     406 |  |   39324 |    3.75 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   733674 |    160132 |  |  893806 |   45565 |  |  939371 |   89.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   123164 |    114484 |  |  237647 |   24866 |  |  262513 |   25.03 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   610510 |     45648 |  |  656158 |   20700 |  |  676858 |   64.54 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     70022 |  |   70022 |         |  |   70022 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     31994 |  |   31994 |         |  |   31994 |    3.05 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     31994 |  |   31994 |         |  |   31994 |    3.05 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38028 |  |   38028 |         |  |   38028 |    3.63 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:38:51 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2328.83                | 53.68           | 
| Buffers, Inverters | 85.386                 | 1.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:38:51 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-804.9 LEAKAGE:0.045971 DYNAMIC:1.002746 AREA:2328.83

info OPT10: optimized 3 targets
SLEW:0 CAP:-804.9 LEAKAGE:0.045906 DYNAMIC:1.002791 AREA:2328.03

info OPT9: total 3 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:736k]
SLEW:0 CAP:-804.9 LEAKAGE:0.045906 DYNAMIC:1.002791 AREA:2328.03

info OPT10: optimized 14 targets
SLEW:0 CAP:-804.9 LEAKAGE:0.045589 DYNAMIC:1.003233 AREA:2325.37

info OPT9: total 14 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:740k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 359M, CVMEM - 1836M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-804.9 LEAKAGE:0.045589 DYNAMIC:1.003233 AREA:2325.37

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=56.0134%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:38:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1110  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 11    | 0.99       | 
| Inverters      | 129   | 11.62      | 
| Registers      | 272   | 24.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.63      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1110  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2325.37                | 53.6            | 
| Buffers, Inverters | 81.928                 | 1.88            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:38:51 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   769374 |    233858 |  | 1003233 |   45589 |  | 1048821 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   769374 |    163833 |  |  933207 |   45589 |  |  978796 |   93.32 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    35019 |      3899 |  |   38918 |     406 |  |   39324 |    3.75 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   734356 |    159934 |  |  894290 |   45183 |  |  939472 |   89.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   123861 |    114286 |  |  238146 |   24483 |  |  262630 |   25.04 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   610495 |     45648 |  |  656143 |   20700 |  |  676843 |   64.53 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     70025 |  |   70025 |         |  |   70025 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     31994 |  |   31994 |         |  |   31994 |    3.05 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     31994 |  |   31994 |         |  |   31994 |    3.05 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38031 |  |   38031 |         |  |   38031 |    3.63 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Fri Dec 23 14:38:51 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
Min length for  	layer 2		layer 3		layer 4		layer 5		layer 6		layer 7		layer 8	
				0		0		4	
Layer	Utilization 
2	27
3	12
4	3
5	0
6	1
7	0
8	3

edge length distribution:
layer	<3	| <6	| <9	| <12	| <15	| <18	| <21	| <24	| 
2	297	| 29	| 2	| 0	| 0	| 0	| 
3	172	| 18	| 0	| 0	| 
4	7	| 5	| 2	| 0	| 0	| 0	| 
5	22	| 2	| 2	| 0	| 
6	2	| 1	| 0	| 0	| 0	| 0	| 
7	10	| 0	| 0	| 0	| 
8	12	| 0	| 0	| 0	| 0	| 0	| 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: Created IPO_NDR_metal4_TIMING
info IPO: Created IPO_NDR_metal4_DOUBLE_PITCH
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 765 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 765 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:51 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:38:51 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object integrationMult
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
info RPT: Final started Fri Dec 23 14:38:51 EET 2022

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:51 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Fri Dec 23 14:38:51 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Fri Dec 23 14:38:51 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00962 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 1110 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 53.6023%, utilization with cell bloats 53.6023%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1110, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1110                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Built 765 nets   (0 seconds elapsed)

Will perform 'repair' routing on 18 nets: 
         18 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 18 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:789m:252k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 765 nets   (0 seconds elapsed)

Will perform 'repair' routing on 18 nets: 
         18 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 18 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:252k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:789m:252k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Fri Dec 23 14:38:52 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:38:52 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          53.3      
Seed placement                 6          53.3      
Global placement               73         53.6      
HFNS                           15         53.7             0|0       0          8.91       0.00000   
Optimization1                  6          53.6             0|0       0          8.91       0.00000   
Final                          0          53.6             0|0       0          8.91       NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:0:20
Normalized cpu (3.0GHz)        0:0:27
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/place.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 14:38:52 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:38:52 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1867                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 353                                                          | 
| CPU time (minutes)       | 0.72                                                         | 
| Elapsed time (minutes)   | 1.83                                                         | 
| Load Averages            | 2.15 1.02 0.88                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 17314                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Fri Dec 23 14:38:52 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:38:52 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 336       336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:38:52 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.4990 336       336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1867M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:38:52 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:38:52 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Fri Dec 23 14:38:52 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
NRF info: Writing Physical Reports Fri Dec 23 14:38:52 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
NRF info: Writing Power Reports Fri Dec 23 14:38:53 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/place_power.rpt
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:38:53 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        769458    233858  1003316   45589  1048904  100.00 | 
|                                                                         | 
| Power of all cells   769458    163833   933291   45589   978879   93.32 | 
|   Clock cells         35019      3899    38918     406    39324    3.75 | 
|   Data cells         734407    159934   894341   45183   939524   89.57 | 
|     Combinational    123861    114286   238146   24483   262630   25.04 | 
|     Registers        610495     45648   656143   20700   676843   64.53 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets               70025    70025            70025    6.68 | 
|   Clock nets                    31994    31994            31994    3.05 | 
|     Clock leaves                31994    31994            31994    3.05 | 
|   Data nets                     38031    38031            38031    3.63 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1867M, PVMEM - 2637M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Fri Dec 23 14:38:53 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 23 sec (CPU time: 36 sec; MEM: RSS - 355M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/place
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/place'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/place.db
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/place.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> source flow_scripts/2_clock.tcl 

#####################################################
## Nitro Reference Flow : Clock Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from place stage, prepares for     ##
## and then runs run_clock_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for clock
NRF info: Verifying user input for clock
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1110 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 6     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 265   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 7     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 94    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1867M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Info: Tcl var '::cts_intrinsic_repeater_delay_new' set to 'true' : Compute intrinsic repeater delay using the same method than the ideal slew routine
Nitro-SoC> # config_event_handler -append -command compile_cts -event start_command -script {
	set ::cts_vr_cdm_overlap_free true
	RCTU::Cts::AddHalo
}
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_name_rules -cell CLOCK
Nitro-SoC> # config_name_rules -net CLOCK
Nitro-SoC> # config_timing -use_annotated_cts_offsets false
Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # fk_msg "Applying NRF non-default GR settings"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Applying NRF non-default GR settings
Nitro-SoC> # config_route_global -name gr_full_timing_update_thresh -value 0.0
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for clock
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for clock
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # source scr/ocv.tcl
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # set_crpr_spec -crpr_threshold $MGC_crpr_threshold
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # get_lib_cells $MGC_DLY_cells
Nitro-SoC> # set_property -name is_dont_use -value true -objects [get_lib_cells $MGC_DLY_cells]
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # get_lib_cells $MGC_DLY_cells 
Nitro-SoC> # config_flows -hold_opt_cell_list [ get_lib_cells $MGC_DLY_cells ]
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.1n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # update_timing -stage mark_clocks
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # get_pins -leaf -filter is_clock && is_out
Nitro-SoC> # get_cells -of outA/clk_gate_out_reg/GCK outB/clk_gate_out_reg/GCK SM/clk_gate_res_reg/GCK SM/clk_gate_counter_reg/GCK SM/clk_gate_result_reg/GCK regB/clk_gate_out_reg/GCK regA/clk_gate_out_reg/GCK -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # get_lib_cells -of outA/clk_gate_out_reg outB/clk_gate_out_reg SM/clk_gate_res_reg SM/clk_gate_counter_reg SM/clk_gate_result_reg regB/clk_gate_out_reg regA/clk_gate_out_reg
Nitro-SoC> # get_equiv_lib_cells -lib_cell CLKGATETST_X1
Nitro-SoC> # add_to_collection CLKGATETST_X1 -add CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8
Nitro-SoC> # get_lib_cells * -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # add_to_collection  -add CLKGATETST_X8
Nitro-SoC> # add_to_collection CLKGATETST_X8 -add CLKGATETST_X4
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 -add CLKGATETST_X2
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 -add CLKGATETST_X1
Nitro-SoC> # fk_msg -type info Usage of dont_use libcells: false
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Usage of dont_use libcells: false
Nitro-SoC> # get_lib_cells CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # filter_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 -expression !@is_dont_use
Nitro-SoC> # fk_msg -type info CG Pruning enabled: true
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: CG Pruning enabled: true
Nitro-SoC> # prune_cts_cells -type clock_gates CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type info Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type warning No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # report_cts_spec -quiet -name CTS

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
warning CTS604: no cts specs found
Nitro-SoC> # get_report_value -name CTS -table config_cts_report -row opt_clock_gates
Nitro-SoC> # config_cts -opt_clock_gates latency move 
Nitro-SoC> # config_cts
--------------------------------------------------------------------------
|                         config_cts properties                          |
|----------------------------------------+-------------------------------|
| Name                                   | Value                         | 
|----------------------------------------+-------------------------------|
| name                                   | config_cts                    | 
|----------------------------------------+-------------------------------|
| max_transition                         | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_leaf_transition                    | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_capacitance                        | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_wire_capacitance                   | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_length                             | 4000000                       | 
|----------------------------------------+-------------------------------|
| max_fanout                             | 64                            | 
|----------------------------------------+-------------------------------|
| max_skew                               | 0.1000                        | 
|----------------------------------------+-------------------------------|
| max_net_skew                           | 0.1000                        | 
|----------------------------------------+-------------------------------|
| min_delay                              | -2147483.6480                 | 
|----------------------------------------+-------------------------------|
| max_delay                              | 2147483.6470                  | 
|----------------------------------------+-------------------------------|
| opt_clock_gates                        | latency move                  | 
|----------------------------------------+-------------------------------|
| cell_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| port_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| net_name_prefix                        | CTS                           | 
|----------------------------------------+-------------------------------|
| use_inverters                          | false                         | 
|----------------------------------------+-------------------------------|
| buffers                                | CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 | 
|----------------------------------------+-------------------------------|
| inverters                              | none                          | 
|----------------------------------------+-------------------------------|
| lib_cell_list                          | all_available                 | 
|----------------------------------------+-------------------------------|
| corner                                 | corner_0_0                    | 
|----------------------------------------+-------------------------------|
| verbosity                              | 1                             | 
|----------------------------------------+-------------------------------|
| use_regular_timer_for_report_and_check | false                         | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner                    | true                          | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner_percent            | 30                            | 
|----------------------------------------+-------------------------------|
| useful_skew                            | false                         | 
|----------------------------------------+-------------------------------|
| minimize_level_skew                    | false                         | 
|----------------------------------------+-------------------------------|
| min_layer                              | metal7                        | 
|----------------------------------------+-------------------------------|
| max_layer                              | metal8                        | 
|----------------------------------------+-------------------------------|
| mvcts_physical_feedthrough             | false                         | 
|----------------------------------------+-------------------------------|
| mvcts_promote_physical_feedthrough     | false                         | 
|----------------------------------------+-------------------------------|
| enable_port_clock_leaves               | false                         | 
|----------------------------------------+-------------------------------|
| enable_branchpoint_optimization        | true                          | 
|----------------------------------------+-------------------------------|
| strict_cts_repeater_lists              | false                         | 
|----------------------------------------+-------------------------------|
| enable_multi_cpu_mode                  | true                          | 
|----------------------------------------+-------------------------------|
| low_effort                             | false                         | 
|----------------------------------------+-------------------------------|
| turbo                                  | false                         | 
|----------------------------------------+-------------------------------|
| congestion_aware                       | false                         | 
--------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name refine_cts -value $MGC_clock_refine_cts
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 5              | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 5              | 20             | 
------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name preserve_rcd_models -value true
Nitro-SoC> # config_clock_timing -name enable_optimize_clock_tree -value $MGC_enable_clock_data_opt
Nitro-SoC> # config_clock_timing -name dont_prune_corners
Nitro-SoC> # get_corners $current_excluded_corners_for_pruning
Nitro-SoC> # get_corners $::MGC_activeCorners(clock:ref)
Nitro-SoC> # add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value [add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]]
Nitro-SoC> # config_optimize -buffer_removal_max_length_limit $MGC_maxLengthParam
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 293M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # run_clock_timing -cpus $MGC_cpus
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
Nitro-SoC> # config_application -cpu 2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_last_stage -data_type string -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value 
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_clock_opt_ran -data_type bool -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_clock_opt_ran -value false
Nitro-SoC> # config_shell -echo_script false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_modes
Nitro-SoC> # get_corners -of_object new_mode
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # fk_msg Adjusting TNS range
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Adjusting TNS range
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_path_groups -filter is_qor==true
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Nitro-SoC> # get_property -name tns_range **default**
Nitro-SoC> # group_path -name **default** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **async**
Nitro-SoC> # group_path -name **async** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **clock_gating**
Nitro-SoC> # group_path -name **clock_gating** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **inputs**
Nitro-SoC> # group_path -name **inputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **outputs**
Nitro-SoC> # group_path -name **outputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **feedthroughs**
Nitro-SoC> # group_path -name **feedthroughs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range sysclk_new_mode
Nitro-SoC> # group_path -name sysclk_new_mode -tns_range 10000
Nitro-SoC> # get_property -name tns_range I2R
Nitro-SoC> # group_path -name I2R -tns_range 10000
Nitro-SoC> # get_property -name tns_range I2O
Nitro-SoC> # group_path -name I2O -tns_range 10000
Nitro-SoC> # get_property -name tns_range R2O
Nitro-SoC> # group_path -name R2O -tns_range 10000
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg Preserving USER-Specified RCD settings
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Preserving USER-Specified RCD settings
Nitro-SoC> # set_rcd_models -mode report_only
Parasitic models:
Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_derate
----------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | R- clock | R+ clock | R- data | R+ data | Cc- clock | Cc+ clock | Cc- data | Cc+ data | Cg- clock | Cg+ clock | Cg- data | Cg+ data | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| slow       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| fast       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| corner_0_0 | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
----------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_config -name config_optimize -param preserve_congestion -properties is_modified
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:33 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1775                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1215                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 311                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.73                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.52                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.65 1.03 0.89                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:33 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.285714  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.120006    | 0.10757     | 0.0448036 | 0.0659826   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 4.42701e+07 | 4.48421e+07 | 3612      | 8.91121e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:33 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1119    | 
|-----------------------+---------|
| Net count             | 1973    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2325.37 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 53.6    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1775M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_init
Nitro-SoC> # fk_msg entering context cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: entering context cts
Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:39:34 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # route_global -flow turbo -repair -timing_effort none -congestion_effort none
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:39:34 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

Built 765 nets   (0 seconds elapsed)

Will perform 'repair' routing on 18 nets: 
         18 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 18 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:39:34 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.285714  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.120006    | 0.10757     | 0.0448036 | 0.0659826   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 4.42701e+07 | 4.48421e+07 | 3612      | 8.91121e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:39:34 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.91    | 0.55   | 4.09   | 3.24   | 0.19   | 0.46   | 0.05   | 0.18   | 0.16   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 6.12   | 45.94  | 36.40  | 2.12   | 5.11   | 0.52   | 2.05   | 1.74   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1582.00 | 95.00  | 837.00 | 504.00 | 22.00  | 54.00  | 7.00   | 31.00  | 32.00  | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 3.61   | 2.02   | 1.13   | 0.15   | 0.15   | 0.07   | 0.06   | 0.04   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 55.84  | 31.17  | 4.10   | 4.04   | 1.99   | 1.61   | 1.25   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:34 2022)

Congestion ratio stats: min = 0.04, max = 0.32, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # fk_msg Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '0.1' to '3'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '1' to '0.03'.
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '15' to '6'.
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # fk_msg Disabling CRPR
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Disabling CRPR
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name crpr -object slow
Nitro-SoC> # set_analysis_corner slow -crpr none
Nitro-SoC> # get_property -name crpr -object fast
Nitro-SoC> # set_analysis_corner fast -crpr none
Nitro-SoC> # get_property -name crpr -object corner_0_0
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr none
Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # fk_msg Initial Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Initial Timing
Nitro-SoC> # report_path_group -viol -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1230 | 0.0000 | 0       | 0.1120 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:39:34 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # fk_msg Prunned MCMM Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Prunned MCMM Timing
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1806M, PVMEM - 2637M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1230 | 0.0000 | 0       | 0.1120 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # fk_msg cts_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_opt_off
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_opt_off
Nitro-SoC> # get_pins -filter cts_pin_delay_offset!=""
info UI34: no objects were found for '*/*'
Nitro-SoC> # fk_msg No cts pin offsets. Skipping
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: No cts pin offsets. Skipping
Nitro-SoC> # fk_msg cts_opt_off complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_opt_off complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_opt_off
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_mcmm
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_mcmm
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg cts_mcmm complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_mcmm complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_mcmm
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_cts
Nitro-SoC> # fk_msg Configuring the timer for CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for CTS
Nitro-SoC> # set_rcd_models -stage cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for Extraction & Timing during CTS...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # fk_msg cts_time_cts complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_cts complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_cts
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_compile
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_compile
Nitro-SoC> # config_shell -echo_script false
RCT info: Cleaning up NRF-generated pre-existing NDR/Shield rules on clock nets before CTS Buffering. Custom rules, if any,  are kept.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1775M, PVMEM - 2637M)
RCT info: NDR/Shield rules cleaned for 1 nets
Nitro-SoC> # get_cts_specs
info UI34: no objects were found for '*'
Nitro-SoC> # remove_objects 
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> # fk_msg Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # config_messages -message_id CTS604 -max_message 0
Nitro-SoC> # report_cts_spec -name spec_report -quiet

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
Nitro-SoC> # config_messages -message_id CTS604 -max_message 10
Nitro-SoC> # get_report_value -name spec_report -table config_cts_report -row 11 -col 0
Nitro-SoC> # config_cts -opt_clock_gates timing move
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value false
Nitro-SoC> # current_design
Nitro-SoC> # config_clock_timing -name enable_compile_cts_mode_corner_pruning
Nitro-SoC> # config_cts -pruning_mode_corner true
Nitro-SoC> # report_application -name _rct_pid -quiet
Nitro-SoC> # get_report_value -name _rct_pid -table application_status -row process_id
Nitro-SoC> # analyze_clocks -outfile scr/integrationMult_auto_cts_spec.tcl
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # source scr/integrationMult_auto_cts_spec.tcl
Nitro-SoC> # get_clocks  sysclk_new_mode  
Nitro-SoC> # get_pins -of [get_clocks  sysclk_new_mode  ]
Nitro-SoC> # create_cts_spec -name cts_sysclk_new_mode \
  -balance_roots false \
  -root_pins [get_pins -of [get_clocks  sysclk_new_mode  ]]
Nitro-SoC> # check_cts_constraints -write_repair scr/cts_repair_17314_1671799174.tcl -cts_spec { cts_sysclk_new_mode }

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 136um clock net has a latency lower bound of 15ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 136um clock net has a latency lower bound of 4ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1721M)
warning CTS684: The CTS spec 'config_cts' does not have shield rules.
warning CTS684: The CTS spec 'cts_sysclk_new_mode' does not have non-default rules and shield rules.
warning CTS611: Pin SM/resetReg_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin SM/enableOutput_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin SM/clk_gate_result_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin SM/clk_gate_res_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin SM/clk_gate_counter_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outB/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin regB/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin regA/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00962 and max = 0.01)
warning CTS611: Pin outA/clk_gate_out_reg/GCK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[9]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[8]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[7]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[6]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[5]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[4]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[3]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[31]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[30]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[2]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_28'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'sequentialmultiplier'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'sequentialmultiplier'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'sequentialmultiplier'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_25'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_22'. This is not the top hierarchy. Continuing with current timing graph.
--------------------------------------------------------------------------------------------------------------
|                                                 CTS Errors                                                 |
|--------------------------+-------+---------+---------------------------------------------------------------|
| Name                     | Count | Status  | Description                                                   | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| no_cts_routing_rules     | 1     | Warning | No shield or routing rules are defined                        | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| tight_pin_max_transition | 279   | Warning | Pin specific set_max_transition present which is tighter than | 
|                          |       |         | the CTS constraint                                            | 
--------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
| Written repairs in file scr/cts_repair_17314_1671799174.tcl |
|----------------+--------+-----------------------------------|
| Error ID       | Number | Repair description                | 
|----------------+--------+-----------------------------------|
| None were done |        |                                   | 
---------------------------------------------------------------

info CTS407: CTS constraints check came up with '0' information, '281' warning and '0' error messages.
info UI33: performed check CTS constraints and design conformity for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # read_constraints -context scr/cts_repair_17314_1671799174.tcl
info Reading constraint file scr/cts_repair_17314_1671799174.tcl
info Applicable mode(s) : All
info Applicable corner(s) : All
info Clock suffix : 
warning TA_CMDS7401: No clock suffix defined for lib_clocks option.
info UI33: performed read constraints of scr/cts_repair_17314_1671799174.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # compile_cts -cts_spec { cts_sysclk_new_mode }
info Executing <start_command_event> handler for <compile_cts> command
Info: Tcl var '::cts_vr_cdm_overlap_free' set to 'true' : Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
info End execution of <start_command_event> handler for <compile_cts> command
info UI32: performing clock tree synthesis  (started at Fri Dec 23 14:39:35 2022)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info CTS545: Running Multi-Core Clock Tree Synthesis using 2 cpus.
Report 'cts': shield and NDR report
Generated on Fri Dec 23 14:39:35 2022
  
--------------------------------------------------
|       config_cts_nondefault_rule_report        |
|-------------+-----------+----------------------|
| from_height | to_height | rule_name            | 
|-------------+-----------+----------------------|
| 2           |           | MGC_CLK_NDR_1.0w2.0s | 
--------------------------------------------------

info CTS520: Branch point optimization enabled.
info CTS556: Branch point optimization will NOT use data-path slack information.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 136um clock net has a latency lower bound of 15ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 136um clock net has a latency lower bound of 4ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1721M)
info CTS531: BPO will be used on 0 drivers with geo-clustering only and 0 drivers with H-tree and geo-clustering, out of 8 drivers analyzed.
info Found 272 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CTS297: Check Cell Legality: CPU time(0 seconds)  Heap(1752M)
info CTS115: Removing buffer/inverter trees.
info CTS148: Removing buffer/inverter tree(s) under cts spec root 'clk'.
info CTS145: Removing buffer/inverter tree with root pin 'regA/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'regB/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'SM/clk_gate_res_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'SM/clk_gate_counter_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'SM/clk_gate_result_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'outB/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'outA/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk'.
info CTS146: Removed #buffers(0) #inverters(0).
info CTS179:  Synthesizing clock network for cts spec 'cts_sysclk_new_mode' with root pin 'clk'.

Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00962 and max = 0.01)
info CTS105:   Synthesizing net with driver pin 'regB/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS650: Inverters list for covering specs 'cts_sysclk_new_mode' pruned. List before pruning is (6) 'INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1'; after is (4) 'INV_X32 INV_X16 INV_X8 INV_X4'.
info CTS562: The intrinsic repeater delay is 237 in scenario [new_mode/corner_0_0/default].
info CTS286: Moved clock gate regB/clk_gate_out_reg from (306400, 318000) to (249400, 318000).
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'regB/clk_gate_out_reg'.
info CTS143:     Moving cell 'regB/clk_gate_out_reg'.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0030) rise skew(0.0020) fall latency(0.0030) fall skew(0.0020) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0030) rise skew(0.0020) fall latency(0.0030) fall skew(0.0020).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0030) rise skew(0.0020) fall latency(0.0030) fall skew(0.0020).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0030) rise skew(0.0020) fall latency(0.0030) fall skew(0.0020).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0030) rise skew(0.0020) fall latency(0.0030) fall skew(0.0020).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'regA/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate regA/clk_gate_out_reg from (314000, 402000) to (327300, 374000).
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'regA/clk_gate_out_reg'.
info CTS132:     Min leaf(regA/out_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(regA/out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0600) rise skew(0.0010) fall latency(0.0650) fall skew(0.0010) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0600) rise skew(0.0010) fall latency(0.0650) fall skew(0.0010).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0600) rise skew(0.0010) fall latency(0.0650) fall skew(0.0010).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0600) rise skew(0.0010) fall latency(0.0650) fall skew(0.0010).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0600) rise skew(0.0010) fall latency(0.0650) fall skew(0.0010).
info CTS137:     Inserted #buffers(2) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'SM/clk_gate_counter_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate SM/clk_gate_counter_reg from (317800, 416000) to (414700, 402000).
info CTS135:     #+ve leaves(6) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'SM/clk_gate_counter_reg'.
info CTS143:     Moving cell 'SM/clk_gate_counter_reg'.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'SM/clk_gate_res_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate SM/clk_gate_res_reg from (308300, 374000) to (281700, 402000).
info CTS135:     #+ve leaves(65) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'SM/clk_gate_res_reg'.
info CTS132:     Min leaf(SM/res_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(SM/res_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0900) rise skew(0.0060) fall latency(0.0970) fall skew(0.0060) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0900) rise skew(0.0060) fall latency(0.0970) fall skew(0.0060).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0900) rise skew(0.0060) fall latency(0.0970) fall skew(0.0060).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0900) rise skew(0.0060) fall latency(0.0970) fall skew(0.0060).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0900) rise skew(0.0060) fall latency(0.0970) fall skew(0.0060).
info CTS137:     Inserted #buffers(2) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'outB/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate outB/clk_gate_out_reg from (407100, 318000) to (418500, 318000).
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'outB/clk_gate_out_reg'.
info CTS132:     Min leaf(outB/out_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(outB/out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0910) rise skew(0.0020) fall latency(0.0990) fall skew(0.0020) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0020) fall latency(0.0990) fall skew(0.0020).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0020) fall latency(0.0990) fall skew(0.0020).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0020) fall latency(0.0990) fall skew(0.0020).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0020) fall latency(0.0990) fall skew(0.0020).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'SM/clk_gate_result_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(64) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'SM/clk_gate_result_reg'.
info CTS132:     Min leaf(SM/result_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(SM/result_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1720) rise skew(0.0210) fall latency(0.1840) fall skew(0.0210) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1720) rise skew(0.0210) fall latency(0.1840) fall skew(0.0210).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1720) rise skew(0.0210) fall latency(0.1840) fall skew(0.0210).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1720) rise skew(0.0210) fall latency(0.1840) fall skew(0.0210).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1720) rise skew(0.0210) fall latency(0.1840) fall skew(0.0210).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'outA/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'outA/clk_gate_out_reg'.
info CTS132:     Min leaf(outA/out_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(outA/out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0920) rise skew(0.0030) fall latency(0.1000) fall skew(0.0030) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0920) rise skew(0.0030) fall latency(0.1000) fall skew(0.0030).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0920) rise skew(0.0030) fall latency(0.1000) fall skew(0.0030).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0920) rise skew(0.0030) fall latency(0.1000) fall skew(0.0030).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0920) rise skew(0.0030) fall latency(0.1000) fall skew(0.0030).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'clk'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(9) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS132:     Min leaf(SM/resetReg_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(SM/clk_gate_result_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2100) rise skew(0.0210) fall latency(0.2790) fall skew(0.0210).
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100) height(5).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0980) fall latency(0.2920) fall skew(0.1100).
info CTS137:     Inserted #buffers(4) #inverters(0).
info CTS519:     Local height 3.
info CTS151:     Elapsed CPU time(1 seconds) Total heap(1782M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS558: Buffering excluding TA: 3 seconds (CPU time: 2 seconds).
info CTS297: Buffering: CPU time(2 seconds)  Heap(1721M)
info CTS185: Setting 'is_def_clock' property on all clock nets.
info CTS116: Generating reports.
Report 'nitro_compile_cts': CTS Report
Generated on Fri Dec 23 14:39:38 2022
active mode(s):  new_mode 
used corner(s):  corner_0_0 
cts report for specs:  cts_sysclk_new_mode 
number of root pins:  1
number of skew groups:  0
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                  timing summary for root pin clk                                                  |
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| mode name | corner name | skew group name | skew group size | rise latency | rise skew | fall latency | fall skew | leaves number | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  | corner_0_0  | default         | 265             | 0.2630       | 0.0950    | 0.2890       | 0.1070    | 265           | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  |             | Excluded        | 0               |              |           |              |           | 265           | 
-------------------------------------------------------------------------------------------------------------------------------------

  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                                   critical leaves for root pin clk                                                                                                                    |
|-----------+-------------+-----------------+-------------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------|
| mode name | corner name | skew group name | min rise latency leaf                                 | max rise latency leaf                               | min fall latency leaf                                 | max fall latency leaf                               | 
|-----------+-------------+-----------------+-------------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------|
| new_mode  | corner_0_0  | default         | { SM/enableOutput_reg/CK ... } (List has 10 elements) | { SM/result_reg[48]/CK ... } (List has 10 elements) | { SM/enableOutput_reg/CK ... } (List has 10 elements) | { SM/result_reg[48]/CK ... } (List has 10 elements) | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------
|                summary for root pin clk                |
|---------------------------------+----------------------|
| pin name                        | clk                  | 
|---------------------------------+----------------------|
| spec name(s)                    | cts_sysclk_new_mode  | 
|---------------------------------+----------------------|
| clock name(s)                   | sysclk_new_mode      | 
|---------------------------------+----------------------|
| max leaf level                  | 5                    | 
|---------------------------------+----------------------|
| level skew                      | 2                    | 
|---------------------------------+----------------------|
| mode name                       | new_mode             | 
|---------------------------------+----------------------|
| corner name                     | corner_0_0           | 
|---------------------------------+----------------------|
| skew group name                 | default              | 
|---------------------------------+----------------------|
| rise latency                    | 0.2630               | 
|---------------------------------+----------------------|
| average rise latency            | 0.2340               | 
|---------------------------------+----------------------|
| std deviation rise latency      | 0.0160               | 
|---------------------------------+----------------------|
| rise skew                       | 0.0950               | 
|---------------------------------+----------------------|
| fall latency                    | 0.2890               | 
|---------------------------------+----------------------|
| average fall latency            | 0.2640               | 
|---------------------------------+----------------------|
| std deviation fall latency      | 0.0160               | 
|---------------------------------+----------------------|
| fall skew                       | 0.1070               | 
|---------------------------------+----------------------|
| skew violation                  | 0.0070               | 
|---------------------------------+----------------------|
| wire/gate variation pct         | 200                  | 
|---------------------------------+----------------------|
| average rise leaf slew          | 0.0760               | 
|---------------------------------+----------------------|
| std deviation rise leaf slew    | 0.0370               | 
|---------------------------------+----------------------|
| average fall leaf slew          | 0.0760               | 
|---------------------------------+----------------------|
| std deviation fall leaf slew    | 0.0370               | 
|---------------------------------+----------------------|
| farthest leaf                   | outB/out_reg[27]/CK  | 
|---------------------------------+----------------------|
| distance to farthest leaf       | 1117850.0000         | 
|---------------------------------+----------------------|
| estimated critical leaf         | outB/out_reg[27]/CK  | 
|---------------------------------+----------------------|
| distance to critical leaf       | 1117850.0000         | 
|---------------------------------+----------------------|
| estimated delay lower bound     | 0.0580               | 
|---------------------------------+----------------------|
| rise latency min leaf           | SM/resetReg_reg/CK   | 
|---------------------------------+----------------------|
| rise latency max leaf           | SM/result_reg[48]/CK | 
|---------------------------------+----------------------|
| fall latency min leaf           | SM/resetReg_reg/CK   | 
|---------------------------------+----------------------|
| fall latency max leaf           | SM/result_reg[48]/CK | 
|---------------------------------+----------------------|
| buffer count                    | 11                   | 
|---------------------------------+----------------------|
| inverter count                  | 0                    | 
|---------------------------------+----------------------|
| repeater area                   | 13.034               | 
|---------------------------------+----------------------|
| clock gate area                 | 39.368               | 
|---------------------------------+----------------------|
| total area                      | 52.402               | 
|---------------------------------+----------------------|
| num of trees                    | 8                    | 
|---------------------------------+----------------------|
| trees covered by multiple specs | 0                    | 
|---------------------------------+----------------------|
| wire length                     | 20713232.0000        | 
|---------------------------------+----------------------|
| num of missing routes           | 0                    | 
|---------------------------------+----------------------|
| num of slew violators           | 0                    | 
|---------------------------------+----------------------|
| num of cap violators            | 0                    | 
|---------------------------------+----------------------|
| num of explicit leaves          | 0                    | 
|---------------------------------+----------------------|
| num of implicit leaves          | 0                    | 
|---------------------------------+----------------------|
| num of excluded leaves          | 0                    | 
|---------------------------------+----------------------|
| num of total leaves             | 265                  | 
|---------------------------------+----------------------|
| positive polarity leaves        | 265                  | 
|---------------------------------+----------------------|
| negative polarity leaves        | 0                    | 
|---------------------------------+----------------------|
| both polarity leaves            | 0                    | 
|---------------------------------+----------------------|
| total capacitance               | 6.6e+02              | 
|---------------------------------+----------------------|
| total pin capacitance           | 3.0e+02              | 
|---------------------------------+----------------------|
| total wire capacitance          | 3.6e+02              | 
|---------------------------------+----------------------|
| leaf pin capacitance            | 2.5e+02              | 
|---------------------------------+----------------------|
| leaf wire capacitance           | 3.2e+02              | 
|---------------------------------+----------------------|
| total power                     | 1228                 | 
|---------------------------------+----------------------|
| total wire-length violation     | 0                    | 
----------------------------------------------------------

slew violators for root pin clk:  { }
cap violators for root pin clk:  { }
wire_length violators for root pin clk:  { }
missing_route violators for root pin clk:  { }
  
---------------------------------------------
|  wire-length violators for root pin clk   |
|-----+------------+------------+-----------|
| pin | wirelength | constraint | violation | 
---------------------------------------------

  
-----------------------------------------------------------
| leaf level histogram for root pin clk for mode new_mode |
|---------+-----------------------------------------------|
| level 3 | 32                                            | 
|---------+-----------------------------------------------|
| level 4 | 201                                           | 
|---------+-----------------------------------------------|
| level 5 | 32                                            | 
-----------------------------------------------------------

  
-------------------------------------------
| rise latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 168   | 0                       | 
|-------+-------+-------------------------|
| 168   | 177.5 | 2                       | 
|-------+-------+-------------------------|
| 177.5 | 187   | 6                       | 
|-------+-------+-------------------------|
| 187   | 196.5 | 0                       | 
|-------+-------+-------------------------|
| 196.5 | 206   | 0                       | 
|-------+-------+-------------------------|
| 206   | 215.5 | 32                      | 
|-------+-------+-------------------------|
| 215.5 | 225   | 0                       | 
|-------+-------+-------------------------|
| 225   | 234.5 | 129                     | 
|-------+-------+-------------------------|
| 234.5 | 244   | 39                      | 
|-------+-------+-------------------------|
| 244   | 253.5 | 11                      | 
|-------+-------+-------------------------|
| 253.5 | 263   | 43                      | 
|-------+-------+-------------------------|
| 263   | +inf  | 3                       | 
-------------------------------------------

  
-------------------------------------------
| fall latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 182   | 0                       | 
|-------+-------+-------------------------|
| 182   | 192.7 | 2                       | 
|-------+-------+-------------------------|
| 192.7 | 203.4 | 0                       | 
|-------+-------+-------------------------|
| 203.4 | 214.1 | 6                       | 
|-------+-------+-------------------------|
| 214.1 | 224.8 | 0                       | 
|-------+-------+-------------------------|
| 224.8 | 235.5 | 0                       | 
|-------+-------+-------------------------|
| 235.5 | 246.2 | 32                      | 
|-------+-------+-------------------------|
| 246.2 | 256.9 | 0                       | 
|-------+-------+-------------------------|
| 256.9 | 267.6 | 127                     | 
|-------+-------+-------------------------|
| 267.6 | 278.3 | 52                      | 
|-------+-------+-------------------------|
| 278.3 | 289   | 43                      | 
|-------+-------+-------------------------|
| 289   | +inf  | 3                       | 
-------------------------------------------

  
---------------------------------------------
| rise leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 2                           | 
|------+------+-----------------------------|
| 25   | 50   | 38                          | 
|------+------+-----------------------------|
| 50   | 75   | 129                         | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 64                          | 
|------+------+-----------------------------|
| 125  | 150  | 32                          | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
---------------------------------------------
| fall leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 2                           | 
|------+------+-----------------------------|
| 25   | 50   | 38                          | 
|------+------+-----------------------------|
| 50   | 75   | 129                         | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 64                          | 
|------+------+-----------------------------|
| 125  | 150  | 32                          | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
-----------------------------------------------------------------------------------------------
|                              cell density report for cts cells                              |
|------------------------+--------------------------------------------------------------------|
| partition              | integrationMult                                                    | 
|------------------------+--------------------------------------------------------------------|
| hot spot utilization % | 43.64                                                              | 
|------------------------+--------------------------------------------------------------------|
| hot spot center        | (56000, 448000)                                                    | 
|------------------------+--------------------------------------------------------------------|
| hot spot cells         | SM/result_reg[5] outA/out_reg[6] outA/out_reg[4] SM/res_reg[6]     | 
|                        | SM/result_reg[4] SM/result_reg[6] SM/result_reg[63] outA/          | 
|                        | out_reg[5] SM/result_reg[7] outA/out_reg[7] outB/out_reg[31] regA/ | 
|                        | out_reg[30] regA/out_reg[29] SM/res_reg[7]                         | 
-----------------------------------------------------------------------------------------------

  
--------------------------------------------------------------
|         GR congestion report for cts_compiled nets         |
|-----------------+-------------+-----------+----------------|
| partition name  | wirelength  | overflows | overflows as % | 
|-----------------+-------------+-----------+----------------|
| integrationMult | 1.77866e+07 | 4         | 0.13587        | 
--------------------------------------------------------------

route channels on clock nets:  { CTS_COARSE_BLKG_integrationMult_L7_L8_X1020300_Y1029000 CTS_LAYER_L7_L8 }
info CTS297: Report: CPU time(0 seconds)  Heap(1721M)

info UI33: performed clock tree synthesis for 3 sec (CPU time: 3 sec; MEM: RSS - 361M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # remove_timing -type context
info UI33: performed source of scr/integrationMult_auto_cts_spec.tcl for 3 sec (CPU time: 3 sec; MEM: RSS - 304M, CVMEM - 1745M, PVMEM - 2637M)
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value true
Nitro-SoC> # fk_msg cts_compile complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_compile complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_compile
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_legalize
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_legalize
Nitro-SoC> # collect_clock_nets
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # get_pins -leaf -of regA/clk_CTS_0_PP_0 SM/clk_CTS_0_PP_1 CLOCK_n_tid0_78 clk outA/CTS_n_tid1_2 outA/CTS_n_tid1_3 outB/CTS_n_tid1_2 outB/CTS_n_tid1_3 SM/CTS_n_tid0_179 SM/CTS_n_tid0_91 SM/n_1 SM/CTS_n_tid1_32 SM/CTS_n_tid1_33 SM/CTS_n_tid0_92 SM/CTS_n_tid1_82 regB/n_0 regA/CTS_n_tid0_12 regA/CTS_n_tid0_13 regA/CTS_n_tid0_14 -filter @direction==out
Nitro-SoC> # get_cells -leaf -of regA/CTS_L2_c_tid0_18/Z SM/CTS_L1_c_tid0_153/Z CTS_L1_tid0__c1_tid0__c14/Z outA/CTS_L3_c_tid1_3/Z outA/clk_gate_out_reg/GCK outB/CTS_L3_c_tid1_3/Z outB/clk_gate_out_reg/GCK SM/CTS_L3_c_tid0_148/Z SM/CTS_L3_c_tid0_79/Z SM/clk_gate_counter_reg/GCK SM/CTS_L3_c_tid1_35/Z SM/CTS_L3_c_tid1_36/Z SM/clk_gate_result_reg/GCK SM/clk_gate_res_reg/GCK regB/clk_gate_out_reg/GCK regA/clk_gate_out_reg/GCK regA/CTS_L4_c_tid0_8/Z regA/CTS_L4_c_tid0_9/Z -filter !@is_macro && @type!=pad && logic_type!='flip-flop'
Nitro-SoC> # config_shell -echo_script false
RCT info: Found 0 objects of type cell meeting the criteria @is_physical==true&&@is_fixed==true
Nitro-SoC> # get_cells -filter is_physical && is_fixed
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name placed -value unplaced 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg -type info Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # place_detail -cells_only regA/CTS_L2_c_tid0_18 SM/CTS_L1_c_tid0_153 CTS_L1_tid0__c1_tid0__c14 outA/CTS_L3_c_tid1_3 outA/clk_gate_out_reg outB/CTS_L3_c_tid1_3 outB/clk_gate_out_reg SM/CTS_L3_c_tid0_148 SM/CTS_L3_c_tid0_79 SM/clk_gate_counter_reg SM/CTS_L3_c_tid1_35 SM/CTS_L3_c_tid1_36 SM/clk_gate_result_reg SM/clk_gate_res_reg regB/clk_gate_out_reg regA/clk_gate_out_reg regA/CTS_L4_c_tid0_8 regA/CTS_L4_c_tid0_9
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:39:38 2022)

All Parameters are Set to Default Values for 'config_place_detail'

--------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                     |
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| Name       | Description                                               | Value                | Default | User Defined | 
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 18 objects] |         | true         | 
|            | be legalized.                                             |                      |         |              | 
--------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 18 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 1.20792%, utilization with cell bloats 1.20792%.
info DP116: Legalizer has initial 2 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 18, cells moved: 1, total movement: 0.271429, max movement: 0.271429, average movement: 0.271429.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1. First few cells with largest displacements:
info DP110: 0.27 rows, from {599000 402000, N} to {595200 402000, N}, cell regA/CTS_L2_c_tid0_18.
info DP111: Legalization summary: total movable cells: 18, cells moved: 1, total movement: 0.271429, max movement: 0.271429, average movement: 0.271429.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 18                  | 1           | 0.271429               | 0.271429     | 0.271429         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # place_detail -cells_only regA/CTS_L2_c_tid0_18 SM/CTS_L1_c_tid0_153 CTS_L1_tid0__c1_tid0__c14 outA/CTS_L3_c_tid1_3 outA/clk_gate_out_reg outB/CTS_L3_c_tid1_3 outB/clk_gate_out_reg SM/CTS_L3_c_tid0_148 SM/CTS_L3_c_tid0_79 SM/clk_gate_counter_reg SM/CTS_L3_c_tid1_35 SM/CTS_L3_c_tid1_36 SM/clk_gate_result_reg SM/clk_gate_res_reg regB/clk_gate_out_reg regA/clk_gate_out_reg regA/CTS_L4_c_tid0_8 regA/CTS_L4_c_tid0_9
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:39:38 2022)

All Parameters are Set to Default Values for 'config_place_detail'

--------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                     |
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| Name       | Description                                               | Value                | Default | User Defined | 
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 18 objects] |         | true         | 
|            | be legalized.                                             |                      |         |              | 
--------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 18 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 1.20792%, utilization with cell bloats 1.20792%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 18, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 18                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_cells regA/CTS_L2_c_tid0_18 SM/CTS_L1_c_tid0_153 CTS_L1_tid0__c1_tid0__c14 outA/CTS_L3_c_tid1_3 outA/clk_gate_out_reg outB/CTS_L3_c_tid1_3 outB/clk_gate_out_reg SM/CTS_L3_c_tid0_148 SM/CTS_L3_c_tid0_79 SM/clk_gate_counter_reg SM/CTS_L3_c_tid1_35 SM/CTS_L3_c_tid1_36 SM/clk_gate_result_reg SM/clk_gate_res_reg regB/clk_gate_out_reg regA/clk_gate_out_reg regA/CTS_L4_c_tid0_8 regA/CTS_L4_c_tid0_9
Nitro-SoC> # set_property -name placed -value fixed regA/CTS_L2_c_tid0_18 SM/CTS_L1_c_tid0_153 CTS_L1_tid0__c1_tid0__c14 outA/CTS_L3_c_tid1_3 outA/clk_gate_out_reg outB/CTS_L3_c_tid1_3 outB/clk_gate_out_reg SM/CTS_L3_c_tid0_148 SM/CTS_L3_c_tid0_79 SM/clk_gate_counter_reg SM/CTS_L3_c_tid1_35 SM/CTS_L3_c_tid1_36 SM/clk_gate_result_reg SM/clk_gate_res_reg regB/clk_gate_out_reg regA/clk_gate_out_reg regA/CTS_L4_c_tid0_8 regA/CTS_L4_c_tid0_9
Nitro-SoC> # fk_msg -type info Removing CTS instance-based halo constraints
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Removing CTS instance-based halo constraints
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:39:38 2022)

All Parameters are Set to Default Values for 'config_place_detail'

info Found 1103 movable and 18 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 63 cut rows, with average utilization 53.606%, utilization with cell bloats 53.606%.
info DP116: Legalizer has initial 24 illegal movable cells and 17 illegal fixed cells.
info DP128: Legalizer has 24 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 3 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1121, cells moved: 51, total movement: 44.1786, max movement: 1.62857, average movement: 0.866246.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 51. First few cells with largest displacements:
info DP110: 1.63 rows, from {450800 346000, N} to {428000 346000, N}, cell outA/out_reg[0].
info DP110: 1.49 rows, from {131600 248000, FS} to {110700 248000, FS}, cell SM/res_reg[10].
info DP110: 1.41 rows, from {448900 290000, N} to {443200 276000, FS}, cell SM/i_1_237.
info DP110: 1.41 rows, from {435600 402000, FN} to {441300 388000, FS}, cell SM/i_1_3.
info DP110: 1.41 rows, from {454600 402000, N} to {460300 388000, FS}, cell SM/res_reg[43].
info DP111: Legalization summary: total movable cells: 1103, cells moved: 51, total movement: 44.1786, max movement: 1.62857, average movement: 0.866246.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1103                | 51          | 44.1786                | 1.62857      | 0.866246         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_legalize complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_legalize complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_legalize
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_route
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_route
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages 
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {}
-------------------------------
| Start run_route_timing flow |
|-----------------+-----------|
| Argument        | Value     | 
|-----------------+-----------|
| cpus            | 0         | 
|-----------------+-----------|
| messages        | default   | 
|-----------------+-----------|
| timing_mode     | si        | 
|-----------------+-----------|
| preserve_clocks | auto      | 
|-----------------+-----------|
| save_db_stages  |           | 
|-----------------+-----------|
| stop_after      | false     | 
|-----------------+-----------|
| start_from      | false     | 
|-----------------+-----------|
| resume          | false     | 
|-----------------+-----------|
| skip_stages     |           | 
|-----------------+-----------|
| run_stages      |           | 
|-----------------+-----------|
| mode            | clock     | 
|-----------------+-----------|
| trial           | false     | 
|-----------------+-----------|
| dump_qor_stages |           | 
|-----------------+-----------|
| user_params     |           | 
-------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 306M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:39 2022)

Congestion ratio stats: min = 0.03, max = 0.35, mean = 0.18 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 306M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '0'

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 19
Clocks to global route : 0
Clocks to track route  : 19
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing track routing on '19' clock nets ...

info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 14:39:39 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 19   | 302  | 
|-------------------+------+------|
| To be routed :    | 19   | 302  | 
|-------------------+------+------|
|   - signal        | 19   | 302  | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Reading nets: 10% 21% 31% 42% 52% 63% 73% 84% 94% 100%
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
Result=end(begin): viols=0(164), notes=38(22)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
Result=end(begin): viols=0(0), notes=31(32)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(3) ...
Result=end(begin): viols=0(0), notes=26(27)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Total: 1581 vias and 1146 wires with length 2.443 (0.007 in non-prefer direction)
info UI33: performed track routing for 0 sec (CPU time: 1 sec; MEM: RSS - 315M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 315M)

RRT info: Performing final routing on all (19) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:39:40 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 19   | 302  | 
|-------------------+------+------|
| To be routed :    | 19   | 302  | 
|-------------------+------+------|
|   - signal        | 19   | 302  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 315M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_route complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_route complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_route
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_pco
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_pco
Nitro-SoC> # config_clock_timing -name align_virtual_clocks
Nitro-SoC> # fk_msg Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # align_virtual_clocks -method fast
info CTS643: No Virtual Clocks Constraining IO Ports Found
warning UI705: 'align_virtual_clocks -method' specified value was ignored.
info UI33: performed Virtual Clock Alignment for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # set_propagated_clock sysclk_new_mode
Nitro-SoC> # fk_msg cts_time_pco complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_pco complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_pco
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_gr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_gr
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:39:40 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Ignoring 5 CTS route-channels 
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Deleted global routing from 19 nets with detailed wiring. 
Removed stale global wiring from 1 nets.
Built 763 nets   (0 seconds elapsed)

Will perform 'repair' routing on 43 nets: 
         25 without global routing
         10 with open pins  
          5 with antenna wires
          3 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 43 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:39:40 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.105511    | 0.092895    | 0.0339945 | 0.0532019   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.73294e+07 | 3.71141e+07 | 2970      | 7.44434e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:39:40 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 7.44    | 0.44   | 3.55   | 2.91   | 0.12   | 0.38   | 0.04   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 5.96   | 47.71  | 39.06  | 1.64   | 5.12   | 0.51   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1339.00 | 77.00  | 738.00 | 460.00 | 16.00  | 42.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 2.97   | 1.82   | 0.99   | 0.07   | 0.07   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.21  | 33.47  | 2.53   | 2.39   | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:40 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.13 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:40 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.13 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # fk_msg cts_gr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_gr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_gr
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_refine
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_refine
Nitro-SoC> # config_clock_timing -name refine_cts
Nitro-SoC> # fk_msg cts_refine complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_refine complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:40 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 342                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.85                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.63                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.68 1.05 0.89                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:40 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.105511    | 0.092895    | 0.0339945 | 0.0532019   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.73294e+07 | 3.71141e+07 | 2970      | 7.44434e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:40 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1130    | 
|-----------------------+---------|
| Net count             | 1988    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2349.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.16   | 
-----------------------------------

  
-----------------------------------------------------
|                 Timing Statistics                 |
|----------------------+-------+--------------------|
|                      | Setup | Hold               | 
|----------------------+-------+--------------------|
| Violations Count     | 0     | 32                 | 
|----------------------+-------+--------------------|
| Total Negative Slack | 0     | -739               | 
|----------------------+-------+--------------------|
| Worst Negative Slack | 0     | -25                | 
|----------------------+-------+--------------------|
| Worst Violator       | N/A   | regB/out_reg[27]/D | 
|----------------------+-------+--------------------|
| Required Time        | 0     | 270                | 
|----------------------+-------+--------------------|
| Arrival Time         | 0     | 245                | 
-----------------------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_refine
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_analysis_corner slow -crpr setup_hold
Nitro-SoC> # set_analysis_corner fast -crpr setup_hold
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr setup_hold
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # fk_msg Dominant Scenarios Per Context
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Dominant Scenarios Per Context
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # fk_msg setup : new_mode:corner_0_0:late
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup : new_mode:corner_0_0:late
Nitro-SoC> # fk_msg Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # get_timing_endpoints -setup -type negative_slack
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # config_clock_timing -name optimize_effort_level -value low
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg run_clock_timing : effort level set to low
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: run_clock_timing : effort level set to low
Nitro-SoC> # config_clock_timing -name skip_dominant_scenario_pruning
Nitro-SoC> # set_ds -dominant_scenarios new_mode:corner_0_0:late
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   |            | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage setup MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage setup MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:39:41 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # fk_msg setup_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_reg_lock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_reg_lock
Nitro-SoC> # set_clock_network -allow_reg size
Nitro-SoC> # config_shell -echo false

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 


All Clock networks set for partition integrationMult.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg setup_reg_lock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_reg_lock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_reg_lock
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_long_net
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_long_net
Nitro-SoC> # config_clock_timing -name enable_long_net_fixing_in_setup
Nitro-SoC> # ipo_sweep_drc -max_radius 1000u
info UI32: performing ipo drc fixing  (started at Fri Dec 23 14:39:41 2022)
Info IPO-advanced CDM: Utilization is adjusted in 58 bins (with avg = 0.00759 and max = 0.015)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # fk_msg setup_long_net complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_long_net complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_long_net
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_global
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_global
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 115
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # optimize -mode global -obj wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Fri Dec 23 14:39:41 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:41 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns -effort fast
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:41 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:41 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

INFO :: Running optimization in FAST effort level

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_global complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_global complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_global
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_area
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_area
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg Optimizing for Power
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Optimizing for Power
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 966595
info LP: The total power for corner_0_0 corner: 966595
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:39:41 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   648493 |    271712 |  |  920205 |   46389 |  | 966595 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   648493 |    172639 |  |  821132 |   46389 |  | 867521 |   89.75 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    55831 |     12705 |  |   68536 |    1207 |  |  69742 |    7.22 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   592663 |    159934 |  |  752596 |   45183 |  | 797779 |   82.54 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   123936 |    114286 |  |  238221 |   24483 |  | 262705 |   27.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   468727 |     45648 |  |  514375 |   20700 |  | 535075 |   55.36 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     99073 |  |   99073 |         |  |  99073 |   10.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     60554 |  |   60554 |         |  |  60554 |    6.26 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     50826 |  |   50826 |         |  |  50826 |    5.26 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     38519 |  |   38519 |         |  |  38519 |    3.98 | 
------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:39:41 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:41 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:692k]
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT10: optimized 11 targets
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT9: total 11 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:692k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1775M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1806M, PVMEM - 2637M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:39:42 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   648493 |    271712 |  |  920205 |   46389 |  | 966594 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   648493 |    172639 |  |  821132 |   46389 |  | 867521 |   89.75 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    55831 |     12705 |  |   68536 |    1207 |  |  69742 |    7.22 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   592663 |    159934 |  |  752596 |   45183 |  | 797779 |   82.54 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   123936 |    114286 |  |  238221 |   24483 |  | 262705 |   27.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   468727 |     45648 |  |  514375 |   20700 |  | 535075 |   55.36 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     99073 |  |   99073 |         |  |  99073 |   10.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     60554 |  |   60554 |         |  |  60554 |    6.26 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     50826 |  |   50826 |         |  |  50826 |    5.26 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     38519 |  |   38519 |         |  |  38519 |    3.98 | 
------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:42 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:42 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition integrationMult.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_area complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_area complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_area
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:42 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:42 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920205 AREA:2349.84

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1210  | 100        | 
| Orphaned        | 5     | 0.41       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 828   | 68.42      | 
| 2 Fanouts       | 176   | 14.54      | 
| 3-30 Fanouts    | 185   | 15.28      | 
| 30-127 Fanouts  | 16    | 1.32       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_conv
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_conv
Nitro-SoC> # fk_msg Skipping stage setup_conv due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage setup_conv due to low effort execution
Nitro-SoC> # fk_msg setup_conv complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_conv complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:42 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 341                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.88                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.65                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.68 1.05 0.89                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'integrationMult' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:42 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.105511    | 0.092895    | 0.0339945 | 0.0532019   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.73294e+07 | 3.71141e+07 | 2970      | 7.44434e+07 | 
------------------------------------------------------------------------

warning UI1254: Congest map on partition 'integrationMult' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:42 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1130    | 
|-----------------------+---------|
| Net count             | 1988    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2349.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.16   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_conv
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_ds -remove
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage hold MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage hold MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:39:42 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # fk_msg hold_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_sweep
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_sweep
Nitro-SoC> # fk_msg Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # fk_msg hold_sweep complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_sweep complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_sweep
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_setup
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_setup
Nitro-SoC> # fk_msg Skipping stage hold_setup due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_setup due to low effort execution
Nitro-SoC> # fk_msg hold_setup complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_setup complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_setup
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:42 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1121  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 22    | 1.96       | 
| Inverters      | 129   | 11.5       | 
| Registers      | 272   | 24.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 29.34      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1121  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2349.84                | 54.16           | 
| Buffers, Inverters | 94.962                 | 2.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1229  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 831   | 67.61      | 
| 2 Fanouts       | 180   | 14.64      | 
| 3-30 Fanouts    | 191   | 15.54      | 
| 30-127 Fanouts  | 22    | 1.79       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:42 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:42 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 10.0000   | 336       | 32                  | 9.5                   | -0.0220 | -0.6610 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 10.0000   | 336       | 32                  | 9.5                   | -0.0220 | -0.6610 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 10.0000   | 136       | 32                  | 24                    | -0.0220 | -0.6610 | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1806M, PVMEM - 2637M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============== 1
50  |=========================================== 3
55  |========================================================================= 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 WHS:-22 THS:-661 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920216 AREA:2349.84


info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER for HOLD.
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920216 AREA:2349.84

info OPT10: optimized 1404 targets
SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920216 AREA:2349.84

info OPT9: total 1404 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:692k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1775M, PVMEM - 2637M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 WHS:-22 THS:-661 SLEW:0 CAP:0.0 LEAKAGE:0.046389 DYNAMIC:0.920216 AREA:2349.84
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38

info OPT3: 32 nets evaluated, 32 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:708k]
info OPT4: Total 32 nets evaluated, 32 optimized.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:672k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD step in 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1775M, PVMEM - 2637M)
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_incr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_incr
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_slack -wns -min
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_timing_endpoints -hold -type negative_slack
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:43 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:43 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition integrationMult.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 14:39:43 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:43 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920216 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_incr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_incr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_incr
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_legalize_clock
Nitro-SoC> # fk_msg Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # fk_msg hold_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_legalize_clock complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:43 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 341                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.9                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.68                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.71 1.06 0.90                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'integrationMult' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:43 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.105511    | 0.092895    | 0.0339945 | 0.0532019   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.73294e+07 | 3.71141e+07 | 2970      | 7.44434e+07 | 
------------------------------------------------------------------------

warning UI1254: Congest map on partition 'integrationMult' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:43 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1162    | 
|-----------------------+---------|
| Net count             | 2020    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2375.38 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.75   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg  Stage converge MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage converge MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:39:43 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg converge_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_vclk_bal
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_vclk_bal
Nitro-SoC> # config_clock_timing -name balance_virtual_clocks
Nitro-SoC> # fk_msg Balancing virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Balancing virtual clocks
Nitro-SoC> # get_clocks -filter is_virtual
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # fk_msg converge_vclk_bal complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_vclk_bal complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_vclk_bal
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_clock_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_clock_opt
Nitro-SoC> # fk_msg Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # fk_msg converge_clock_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_clock_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_clock_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_hold
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_hold
Nitro-SoC> # fk_msg Skipping stage converge_hold due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_hold due to low effort execution
Nitro-SoC> # fk_msg converge_hold complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_hold complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_hold
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_legalize_clock
Nitro-SoC> # get_objects -type root
Nitro-SoC> # get_property -objects root -name rct_clock_opt_ran
Nitro-SoC> # set_clock_network -allow_tree fix -allow_reg move -nets clear_dont_modify clear_dont_route
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 Move during legalization

Clearing dont_modify property from 28 clock nets
Clearing dont_route property from 28 clock nets

All Clock networks set for partition integrationMult.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:39:43 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1135 movable and 18 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 63 cut rows, with average utilization 54.2018%, utilization with cell bloats 54.2018%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 77 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 77 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1153, cells moved: 47, total movement: 20.9786, max movement: 1.67857, average movement: 0.446353.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 6 (0.5%) cells are moved and 14 (1.2%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 47. First few cells with largest displacements:
info DP110: 1.22 rows, from {29000 332000, FS} to {11900 332000, FS}, cell regB/CLOCK_slh__c65.
info DP110: 1.00 rows, from {17600 346000, N} to {17600 332000, FS}, cell regB/CLOCK_slh__c79.
info DP110: 0.81 rows, from {213300 52000, FS} to {201900 52000, S}, cell regB/CLOCK_slh__c83.
info DP110: 0.81 rows, from {87900 332000, FS} to {76500 332000, FS}, cell regB/CLOCK_slh__c87.
info DP110: 0.81 rows, from {57500 136000, S} to {68900 136000, S}, cell SM/res_reg[16].
warning DP161: 9 out of 265 (3.39623%) fixed-origin cells have been moved. First few cells with largest displacements:
warning DP160: 0.81 rows, from {25200 136000, FS} to {36600 136000, S}, cell regB/out_reg[20].
warning DP160: 0.81 rows, from {32800 346000, N} to {44200 346000, FN}, cell regB/out_reg[4].
warning DP160: 0.81 rows, from {57500 136000, S} to {68900 136000, S}, cell SM/res_reg[16].
warning DP160: 0.41 rows, from {17600 80000, FS} to {23300 80000, S}, cell regB/out_reg[17].
warning DP160: 0.41 rows, from {17600 178000, N} to {23300 178000, FN}, cell regB/out_reg[15].
info DP111: Legalization summary: total movable cells: 1135, cells moved: 47, total movement: 18.9143, max movement: 1.22143, average movement: 0.402432.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1135                | 47          | 18.9143                | 1.22143      | 0.402432         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages  -user_params -clock_effort low
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {-clock_effort low}
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
-----------------------------------
|   Start run_route_timing flow   |
|-----------------+---------------|
| Argument        | Value         | 
|-----------------+---------------|
| cpus            | 0             | 
|-----------------+---------------|
| messages        | default       | 
|-----------------+---------------|
| timing_mode     | si            | 
|-----------------+---------------|
| preserve_clocks | auto          | 
|-----------------+---------------|
| save_db_stages  |               | 
|-----------------+---------------|
| stop_after      | false         | 
|-----------------+---------------|
| start_from      | false         | 
|-----------------+---------------|
| resume          | false         | 
|-----------------+---------------|
| skip_stages     |               | 
|-----------------+---------------|
| run_stages      |               | 
|-----------------+---------------|
| mode            | clock         | 
|-----------------+---------------|
| trial           | false         | 
|-----------------+---------------|
| dump_qor_stages |               | 
|-----------------+---------------|
| user_params     | -clock_effort | 
-----------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:44 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.13 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
RRT warning: User-specified value 'low' for option 'clock_effort' overrides previous 'medium'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '0'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:39:44 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 19   | 302  | 
|-------------------+------+------|
| To be routed :    | 19   | 302  | 
|-------------------+------+------|
|   - signal        | 19   | 302  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Longest open in net 'regB/n_0' of length=11400
Total opens=9 (nets=2)

Check routing ...
Corrected 0 objects, removed 12 objects

Check opens ...
Longest open in net 'regB/n_0' of length=11400
Total opens=9 (nets=2)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens'   ...
Result=end(begin): opens=0(9), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
Number of touched nets: 2
Number of changed nets: 2

info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:39:44 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 767 nets   (0 seconds elapsed)

Will perform 'repair' routing on 24 nets: 
         21 without global routing
          3 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 24 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:39:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.106333    | 0.0929144   | 0.0345125 | 0.0536737   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.77284e+07 | 3.71141e+07 | 2996      | 7.48424e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:39:44 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 7.48    | 0.44   | 3.55   | 2.93   | 0.12   | 0.40   | 0.04   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 5.93   | 47.46  | 39.16  | 1.63   | 5.32   | 0.51   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1345.00 | 77.00  | 738.00 | 464.00 | 16.00  | 44.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.00   | 1.83   | 1.00   | 0.08   | 0.07   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.01  | 33.51  | 2.60   | 2.47   | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:44 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.14 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:44 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.14 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # set_clock_network -allow_reg fix -allow_tree_elements fix -nets dont_route dont_modify
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization

28 Clock nets are marked 'dont_modify'
28 Clock nets are marked 'dont_route'

All Clock networks set for partition integrationMult.

Nitro-SoC> # fk_msg converge_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_legalize_clock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_pro_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_pro_opt
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective HOLD -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective TNS -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective HOLD -margin 5
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_SLEW -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_CAP -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # optimize -mode post_route -obj wns tns hold drc -post_route_driven_by white_space
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:39:44 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:39:44 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920781 AREA:2375.38

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_WNS | NA        | 15.0%     | 15.0%          | 15.0%         | --        | 5.0%       | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_TNS | 0         | NA        | 0              | 0             | --        | 0          | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                            |
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|              | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_SLEW | 0         | 1.0%      | NA             | 0             | --        | 0          | --         | --            | 
-------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                           |
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|             | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_CAP | 0         | 1.0%      | 0              | NA            | --        | 0          | --         | --            | 
------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                          |
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|          | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_HOLD | 0         | --        | --             | --            | 0         | NA         | --         | --            | 
---------------------------------------------------------------------------------------------------------------------------


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920781 AREA:2375.38
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.920781 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.6456%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:39:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 1
50  |======================== 2
55  |========================================================================= 6
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_cost -reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # route_global -flow turbo -repair -enforce_max_length false
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:39:44 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 767 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         17 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:39:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.106333    | 0.0929144   | 0.0345125 | 0.0536737   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.77284e+07 | 3.71141e+07 | 2996      | 7.48424e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:39:44 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 7.48    | 0.44   | 3.55   | 2.93   | 0.12   | 0.40   | 0.04   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 5.93   | 47.46  | 39.16  | 1.63   | 5.32   | 0.51   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1345.00 | 77.00  | 738.00 | 464.00 | 16.00  | 44.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.00   | 1.83   | 1.00   | 0.08   | 0.07   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.01  | 33.51  | 2.60   | 2.47   | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:39:44 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.14 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg converge_pro_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_pro_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_pro_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_tie_ins
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_tie_ins
Nitro-SoC> # config_clock_timing -name add_tie_cells
Nitro-SoC> # fk_msg Tie Insertion Skipped
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Tie Insertion Skipped
Nitro-SoC> # fk_msg converge_tie_ins complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_tie_ins complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:44 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 348                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.92                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.7                                                          | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.71 1.06 0.90                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.106333    | 0.0929144   | 0.0345125 | 0.0536737   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.77284e+07 | 3.71141e+07 | 2996      | 7.48424e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:44 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1162    | 
|-----------------------+---------|
| Net count             | 2020    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2375.38 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.75   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_tie_ins
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # group_path -name **feedthroughs** -reset_tns_range true
Nitro-SoC> # group_path -name **outputs** -reset_tns_range true
Nitro-SoC> # group_path -name I2R -reset_tns_range true
Nitro-SoC> # group_path -name **clock_gating** -reset_tns_range true
Nitro-SoC> # group_path -name **default** -reset_tns_range true
Nitro-SoC> # group_path -name I2O -reset_tns_range true
Nitro-SoC> # group_path -name sysclk_new_mode -reset_tns_range true
Nitro-SoC> # group_path -name **async** -reset_tns_range true
Nitro-SoC> # group_path -name R2O -reset_tns_range true
Nitro-SoC> # group_path -name **inputs** -reset_tns_range true
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
2
Nitro-SoC> # config_application -cpu 2
2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # set_config -name config_optimize -param preserve_congestion -reset
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 14:39:44 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 348                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 0.93                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 2.7                                                          | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.71 1.06 0.90                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.4                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 17314                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          | .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 14:39:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.106333    | 0.0929144   | 0.0345125 | 0.0536737   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.77284e+07 | 3.71141e+07 | 2996      | 7.48424e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 14:39:44 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1162    | 
|-----------------------+---------|
| Net count             | 2020    | 
|-----------------------+---------|
| Hier count            | 10      | 
|-----------------------+---------|
| Area (sq micron)      | 2375.38 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 54.75   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # print_table -title run_clock_timing QoR Progress Summary -column_names Stage WNS TNS WHS THS Utilization Congestion {Total Runtime (min)} Memory -values Initial 0.00 0.00 0.00 0.00 53.60 0.000 2.52 1215 CTS 0.00 0.00 -25.00 -739.00 54.16 0.000 2.63 1245 Setup 0.00 0.00 0.00 0.00 54.16 0.000 2.65 1245 Hold 0.00 0.00 0.00 0.00 54.75 0.000 2.68 1245 Converge 0.00 0.00 0.00 0.00 54.75 0.000 2.70 1245 Final 0.00 0.00 0.00 0.00 54.75 0.000 2.70 1245
-------------------------------------------------------------------------------------------------------
|                                run_clock_timing QoR Progress Summary                                |
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Stage    | WNS  | TNS  | WHS    | THS     | Utilization | Congestion | Total Runtime (min) | Memory | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Initial  | 0.00 | 0.00 | 0.00   | 0.00    | 53.60       | 0.000      | 2.52                | 1215   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| CTS      | 0.00 | 0.00 | -25.00 | -739.00 | 54.16       | 0.000      | 2.63                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Setup    | 0.00 | 0.00 | 0.00   | 0.00    | 54.16       | 0.000      | 2.65                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Hold     | 0.00 | 0.00 | 0.00   | 0.00    | 54.75       | 0.000      | 2.68                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Converge | 0.00 | 0.00 | 0.00   | 0.00    | 54.75       | 0.000      | 2.70                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Final    | 0.00 | 0.00 | 0.00   | 0.00    | 54.75       | 0.000      | 2.70                | 1245   | 
-------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name optimize_effort_level
=================================
Optimization Effort Used :    low
=================================
For better QoR at the expense of runtime a higher effort
level can be enforced with "config_clock_timing -name optimize_effort_level"
Nitro-SoC> # config_name_rules -cell c
Nitro-SoC> # config_name_rules -net n
Nitro-SoC> # write_db -data design -file dbs/clock.db
Nitro-SoC> # save_db -directory dbs/clock.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/clock.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 14:39:45 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:39:45 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 349                                                          | 
| CPU time (minutes)       | 0.93                                                         | 
| Elapsed time (minutes)   | 2.7                                                          | 
| Load Averages            | 1.71 1.06 0.90                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 17314                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:39:45 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:45 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 336       336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:39:45 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.4990 272       272             | 
| 0.5000 - 0.9990 64        336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
NRF info: Writing Physical Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
NRF info: Writing Power Reports Fri Dec 23 14:39:45 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/clock_power.rpt
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:39:45 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        648800    271981   920781   46773  967553  100.00 | 
|                                                                        | 
| Power of all cells   648800    172639   821439   46773  868211   89.73 | 
|   Clock cells         55831     12705    68536    1207   69742    7.21 | 
|   Data cells         592961    159934   752895   45566  798461   82.52 | 
|     Combinational    123936    114286   238221   24867  263088   27.19 | 
|     Registers        469023     45648   514671   20700  535370   55.33 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               99342    99342           99342   10.27 | 
|   Clock nets                    60741    60741           60741    6.28 | 
|     Clock leaves                51007    51007           51007    5.27 | 
|   Data nets                     38601    38601           38601    3.99 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1806M, PVMEM - 2637M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Fri Dec 23 14:39:46 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_hold_violations
info UI33: performed source of flow_scripts/2_clock.tcl for 12 sec (CPU time: 12 sec; MEM: RSS - 351M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/clock
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/clock'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/clock.db
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/clock.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> source flow_scripts/3_route.tcl 

#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 870 movable and 283 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 6     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 265   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 7     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 94    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1775M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 342M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:40:14 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.14 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1237' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:40:14 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
info Found 870 movable and 283 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:40:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 19         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 19
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (19) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:40:14 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 19   | 302  | 
|-------------------+------+------|
| To be routed :    | 19   | 302  | 
|-------------------+------+------|
|   - signal        | 19   | 302  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 19   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 10   | 
|-----------------------+------|
|   - clock + NDR       | 9    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
RRT info: Set routing priority of '19' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 14:40:14 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------

  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------

RRT info: Set 'placed' property of '284' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:40:14 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------

gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 680204 xStep 57000 colHi 12
 yOrig 0 yHi 686004 yStep 42000 rowHi 17

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'regA/out[11]' status: 'gr_small'
info GR11: Skipping net 'regB/out[3]' status: 'gr_small'
info GR11: Skipping net 'SM/enableOutput' status: 'gr_small'
info GR11: Skipping net 'SM/result[30]' status: 'gr_small'
info GR11: Skipping net 'SM/result[28]' status: 'gr_small'
info GR11: Skipping net 'SM/result[22]' status: 'gr_small'
info GR11: Skipping net 'SM/result[16]' status: 'gr_small'
info GR11: Skipping net 'SM/result[10]' status: 'gr_small'
info GR11: Skipping net 'SM/result[8]' status: 'gr_small'
info GR11: Skipping net 'SM/result[6]' status: 'gr_small'
info GR11: Skipping net 'SM/result[4]' status: 'gr_small'
info GR11: Skipping net 'SM/result[2]' status: 'gr_small'
info GR11: Skipping net 'SM/result[0]' status: 'gr_small'
info GR11: Skipping net 'SM/result[62]' status: 'gr_small'
info GR11: Skipping net 'SM/result[60]' status: 'gr_small'
info GR11: Skipping net 'SM/result[58]' status: 'gr_small'
info GR11: Skipping net 'SM/result[56]' status: 'gr_small'
info GR11: Skipping net 'SM/result[54]' status: 'gr_small'
info GR11: Skipping net 'SM/result[52]' status: 'gr_small'
info GR11: Skipping net 'SM/result[50]' status: 'gr_small'
info GR11: Skipping net 'SM/result[48]' status: 'gr_small'
info GR11: Skipping net 'SM/result[46]' status: 'gr_small'
info GR11: Skipping net 'SM/result[44]' status: 'gr_small'
info GR11: Skipping net 'SM/result[42]' status: 'gr_small'
info GR11: Skipping net 'SM/result[38]' status: 'gr_small'
info GR11: Skipping net 'SM/result[36]' status: 'gr_small'
info GR11: Skipping net 'outA/n_1' status: 'gr_small'
info GR11: Skipping net 'SM/result[31]' status: 'gr_small'
info GR11: Skipping net 'outA/n_32' status: 'gr_small'
info GR11: Skipping net 'SM/result[27]' status: 'gr_small'
info GR11: Skipping net 'outA/n_24' status: 'gr_small'
info GR11: Skipping net 'outA/n_20' status: 'gr_small'
info GR11: Skipping net 'outA/n_18' status: 'gr_small'
info GR11: Skipping net 'outA/n_16' status: 'gr_small'
info GR11: Skipping net 'SM/result[25]' status: 'gr_small'
info GR11: Skipping net 'SM/result[21]' status: 'gr_small'
info GR11: Skipping net 'outA/n_8' status: 'gr_small'
info GR11: Skipping net 'SM/result[19]' status: 'gr_small'
info GR11: Skipping net 'outA/n_6' status: 'gr_small'
info GR11: Skipping net 'SM/result[17]' status: 'gr_small'
info GR11: Skipping net 'SM/result[11]' status: 'gr_small'
info GR11: Skipping net 'outB/n_1' status: 'gr_small'
info GR11: Skipping net 'SM/result[1]' status: 'gr_small'
info GR11: Skipping net 'outB/n_32' status: 'gr_small'
info GR11: Skipping net 'outB/n_30' status: 'gr_small'
info GR11: Skipping net 'SM/result[61]' status: 'gr_small'
info GR11: Skipping net 'outB/n_28' status: 'gr_small'
info GR11: Skipping net 'SM/result[59]' status: 'gr_small'
info GR11: Skipping net 'outB/n_26' status: 'gr_small'
info GR11: Skipping net 'SM/result[57]' status: 'gr_small'
info GR11: Skipping net 'SM/result[55]' status: 'gr_small'
info GR11: Skipping net 'outB/n_18' status: 'gr_small'
info GR11: Skipping net 'outB/n_16' status: 'gr_small'
info GR11: Skipping net 'outB/n_14' status: 'gr_small'
info GR11: Skipping net 'SM/result[47]' status: 'gr_small'
info GR11: Skipping net 'SM/result[45]' status: 'gr_small'
info GR11: Skipping net 'outB/n_10' status: 'gr_small'
info GR11: Skipping net 'outB/n_8' status: 'gr_small'
info GR11: Skipping net 'SM/result[41]' status: 'gr_small'
info GR11: Skipping net 'outB/n_6' status: 'gr_small'
info GR11: Skipping net 'SM/result[39]' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'SM/result[37]' status: 'gr_small'
info GR11: Skipping net 'SM/result[35]' status: 'gr_small'
info GR11: Skipping net 'SM/res[58]' status: 'gr_small'
info GR11: Skipping net 'outA/n_33' status: 'gr_small'
info GR11: Skipping net 'outA/n_31' status: 'gr_small'
info GR11: Skipping net 'SM/res[44]' status: 'gr_small'
info GR11: Skipping net 'SM/res[42]' status: 'gr_small'
info GR11: Skipping net 'SM/res[40]' status: 'gr_small'
info GR11: Skipping net 'outA/n_25' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'outA/n_15' status: 'gr_small'
info GR11: Skipping net 'outA/n_9' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outA/n_5' status: 'gr_small'
info GR11: Skipping net 'outA/n_3' status: 'gr_small'
info GR11: Skipping net 'SM/res[14]' status: 'gr_small'
info GR11: Skipping net 'SM/res[12]' status: 'gr_small'
info GR11: Skipping net 'SM/res[10]' status: 'gr_small'
info GR11: Skipping net 'outB/n_33' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_23' status: 'gr_small'
info GR11: Skipping net 'outB/n_19' status: 'gr_small'
info GR11: Skipping net 'outB/n_17' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_0' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_1' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_2' status: 'gr_small'
info GR11: Skipping net 'outB/n_15' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_9' status: 'gr_small'
info GR11: Skipping net 'outB/n_9' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_19' status: 'gr_small'
info GR11: Skipping net 'outB/n_7' status: 'gr_small'
info GR11: Skipping net 'outB/n_5' status: 'gr_small'
info GR11: Skipping net 'outB/n_3' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_31' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_33' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_35' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_37' status: 'gr_small'
info GR11: Skipping net 'SM/n_1_39' status: 'gr_small'
Built 767 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         17 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 728M 200k Elapsed Time: 464388:40:15 CPU Time: 0:0:58
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:40:15 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 748         | 768         | 1428      | 2944        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.666667    | 0.230769  | 0.666667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.106333    | 0.0929144   | 0.0345125 | 0.0536737   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.77284e+07 | 3.71141e+07 | 2996      | 7.48424e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:40:15 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 7.48    | 0.44   | 3.55   | 2.93   | 0.12   | 0.40   | 0.04   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 5.93   | 47.46  | 39.16  | 1.63   | 5.32   | 0.51   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1345.00 | 77.00  | 738.00 | 464.00 | 16.00  | 44.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.00   | 1.83   | 1.00   | 0.08   | 0.07   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.01  | 33.51  | 2.60   | 2.47   | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:40:15 2022)

Congestion ratio stats: min = 0.02, max = 0.25, mean = 0.14 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 470) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 333M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 342M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 5091 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 333M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 342M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 352M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1750 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1750 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------

RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
RRT info: Retrieving global routing info...
---------------------------------------------------
|                        | tr_opt_init            | 
|------------------------+------------------------|
| elapsed_time  (min)    | 00h 03m                | 
|------------------------+------------------------|
| cpu_time  (min)        | 0.000625d 00.0h 00.0m  | 
|------------------------+------------------------|
| heap_memory  (Mb)      | 1245                   | 
|------------------------+------------------------|
| logic_utilization  (%) | 54.75                  | 
|------------------------+------------------------|
| WNS  (ps)              | 0.0                    | 
|------------------------+------------------------|
| TNS  (ns)              | 0.0                    | 
|------------------------+------------------------|
| WHS  (ps)              | 0.0                    | 
|------------------------+------------------------|
| THS  (ns)              | 0.0                    | 
|------------------------+------------------------|
| setup_viols            | 0                      | 
|------------------------+------------------------|
| hold_viols             | 0                      | 
|------------------------+------------------------|
| slew_viols             | 0                      | 
|------------------------+------------------------|
| worst_slew  (ps)       | 0.0                    | 
|------------------------+------------------------|
| total_slew  (ps)       | 0.0                    | 
|------------------------+------------------------|
| overflow_edges         | 0                      | 
|------------------------+------------------------|
| overflow_nodes         | 0                      | 
|------------------------+------------------------|
| wire_len_total  (mm)   | 7.5                    | 
|------------------------+------------------------|
| via_count_total        | 2996                   | 
---------------------------------------------------


info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282943 min: 0.000000 avg: 0.126128
info metal2 layer density max: 0.017879 min: 0.000000 avg: 0.004259
info metal3 layer density max: 0.047686 min: 0.000000 avg: 0.009671
info metal4 layer density max: 0.030171 min: 0.000000 avg: 0.007763
info metal5 layer density max: 0.162457 min: 0.000000 avg: 0.100184
info metal6 layer density max: 0.023943 min: 0.000000 avg: 0.005427
info metal7 layer density max: 0.121480 min: 0.008695 avg: 0.041217
info metal8 layer density max: 0.070400 min: 0.008000 avg: 0.039068
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------

RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 5091 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 352M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 265 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 14:40:16 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1261 | 4011 | 
|-----------------------+------+------|
| To be routed :        | 1237 | 3702 | 
|-----------------------+------+------|
|   - signal            | 1237 | 3702 | 
|-----------------------+------+------|
| To be skipped :       | 24   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 19   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 4    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 750  | 
|-----------------------+------|
|   - no any wires      | 487  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 112 core library pins:
 Ideal   :   112 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1237 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 358X x 490Y
M2:   vertical grid 358X x 490Y
M3: horizontal grid 588X x 490Y
M4:   vertical grid 243X x 490Y
M5: horizontal grid 243X x 245Y
M6:   vertical grid 243X x 318Y
M7: horizontal grid 316X x 86Y
M8:   vertical grid 85X x 86Y
M9: horizontal grid 85X x 43Y
M10:   vertical grid 42X x 43Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1251
Fixed net vias 8315
Core cells 1153
Core cells with unique orientation 89: pin objects 1194, obstructions 690
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 750 nets with global routing
Detected 487 nets without any routing
Detected 1345 wires, 2996 vias
Detected 3702 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed     1439 of     5803 tested segments in    80 channels. Unresolved      814 violations and       46 notes
1.001 Changed      351 of     2779 tested segments in    86 channels. Unresolved      196 violations and       33 notes
1.002 Changed      128 of      798 tested segments in    70 channels. Unresolved       74 violations and       22 notes
1.003 Changed       57 of      360 tested segments in    55 channels. Unresolved       34 violations and       19 notes
1.004 Changed       37 of      196 tested segments in    39 channels. Unresolved       19 violations and       12 notes
1.005 Changed       28 of      140 tested segments in    43 channels. Unresolved       13 violations and       13 notes
1.006 Changed       21 of      108 tested segments in    31 channels. Unresolved        7 violations and       15 notes
1.007 Changed        9 of       49 tested segments in    26 channels. Unresolved        2 violations and       13 notes
1.008 Changed        8 of       22 tested segments in    16 channels. Unresolved        4 violations and       12 notes
1.009 Changed        6 of       20 tested segments in    16 channels. Unresolved        2 violations and       13 notes
1.010 Changed        6 of       19 tested segments in    13 channels. Unresolved        3 violations and       12 notes
1.011 Changed        5 of       17 tested segments in    13 channels. Unresolved        2 violations and       13 notes
1.012 Changed        5 of       14 tested segments in    11 channels. Unresolved        2 violations and       13 notes
1.013 Changed        5 of       21 tested segments in    14 channels. Unresolved        2 violations and       12 notes
1.014 Changed        8 of       20 tested segments in    13 channels. Unresolved        5 violations and       12 notes
1.015 Changed        8 of       33 tested segments in    19 channels. Unresolved        5 violations and       12 notes
1.016 Changed        7 of       24 tested segments in    14 channels. Unresolved        3 violations and       11 notes
1.017 Changed        6 of       29 tested segments in    16 channels. Unresolved        3 violations and       14 notes
1.018 Changed        7 of       19 tested segments in    11 channels. Unresolved        3 violations and       14 notes
1.019 Changed        2 of       11 tested segments in     6 channels. Unresolved        2 violations and       14 notes
1.020 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.021 Changed        3 of        5 tested segments in     5 channels. Unresolved        2 violations and       14 notes
1.022 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.023 Changed        2 of        6 tested segments in     6 channels. Unresolved        3 violations and       14 notes
1.024 Changed        3 of        7 tested segments in     6 channels. Unresolved        2 violations and       14 notes
1.025 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.026 Changed        2 of        6 tested segments in     6 channels. Unresolved        3 violations and       14 notes
1.027 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.028 Changed        3 of        5 tested segments in     5 channels. Unresolved        2 violations and       14 notes
1.029 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.030 Changed        2 of        6 tested segments in     6 channels. Unresolved        3 violations and       14 notes
1.031 Changed        1 of        8 tested segments in     7 channels. Unresolved        3 violations and       14 notes
1.032 Changed        4 of        9 tested segments in     8 channels. Unresolved        1 violations and       16 notes
1.033 Changed        1 of       12 tested segments in     6 channels. Unresolved        0 violations and       17 notes
1.034 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and       17 notes
1.035 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and       17 notes
1.036 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and       18 notes
1.037 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       18 notes
Result=end(begin): viols=0(814), notes=18(46)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(2) ...
2.000 Changed        9 of     2426 tested segments in    55 channels. Unresolved        0 violations and       10 notes
2.001 Changed        3 of       29 tested segments in    22 channels. Unresolved        0 violations and        7 notes
2.002 Changed        3 of       17 tested segments in    13 channels. Unresolved        0 violations and        6 notes
2.003 Changed        2 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
2.004 Changed        1 of        3 tested segments in     3 channels. Unresolved        0 violations and        7 notes
2.005 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
2.006 Changed        1 of        4 tested segments in     3 channels. Unresolved        0 violations and        7 notes
2.007 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and        7 notes
2.008 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        7 notes
Result=end(begin): viols=0(0), notes=7(10)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Write routing ...
M1: 3588 vias and 61 wires with length 0.054 (0.000 in non-prefer direction)
M2: 3976 vias and 3312 wires with length 3.563 (0.008 in non-prefer direction)
M3: 672 vias and 2757 wires with length 4.871 (0.009 in non-prefer direction)
M4: 13 vias and 382 wires with length 1.145 (0.001 in non-prefer direction)
M5: 13 vias and 1 wires with length 0.000 (0.000 in non-prefer direction)
M6: 6 vias and 9 wires with length 0.044 (0.000 in non-prefer direction)
M7: 0 vias and 3 wires with length 0.024 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 8268 vias and 6525 wires with length 9.702 (0.019 in non-prefer direction)

Total 7 notes:
Note: Offgrid - 4
Note: Split - 3

Info: Via overhang - 17
info UI33: performed track routing for 1 sec (CPU time: 2 sec; MEM: RSS - 355M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 355M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 376M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | 0.0310 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1261 | 4011 | 
|-----------------------+------+------|
| To be routed :        | 1237 | 3702 | 
|-----------------------+------+------|
|   - signal            | 1237 | 3702 | 
|-----------------------+------+------|
| To be skipped :       | 24   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 19   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 4    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1237 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282943 min: 0.000000 avg: 0.126728
info metal2 layer density max: 0.127196 min: 0.000000 avg: 0.045183
info metal3 layer density max: 0.220386 min: 0.000000 avg: 0.063247
info metal4 layer density max: 0.139582 min: 0.000000 avg: 0.030248
info metal5 layer density max: 0.162800 min: 0.000000 avg: 0.100226
info metal6 layer density max: 0.035455 min: 0.000000 avg: 0.006304
info metal7 layer density max: 0.121480 min: 0.008695 avg: 0.042709
info metal8 layer density max: 0.070400 min: 0.008000 avg: 0.039068
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | 0.0310 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------
|                        | tr_opt_init            | tr_opt_tr_0                         | 
|------------------------+------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 03m                | 00h 00m                             | 
|------------------------+------------------------+-------------------------------------|
| cpu_time  (min)        | 0.000625d 00.0h 00.0m  | 4.8611111111111115e-5d 00.0h 00.0m  | 
|------------------------+------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                   | 1245                                | 
|------------------------+------------------------+-------------------------------------|
| logic_utilization  (%) | 54.75                  | 54.75                               | 
|------------------------+------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| THS  (ns)              | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| setup_viols            | 0                      | 0                                   | 
|------------------------+------------------------+-------------------------------------|
| hold_viols             | 0                      | 0                                   | 
|------------------------+------------------------+-------------------------------------|
| slew_viols             | 0                      | 0                                   | 
|------------------------+------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                    | 0.0                                 | 
|------------------------+------------------------+-------------------------------------|
| overflow_edges         | 0                      |                                     | 
|------------------------+------------------------+-------------------------------------|
| overflow_nodes         | 0                      |                                     | 
|------------------------+------------------------+-------------------------------------|
| wire_len_total  (mm)   | 7.5                    | 12.2                                | 
|------------------------+------------------------+-------------------------------------|
| via_count_total        | 2996                   | 9859                                | 
-----------------------------------------------------------------------------------------

RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 20
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 56 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 20
3.36886 | 0
6.73772 | 0
10.1066 | 0
13.4754 | 0
16.8443 | 0
20.2132 | 0
23.582  | 0
26.9509 | 0
30.3198 | 0
33.6886 | 0
37.0575 | 0
40.4263 |====== 2
43.7952 |============= 4
47.1641 |========== 3
50.5329 |=========================== 8
53.9018 |============= 4
57.2706 |=========================== 8
60.6395 |==================== 6
64.0084 |=== 1
67.3772 |
        V     get_property -name utilization -object %object%
RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:19 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:19 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init            | tr_opt_tr_0                        | tr_opt_drc_0 | 
|------------------------+------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                | 00h 00m                            | 00h 00m      | 
|------------------------+------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.000625d 00.0h 00.0m  | 4.8611111111111115e-5d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                   | 1245                               | 1245         | 
|------------------------+------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 54.75                  | 54.75                              | 54.75        | 
|------------------------+------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| setup_viols            | 0                      | 0                                  | 0            | 
|------------------------+------------------------+------------------------------------+--------------|
| hold_viols             | 0                      | 0                                  | 0            | 
|------------------------+------------------------+------------------------------------+--------------|
| slew_viols             | 0                      | 0                                  | 0            | 
|------------------------+------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                    | 0.0                                | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------|
| overflow_edges         | 0                      |                                    |              | 
|------------------------+------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                      |                                    |              | 
|------------------------+------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 7.5                    | 12.2                               | 12.2         | 
|------------------------+------------------------+------------------------------------+--------------|
| via_count_total        | 2996                   | 9859                               | 9859         | 
-------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:20 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:20 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init            | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 03m                | 00h 00m                            | 00h 00m      | 00h 00m      | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.000625d 00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1245                   | 1245                               | 1245         | 1245         | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| logic_utilization  (%) | 54.75                  | 54.75                              | 54.75        | 54.75        | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| setup_viols            | 0                      | 0                                  | 0            | 0            | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| hold_viols             | 0                      | 0                                  | 0            | 0            | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| slew_viols             | 0                      | 0                                  | 0            | 0            | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                    | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| overflow_edges         | 0                      |                                    |              |              | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| overflow_nodes         | 0                      |                                    |              |              | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 7.5                    | 12.2                               | 12.2         | 12.2         | 
|------------------------+------------------------+------------------------------------+--------------+--------------|
| via_count_total        | 2996                   | 9859                               | 9859         | 9859         | 
----------------------------------------------------------------------------------------------------------------------

info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 910617
info LP: The total power for corner_0_0 corner: 910617
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:40:20 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   631464 |    232380 |  |  863844 |   46773 |  | 910617 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   631464 |    172639 |  |  804103 |   46773 |  | 850876 |   93.44 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    55468 |     12705 |  |   68173 |    1207 |  |  69379 |    7.62 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   575986 |    159934 |  |  735920 |   45566 |  | 781486 |   85.82 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   123281 |    114286 |  |  237567 |   24867 |  | 262433 |   28.82 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   452700 |     45648 |  |  498348 |   20700 |  | 519048 |   57.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     59741 |  |   59741 |         |  |  59741 |    6.56 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     33599 |  |   33599 |         |  |  33599 |    3.69 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     26722 |  |   26722 |         |  |  26722 |    2.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     26142 |  |   26142 |         |  |  26142 |    2.87 | 
------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:20 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:20 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:700k]
SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT10: optimized 11 targets
SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT9: total 11 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:708k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1775M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:40:21 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   631464 |    232380 |  |  863844 |   46773 |  | 910617 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   631464 |    172639 |  |  804103 |   46773 |  | 850876 |   93.44 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    55468 |     12705 |  |   68173 |    1207 |  |  69379 |    7.62 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   575986 |    159934 |  |  735920 |   45566 |  | 781486 |   85.82 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   123281 |    114286 |  |  237567 |   24867 |  | 262433 |   28.82 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   452700 |     45648 |  |  498348 |   20700 |  | 519048 |   57.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     59741 |  |   59741 |         |  |  59741 |    6.56 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     33599 |  |   33599 |         |  |  33599 |    3.69 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     26722 |  |   26722 |         |  |  26722 |    2.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     26142 |  |   26142 |         |  |  26142 |    2.87 | 
------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init           | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                    | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 03m               | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m                           | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.000625d 00.0h00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                  | 1245                               | 1245         | 1245         | 1245                              | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| logic_utilization  (%) | 54.75                 | 54.75                              | 54.75        | 54.75        | 54.75                             | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| setup_viols            | 0                     | 0                                  | 0            | 0            | 0                                 | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| hold_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| slew_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| total_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| overflow_edges         | 0                     |                                    |              |              |                                   | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| overflow_nodes         | 0                     |                                    |              |              |                                   | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 7.5                   | 12.2                               | 12.2         | 12.2         | 12.2                              | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------|
| via_count_total        | 2996                  | 9859                               | 9859         | 9859         | 9859                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:21 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:21 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init           | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m               | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m                           | 00h 00m      | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.000625d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                  | 1245                               | 1245         | 1245         | 1245                              | 1245         | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| logic_utilization  (%) | 54.75                 | 54.75                              | 54.75        | 54.75        | 54.75                             | 54.75        | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| setup_viols            | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| hold_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| slew_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| overflow_edges         | 0                     |                                    |              |              |                                   |              | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| overflow_nodes         | 0                     |                                    |              |              |                                   |              | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 7.5                   | 12.2                               | 12.2         | 12.2         | 12.2                              | 12.2         | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------|
| via_count_total        | 2996                  | 9859                               | 9859         | 9859         | 9859                              | 9859         | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:21 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:21 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-322.0 WHS:0 THS:0 THDD:-215.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.863844 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init           | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0                      | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m               | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.000625d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                  | 1245                               | 1245         | 1245         | 1245                              | 1245         | 1245                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 54.75                 | 54.75                              | 54.75        | 54.75        | 54.75                             | 54.75        | 54.75                              | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 0                     | 0                                  | 0            | 0            | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                   | 0.0                                | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                     |                                    |              |              |                                   |              |                                    | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                     |                                    |              |              |                                   |              |                                    | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 7.5                   | 12.2                               | 12.2         | 12.2         | 12.2                              | 12.2         | 12.2                               | 
|------------------------+-----------------------+------------------------------------+--------------+--------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 2996                  | 9859                               | 9859         | 9859         | 9859                              | 9859         | 9859                               | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
info UI54: redirecting output of report_route_nets to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | 0.0310 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:40:22 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 870 movable and 283 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 213 cut rows, with average utilization 36.4263%, utilization with cell bloats 36.4263%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 870, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 870                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:40:22 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1240       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 7    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 19         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282943 min: 0.000000 avg: 0.126728
info metal2 layer density max: 0.127196 min: 0.000000 avg: 0.045183
info metal3 layer density max: 0.220386 min: 0.000000 avg: 0.063247
info metal4 layer density max: 0.139582 min: 0.000000 avg: 0.030248
info metal5 layer density max: 0.162800 min: 0.000000 avg: 0.100226
info metal6 layer density max: 0.035455 min: 0.000000 avg: 0.006304
info metal7 layer density max: 0.121480 min: 0.008695 avg: 0.042709
info metal8 layer density max: 0.070400 min: 0.008000 avg: 0.039068
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | 0.0310 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 5091 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 380M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 265 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 14:40:22 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1261 | 4011 | 
|-----------------------+------+------|
| To be routed :        | 1237 | 3702 | 
|-----------------------+------+------|
|   - signal            | 1237 | 3702 | 
|-----------------------+------+------|
| To be skipped :       | 24   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 19   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 4    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1237 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1237 | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 112 core library pins:
 Ideal   :   112 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used -30 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1237 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 358X x 490Y
M2:   vertical grid 358X x 490Y
M3: horizontal grid 588X x 490Y
M4:   vertical grid 243X x 490Y
M5: horizontal grid 243X x 245Y
M6:   vertical grid 243X x 318Y
M7: horizontal grid 316X x 86Y
M8:   vertical grid 85X x 86Y
M9: horizontal grid 85X x 43Y
M10:   vertical grid 42X x 43Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1251
Fixed net vias 8315
Core cells 1153
Core cells with unique orientation 89: pin objects 1194, obstructions 690
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 487 nets with detail routing
Detected 750 nets with mixed global and detail routing
Detected 7870 wires, 11264 vias
Detected 3702 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of     6129 tested segments in    93 channels. Unresolved        0 violations and        7 notes
1.001 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
1.002 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        7 notes
Result=end(begin): viols=0(0), notes=7(7)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(2) ...
2.000 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
2.001 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
2.002 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
2.003 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        7 notes
Result=end(begin): viols=0(0), notes=7(7)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(3) ...
3.000 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
3.001 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
3.002 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
3.003 Changed        0 of        7 tested segments in     6 channels. Unresolved        0 violations and        7 notes
3.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        7 notes
Result=end(begin): viols=0(0), notes=7(7)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Write routing ...
M1: 3588 vias and 61 wires with length 0.054 (0.000 in non-prefer direction)
M2: 3976 vias and 3312 wires with length 3.563 (0.008 in non-prefer direction)
M3: 672 vias and 2757 wires with length 4.871 (0.009 in non-prefer direction)
M4: 13 vias and 382 wires with length 1.145 (0.001 in non-prefer direction)
M5: 13 vias and 1 wires with length 0.000 (0.000 in non-prefer direction)
M6: 6 vias and 9 wires with length 0.044 (0.000 in non-prefer direction)
M7: 0 vias and 3 wires with length 0.024 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 8268 vias and 6525 wires with length 9.702 (0.019 in non-prefer direction)

Total 7 notes:
Note: Offgrid - 3
Note: Split - 4

Info: Via overhang - 18
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 381M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1261 | 4011 | 
|-----------------------+------+------|
| To be routed :        | 1237 | 3702 | 
|-----------------------+------+------|
|   - signal            | 1237 | 3702 | 
|-----------------------+------+------|
| To be skipped :       | 24   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 19   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 4    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1237 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282943 min: 0.000000 avg: 0.126728
info metal2 layer density max: 0.127196 min: 0.000000 avg: 0.045183
info metal3 layer density max: 0.220386 min: 0.000000 avg: 0.063247
info metal4 layer density max: 0.139582 min: 0.000000 avg: 0.030248
info metal5 layer density max: 0.162800 min: 0.000000 avg: 0.100226
info metal6 layer density max: 0.035455 min: 0.000000 avg: 0.006304
info metal7 layer density max: 0.121480 min: 0.008695 avg: 0.042709
info metal8 layer density max: 0.070400 min: 0.008000 avg: 0.039068
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 381M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init          | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0                   | tr_opt_wns_0 | tr_opt_hold_0                     | tr_opt_tr_1                      | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| elapsed_time  (min)    | 00h 03m              | 00h 00m                           | 00h 00m      | 00h 00m      | 00h 00m                          | 00h 00m      | 00h 00m                           | 00h 00m                          | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| cpu_time  (min)        | 0.000625d00.0h 00.0m | 4.8611111111111115e-5d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 3.472222222222222e-5d00.0h 00.0m | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| heap_memory  (Mb)      | 1245                 | 1245                              | 1245         | 1245         | 1245                             | 1245         | 1245                              | 1245                             | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| logic_utilization  (%) | 54.75                | 54.75                             | 54.75        | 54.75        | 54.75                            | 54.75        | 54.75                             | 54.75                            | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| WNS  (ps)              | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| TNS  (ns)              | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| WHS  (ps)              | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| THS  (ns)              | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| setup_viols            | 0                    | 0                                 | 0            | 0            | 0                                | 0            | 0                                 | 0                                | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| hold_viols             | 0                    | 0                                 | 0            | 0            | 0                                | 0            | 0                                 | 0                                | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| slew_viols             | 0                    | 0                                 | 0            | 0            | 0                                | 0            | 0                                 | 0                                | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| worst_slew  (ps)       | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| total_slew  (ps)       | 0.0                  | 0.0                               | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0                               | 0.0                              | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| overflow_edges         | 0                    |                                   |              |              |                                  |              |                                   |                                  | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| overflow_nodes         | 0                    |                                   |              |              |                                  |              |                                   |                                  | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| wire_len_total  (mm)   | 7.5                  | 12.2                              | 12.2         | 12.2         | 12.2                             | 12.2         | 12.2                              | 12.2                             | 
|------------------------+----------------------+-----------------------------------+--------------+--------------+----------------------------------+--------------+-----------------------------------+----------------------------------|
| via_count_total        | 2996                 | 9859                              | 9859         | 9859         | 9859                             | 9859         | 9859                              | 9859                             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:40:24 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1261 | 4011 | 
|-------------------+------+------|
| To be routed :    | 1257 | 4011 | 
|-------------------+------+------|
|   - signal        | 1256 | 4004 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 4    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 4    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1256 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 19   | 
--------------------------------

Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=7 (nets=1)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (7->0), viols (0->0)
Result=end(begin): opens=0(7), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 1 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 1
Number of changed nets: 1

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1261 | 4011 | 
|-----------------------+------+------|
| To be routed :        | 1237 | 3702 | 
|-----------------------+------+------|
|   - signal            | 1237 | 3702 | 
|-----------------------+------+------|
| To be skipped :       | 24   | 309  | 
|-----------------------+------+------|
|   - marked dont_route | 19   | 302  | 
|-----------------------+------+------|
|   - less 2 pins       | 4    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1237 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282943 min: 0.000000 avg: 0.126735
info metal2 layer density max: 0.127196 min: 0.000000 avg: 0.045231
info metal3 layer density max: 0.220386 min: 0.000000 avg: 0.063254
info metal4 layer density max: 0.139582 min: 0.000000 avg: 0.030248
info metal5 layer density max: 0.162800 min: 0.000000 avg: 0.100226
info metal6 layer density max: 0.035455 min: 0.000000 avg: 0.006304
info metal7 layer density max: 0.121480 min: 0.008695 avg: 0.042709
info metal8 layer density max: 0.070400 min: 0.008000 avg: 0.039068
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1780 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:40:25 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1261 | 4011 | 
|-------------------+------+------|
| To be routed :    | 1257 | 4011 | 
|-------------------+------+------|
|   - signal        | 1256 | 4004 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 4    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 4    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1256 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 19   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:40:26 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 385M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 14:40:27 2022
  
-----------------------------------------------------------------------------------------------------
|                                    DFM via replacement report                                     |
|-------------------+-------+-------+-------+-------+--------+--------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5   | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+--------+-------+-------+------+------|
| Checked vias      | 9782  | 3903  | 4274  | 924   | 165    | 165    | 202   | 149   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+--------+-------+-------+------+------|
| Replaced vias     | 8604  | 3022  | 3986  | 917   | 165    | 165    | 201   | 148   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+--------+-------+-------+------+------|
| Replaced vias (%) | 87.96 | 77.43 | 93.26 | 99.24 | 100.00 | 100.00 | 99.50 | 99.33 | 0.00 | 0.00 | 
-----------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 9.88   | 3.90  | 4.30  | 0.92  | 0.19  | 0.19  | 0.20  | 0.17  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 39.52 | 43.55 | 9.36  | 1.88  | 1.88  | 2.05  | 1.75  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 12.87  | 22.57 | 7.32  | 0.76  | 11.29 | 11.29 | 0.50  | 14.45 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 87.13  | 77.43 | 92.68 | 99.24 | 88.71 | 88.71 | 99.50 | 85.55 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 395M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:40:28 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 395M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 382M, CVMEM - 1775M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1168.0 | 0.0 | 0       | 29.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 265 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 28 clock nets
Clearing dont_route property from 28 clock nets

All Clock networks set for partition integrationMult.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:29 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:29 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI54: redirecting output of report_route_nets to /dev/null
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:40:29 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:40:29 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).

WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-280.0 WHS:0 THS:0 THDD:-119.0 SLEW:0 CAP:0.0 LEAKAGE:0.046773 DYNAMIC:0.873961 AREA:2375.38

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=67.3772%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:40:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 11    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1153  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 54    | 4.68       | 
| Inverters      | 129   | 11.18      | 
| Registers      | 272   | 23.59      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 329   | 28.53      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1153  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2375.38                | 54.75           | 
| Buffers, Inverters | 120.498                | 2.77            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4338.19                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1242  | 100        | 
| Orphaned        | 5     | 0.4        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 860   | 69.24      | 
| 2 Fanouts       | 176   | 14.17      | 
| 3-30 Fanouts    | 185   | 14.89      | 
| 30-127 Fanouts  | 16    | 1.28       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI54: redirecting output of report_route_nets to /dev/null
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:40:29 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1135 movable and 18 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 63 cut rows, with average utilization 54.2018%, utilization with cell bloats 54.2018%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 265 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1135, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1135                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 28    | 
|-------------------------------+-------|
| Total Sequential cells        | 265   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 18    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 18    | 
-----------------------------------------

Found 18 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 18 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 265 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 870 movable and 283 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:40:29 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1259       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:40:29 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1259       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:40:29 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1259       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1168.0 | 0.0 | 0       | 29.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1261 | 4011 | 
|-------------------+------+------|
| To be routed :    | 1256 | 4004 | 
|-------------------+------+------|
|   - signal        | 1256 | 4004 | 
|-------------------+------+------|
| To be skipped :   | 5    | 7    | 
|-------------------+------+------|
|   - less 2 pins   | 4    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1256 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 19   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 680200 686000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.295327 min: 0.000000 avg: 0.130407
info metal2 layer density max: 0.152104 min: 0.000000 avg: 0.055547
info metal3 layer density max: 0.227459 min: 0.000000 avg: 0.068047
info metal4 layer density max: 0.145829 min: 0.000000 avg: 0.031777
info metal5 layer density max: 0.168857 min: 0.000000 avg: 0.101669
info metal6 layer density max: 0.038906 min: 0.000000 avg: 0.007703
info metal7 layer density max: 0.128950 min: 0.016925 avg: 0.049897
info metal8 layer density max: 0.072080 min: 0.008230 avg: 0.040512
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 19 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:40:30 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1261 | 4011 | 
|-------------------+------+------|
| To be routed :    | 1257 | 4011 | 
|-------------------+------+------|
|   - signal        | 1256 | 4004 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 4    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 4    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1256 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 19   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:40:31 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1168.0 | 0.0 | 0       | 29.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 6 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 14:40:31 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 9782  | 3903 | 4274 | 924  | 165  | 165  | 202  | 149  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 6     | 3    | 3    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.06  | 0.08 | 0.07 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 9.88   | 3.90  | 4.30  | 0.92  | 0.19  | 0.19  | 0.20  | 0.17  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 39.52 | 43.55 | 9.36  | 1.88  | 1.88  | 2.05  | 1.75  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 12.81  | 22.50 | 7.25  | 0.76  | 11.29 | 11.29 | 0.50  | 14.45 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 87.19  | 77.50 | 92.75 | 99.24 | 88.71 | 88.71 | 99.50 | 85.55 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:40:31 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   30 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1261 | 4011 | 
|-------------------+------+------|
| To be routed :    | 1257 | 4011 | 
|-------------------+------+------|
|   - signal        | 1256 | 4004 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 4    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 4    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1256 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 19   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:40:32 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '19' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 14:40:33 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:40:33 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 392                                                          | 
| CPU time (minutes)       | 1.27                                                         | 
| Elapsed time (minutes)   | 3.5                                                          | 
| Load Averages            | 1.70 1.15 0.94                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 17314                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:40:33 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:33 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 336       336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:40:33 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.4990 272       272             | 
| 0.5000 - 0.9990 64        336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
NRF info: Writing Physical Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
NRF info: Writing Power Reports Fri Dec 23 14:40:33 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:40:33 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        633615    240346   873962   46773  920734  100.00 | 
|                                                                        | 
| Power of all cells   633615    172639   806254   46773  853027   92.65 | 
|   Clock cells         55481     12705    68185    1207   69392    7.54 | 
|   Data cells         578124    159934   738058   45566  783624   85.11 | 
|     Combinational    123464    114286   237750   24867  262616   28.52 | 
|     Registers        454655     45648   500304   20700  521003   56.59 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               67708    67708           67708    7.35 | 
|   Clock nets                    37692    37692           37692    4.09 | 
|     Clock leaves                30634    30634           30634    3.33 | 
|   Data nets                     30016    30016           30016    3.26 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1806M, PVMEM - 2637M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Fri Dec 23 14:40:33 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 19 sec (CPU time: 20 sec; MEM: RSS - 393M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/db/route.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> report_timin -max_delay
TCL: ambiguous command name "report_timin": report_timing report_timing_complexity report_timing_derate report_timing_endpoints report_timing_exception
Nitro-SoC> report_timing -max_delay
 Timing Path to SM/result_reg[63]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.1000 | 1.21555  | 2.20099  | 3.41654   |         | 2       | 59.504   | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/A | CLKBUF_X3     | Rise |  0.0000 | 0.0000 | 0.1000 |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/Z | CLKBUF_X3     | Rise |  0.0620 | 0.0620 | 0.0170 | 5.23361  | 7.03097  | 12.2646   |         | 3       | 59.504   | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_CTS_0_PP_3         |               | Rise |  0.0620 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L2_c_tid0_18/A     | CLKBUF_X1     | Rise |  0.0620 | 0.0000 | 0.0170 |          | 0.77983  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L2_c_tid0_18/Z     | CLKBUF_X1     | Rise |  0.1200 | 0.0580 | 0.0300 | 4.80162  | 7.03097  | 11.8326   |         | 3       | 59.504   | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_gate_out_reg/CK    | CLKGATETST_X4 | Rise |  0.1200 | 0.0000 | 0.0300 |          | 4.43894  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_gate_out_reg/GCK   | CLKGATETST_X4 | Rise |  0.1510 | 0.0310 | 0.0080 | 2.85528  | 2.84232  | 5.6976    |         | 2       | 60.8705  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L4_c_tid0_9/A      | CLKBUF_X3     | Rise |  0.1510 | 0.0000 | 0.0080 |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L4_c_tid0_9/Z      | CLKBUF_X3     | Rise |  0.2010 | 0.0500 | 0.0260 | 12.5625  | 16.1441  | 28.7066   |         | 17      | 63.9286  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                     |               |      |         |        |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/out_reg[31]/CK         | DFF_X1        | Rise |  0.2020 | 0.0010 | 0.0260 |          | 0.949653 |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/out_reg[31]/Q          | DFF_X1        | Rise |  0.3010 | 0.0990 | 0.0120 | 0.277151 | 3.40189  | 3.67904   |         | 1       | 59.504   | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/drc_ipo_c3/A           | BUF_X4        | Rise |  0.3010 | 0.0000 | 0.0120 |          | 3.40189  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/drc_ipo_c3/Z           | BUF_X4        | Rise |  0.3660 | 0.0650 | 0.0550 | 19.5804  | 63.3228  | 82.9032   |         | 33      | 59.504   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/out[31]                |               | Rise |  0.3660 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/in1[31]                  |               | Rise |  0.3660 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_355/S                | MUX2_X1       | Rise |  0.3700 | 0.0040 | 0.0540 |          | 1.91994  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_355/Z                | MUX2_X1       | Fall |  0.4440 | 0.0740 | 0.0150 | 0.969824 | 5.44097  | 6.4108    |         | 2       | 54.9219  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/m[1]                 |               | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_1/A                | FA_X1         | Fall |  0.4440 | 0.0000 | 0.0150 |          | 3.6056   |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_1/CO               | FA_X1         | Fall |  0.5230 | 0.0790 | 0.0150 | 0.424245 | 2.76208  | 3.18632   |         | 1       | 44.933   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_2/CI               | FA_X1         | Fall |  0.5230 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_2/CO               | FA_X1         | Fall |  0.5960 | 0.0730 | 0.0160 | 0.619796 | 2.76208  | 3.38187   |         | 1       | 46.5402  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_3/CI               | FA_X1         | Fall |  0.5960 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_3/CO               | FA_X1         | Fall |  0.6710 | 0.0750 | 0.0160 | 1.19227  | 2.76208  | 3.95435   |         | 1       | 46.5402  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_4/CI               | FA_X1         | Fall |  0.6710 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_4/CO               | FA_X1         | Fall |  0.7450 | 0.0740 | 0.0150 | 0.579563 | 2.76208  | 3.34164   |         | 1       | 45.7701  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_5/CI               | FA_X1         | Fall |  0.7450 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_5/CO               | FA_X1         | Fall |  0.8190 | 0.0740 | 0.0160 | 0.872461 | 2.76208  | 3.63454   |         | 1       | 46.5402  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_6/CI               | FA_X1         | Fall |  0.8190 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_6/CO               | FA_X1         | Fall |  0.8950 | 0.0760 | 0.0170 | 1.44646  | 2.76208  | 4.20854   |         | 1       | 46.5402  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_7/CI               | FA_X1         | Fall |  0.8950 | 0.0000 | 0.0170 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_7/CO               | FA_X1         | Fall |  0.9700 | 0.0750 | 0.0160 | 0.906222 | 2.76208  | 3.6683    |         | 1       | 46.5402  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_8/CI               | FA_X1         | Fall |  0.9700 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_8/CO               | FA_X1         | Fall |  1.0440 | 0.0740 | 0.0150 | 0.57942  | 2.76208  | 3.3415    |         | 1       | 54.9219  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_9/CI               | FA_X1         | Fall |  1.0440 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_9/CO               | FA_X1         | Fall |  1.1170 | 0.0730 | 0.0160 | 0.643586 | 2.76208  | 3.40566   |         | 1       | 54.9219  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_10/CI              | FA_X1         | Fall |  1.1170 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_10/CO              | FA_X1         | Fall |  1.1910 | 0.0740 | 0.0160 | 0.759632 | 2.76208  | 3.52171   |         | 1       | 63.9286  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_11/CI              | FA_X1         | Fall |  1.1910 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_11/CO              | FA_X1         | Fall |  1.2650 | 0.0740 | 0.0160 | 0.665157 | 2.76208  | 3.42724   |         | 1       | 63.9286  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_12/CI              | FA_X1         | Fall |  1.2650 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_12/CO              | FA_X1         | Fall |  1.3380 | 0.0730 | 0.0150 | 0.433347 | 2.76208  | 3.19543   |         | 1       | 63.9286  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_13/CI              | FA_X1         | Fall |  1.3380 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_13/CO              | FA_X1         | Fall |  1.4130 | 0.0750 | 0.0170 | 1.4323   | 2.76208  | 4.19437   |         | 1       | 59.4308  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_14/CI              | FA_X1         | Fall |  1.4130 | 0.0000 | 0.0170 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_14/CO              | FA_X1         | Fall |  1.4860 | 0.0730 | 0.0150 | 0.271838 | 2.76208  | 3.03392   |         | 1       | 53.2351  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_15/CI              | FA_X1         | Fall |  1.4860 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_15/CO              | FA_X1         | Fall |  1.5610 | 0.0750 | 0.0160 | 1.06262  | 2.76208  | 3.8247    |         | 1       | 53.2351  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_16/CI              | FA_X1         | Fall |  1.5610 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_16/CO              | FA_X1         | Fall |  1.6350 | 0.0740 | 0.0160 | 0.810419 | 2.76208  | 3.5725    |         | 1       | 49.6939  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_17/CI              | FA_X1         | Fall |  1.6350 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_17/CO              | FA_X1         | Fall |  1.7100 | 0.0750 | 0.0160 | 1.08508  | 2.76208  | 3.84716   |         | 1       | 49.6939  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_18/CI              | FA_X1         | Fall |  1.7100 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_18/CO              | FA_X1         | Fall |  1.7830 | 0.0730 | 0.0150 | 0.246956 | 2.76208  | 3.00903   |         | 1       | 59.4308  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_19/CI              | FA_X1         | Fall |  1.7830 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_19/CO              | FA_X1         | Fall |  1.8570 | 0.0740 | 0.0160 | 0.71446  | 2.76208  | 3.47654   |         | 1       | 53.0022  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_20/CI              | FA_X1         | Fall |  1.8570 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_20/CO              | FA_X1         | Fall |  1.9300 | 0.0730 | 0.0150 | 0.502662 | 2.76208  | 3.26474   |         | 1       | 53.0022  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_21/CI              | FA_X1         | Fall |  1.9300 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_21/CO              | FA_X1         | Fall |  2.0020 | 0.0720 | 0.0150 | 0.297689 | 2.76208  | 3.05977   |         | 1       | 53.0022  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_22/CI              | FA_X1         | Fall |  2.0020 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_22/CO              | FA_X1         | Fall |  2.0750 | 0.0730 | 0.0150 | 0.458084 | 2.76208  | 3.22016   |         | 1       | 48.8616  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_23/CI              | FA_X1         | Fall |  2.0750 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_23/CO              | FA_X1         | Fall |  2.1480 | 0.0730 | 0.0150 | 0.462875 | 2.76208  | 3.22495   |         | 1       | 48.8616  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_24/CI              | FA_X1         | Fall |  2.1480 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_24/CO              | FA_X1         | Fall |  2.2210 | 0.0730 | 0.0150 | 0.573388 | 2.76208  | 3.33547   |         | 1       | 48.8616  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_25/CI              | FA_X1         | Fall |  2.2210 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_25/CO              | FA_X1         | Fall |  2.2940 | 0.0730 | 0.0160 | 0.64095  | 2.76208  | 3.40303   |         | 1       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_26/CI              | FA_X1         | Fall |  2.2940 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_26/CO              | FA_X1         | Fall |  2.3690 | 0.0750 | 0.0160 | 1.09599  | 2.76208  | 3.85807   |         | 1       | 50.1786  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_27/CI              | FA_X1         | Fall |  2.3690 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_27/CO              | FA_X1         | Fall |  2.4420 | 0.0730 | 0.0150 | 0.221135 | 2.76208  | 2.98321   |         | 1       | 50.1786  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_28/CI              | FA_X1         | Fall |  2.4420 | 0.0000 | 0.0150 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_28/CO              | FA_X1         | Fall |  2.5150 | 0.0730 | 0.0160 | 0.649193 | 2.76208  | 3.41127   |         | 1       | 55.676   |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_29/CI              | FA_X1         | Fall |  2.5150 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_29/CO              | FA_X1         | Fall |  2.5890 | 0.0740 | 0.0160 | 0.863065 | 2.76208  | 3.62514   |         | 1       | 61.6406  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_30/CI              | FA_X1         | Fall |  2.5890 | 0.0000 | 0.0160 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_30/CO              | FA_X1         | Fall |  2.6650 | 0.0760 | 0.0170 | 1.34511  | 2.76208  | 4.10719   |         | 1       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_31/CI              | FA_X1         | Fall |  2.6650 | 0.0000 | 0.0170 |          | 2.66475  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/i_31/S               | FA_X1         | Fall |  2.7500 | 0.0850 | 0.0140 | 0.208374 | 0.944775 | 1.15315   |         | 1       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_9/p_1[31]              |               | Fall |  2.7500 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_343/B                | MUX2_X1       | Fall |  2.7500 | 0.0000 | 0.0140 |          | 0.899702 |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_343/Z                | MUX2_X1       | Fall |  2.8250 | 0.0750 | 0.0170 | 1.42575  | 7.08377  | 8.50952   |         | 4       | 48.8616  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/p_1[62]             |               | Fall |  2.8250 | 0.0000 |        |          |          |           |         |         |          | A    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/i_70/A3             | NOR3_X1       | Fall |  2.8250 | 0.0000 | 0.0170 |          | 1.55272  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/i_70/ZN             | NOR3_X1       | Rise |  2.9050 | 0.0800 | 0.0510 | 1.00765  | 4.17264  | 5.18029   |         | 2       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/i_68/B              | XNOR2_X1      | Rise |  2.9050 | 0.0000 | 0.0510 |          | 2.57361  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/i_68/ZN             | XNOR2_X1      | Rise |  2.9580 | 0.0530 | 0.0280 | 0.465716 | 3.31054  | 3.77626   |         | 2       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_11/p_0[63]             |               | Rise |  2.9580 | 0.0000 |        |          |          |           |         |         |          | A    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_131/B2               | AOI22_X1      | Rise |  2.9580 | 0.0000 | 0.0280 |          | 1.62303  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_131/ZN               | AOI22_X1      | Fall |  2.9850 | 0.0270 | 0.0290 | 0.960684 | 1.70023  | 2.66091   |         | 1       | 53.6719  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_130/A                | INV_X1        | Fall |  2.9850 | 0.0000 | 0.0290 |          | 1.54936  |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/i_1_130/ZN               | INV_X1        | Rise |  3.0040 | 0.0190 | 0.0110 | 0.415611 | 1.14029  | 1.5559    |         | 1       | 61.6406  |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/result_reg[63]/D         | DFF_X1        | Rise |  3.0040 | 0.0000 | 0.0110 |          | 1.14029  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to SM/result_reg[63]/CK 

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay   | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 |  0.0000 | 0.1000 |             | 1.21555  | 1.94799  | 3.16354   |         | 2       | 59.504   | c    | K        | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/A | CLKBUF_X3     | Rise |  0.0000 |  0.0000 | 0.1000 |             |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/Z | CLKBUF_X3     | Rise |  0.0610 |  0.0610 | 0.0160 |             | 5.23361  | 6.36838  | 11.602    |         | 3       | 59.504   | F    | K        | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/clk_CTS_0_PP_15          |               | Rise |  0.0610 |  0.0000 |        |             |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/clk_gate_result_reg/CK   | CLKGATETST_X4 | Rise |  0.0600 | -0.0010 | 0.0160 |    -0.0010  |          | 4.43894  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/clk_gate_result_reg/GCK  | CLKGATETST_X4 | Rise |  0.0870 |  0.0270 | 0.0060 |             | 1.97615  | 1.24879  | 3.22493   |         | 1       | 60.8705  | FA   | K        | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/CTS_L3_c_tid0_79/A       | CLKBUF_X3     | Rise |  0.0870 |  0.0000 | 0.0060 |             |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/CTS_L3_c_tid0_79/Z       | CLKBUF_X3     | Rise |  0.1930 |  0.1060 | 0.0880 |             | 48.9616  | 54.8122  | 103.774   |         | 64      | 44.2299  | F    | K        | 
|--------------------------------+---------------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    SM/result_reg[63]/CK        | DFF_X1        | Rise |  0.2020 |  0.0090 | 0.0880 |             |          | 0.949653 |           |         |         |          | F    |          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  4.0000 | 4.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.2020 | 4.2020 | 
|------------------------------------------+---------+--------|
| library setup check                      | -0.0310 | 4.1710 | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1710 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1710 |        | 
|------------------------------------------+---------+--------|
| data arrival time                        | -3.0040 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0010 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  1.1680 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> report_timing -min_delay
 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  | Cell    | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inputA[1]         |         | Rise |  0.2000 | 0.0000 | 0.1000 | 0.819602 | 0.894119 | 1.71372   |         | 1       | 60.2845  | c    |          | 
|----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/inp[1]       |         | Rise |  0.2000 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/i_0_3/A2     | AND2_X1 | Rise |  0.2000 | 0.0000 | 0.1000 |          | 0.97463  |           |         |         |          |      |          | 
|----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/i_0_3/ZN     | AND2_X1 | Rise |  0.2450 | 0.0450 | 0.0100 | 0.211729 | 1.06234  | 1.27407   |         | 1       | 60.2845  |      |          | 
|----------------------+---------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/out_reg[1]/D | DFF_X1  | Rise |  0.2450 | 0.0000 | 0.0100 |          | 1.14029  |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to regA/out_reg[1]/CK 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.1000 | 1.21555  | 2.20099  | 3.41654   |         | 2       | 59.504   | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/A | CLKBUF_X3     | Rise |  0.0000 | 0.0000 | 0.1000 |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid0__c1_tid0__c14/Z | CLKBUF_X3     | Rise |  0.0620 | 0.0620 | 0.0170 | 5.23361  | 7.03097  | 12.2646   |         | 3       | 59.504   | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_CTS_0_PP_3         |               | Rise |  0.0620 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L2_c_tid0_18/A     | CLKBUF_X1     | Rise |  0.0620 | 0.0000 | 0.0170 |          | 0.77983  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L2_c_tid0_18/Z     | CLKBUF_X1     | Rise |  0.1200 | 0.0580 | 0.0300 | 4.80162  | 7.03097  | 11.8326   |         | 3       | 59.504   | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_gate_out_reg/CK    | CLKGATETST_X4 | Rise |  0.1200 | 0.0000 | 0.0300 |          | 4.43894  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/clk_gate_out_reg/GCK   | CLKGATETST_X4 | Rise |  0.1510 | 0.0310 | 0.0080 | 2.85528  | 2.84232  | 5.6976    |         | 2       | 60.8705  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L4_c_tid0_9/A      | CLKBUF_X3     | Rise |  0.1510 | 0.0000 | 0.0080 |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/CTS_L4_c_tid0_9/Z      | CLKBUF_X3     | Rise |  0.2010 | 0.0500 | 0.0260 | 12.5625  | 16.1441  | 28.7066   |         | 17      | 63.9286  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    regA/out_reg[1]/CK          | DFF_X1        | Rise |  0.2020 | 0.0010 | 0.0260 |          | 0.949653 |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.2020 | 0.2020 | 
|------------------------------------------+---------+--------|
| library hold check                       |  0.0140 | 0.2160 | 
|------------------------------------------+---------+--------|
| data required time                       |  0.2160 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data arrival time                        |  0.2450 |        | 
|------------------------------------------+---------+--------|
| data required time                       | -0.2160 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0000 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  0.0290 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> report_placement 
Report 'placement': Placement Report
Generated on Fri Dec 23 14:42:17 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [integrationMult] length units:    |
|                                angstrom                                |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 64006.4689  | 1256           | 80392125.0000 | 119497.3744 | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 38553.4762  | 863            | 33271650.0000 | 36627.6462  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 55599.0278  | 180            | 10007825.0000 | 44460.0525  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 88587.9870  | 77             | 6821275.0000  | 73698.4765  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 77150.6667  | 75             | 5786300.0000  | 25486.3354  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 401722.5410 | 61             | 24505075.0000 | 373302.9489 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.1879
Pin Count Statistics, Sum:  4004
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 1162    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 1153    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 183     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 2375.38 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 2375.38 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 120.498 | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 4338.19 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 54.75   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 50.9    | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 47        | 16309      | 870          | 283         | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |========================== 4
45  |========================== 4
50  |======================================================================== 11
55  |========================================================== 9
60  |============================================= 7
65  |====== 1
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> source flow_scripts/4_export.tcl 

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 131 nets with insufficient antenna information.

Report 'report_ant': Report Antenna
Generated on Fri Dec 23 14:43:40 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 131 nets with insufficient antenna information.


Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Fri Dec 23 14:43:40 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Fri Dec 23 14:43:40 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 1577 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Fri Dec 23 14:43:41 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/integrationMult.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info UI36: Writing DEF file 'output/integrationMult.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1806M, PVMEM - 2637M)
Annotate antenna information on 131 pins from 131 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/home/vlsi/Desktop/multipliers_project/sequential/work/dbs/export.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Reports started Fri Dec 23 14:43:41 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:43:41 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1806                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 395                                                          | 
| CPU time (minutes)       | 1.33                                                         | 
| Elapsed time (minutes)   | 6.65                                                         | 
| Load Averages            | 0.32 0.87 0.88                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 17314                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/multipliers_project/sequential/work/      | 
|                          .nitro_tmp_localhost.localdomain_17314                       | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Fri Dec 23 14:43:41 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Fri Dec 23 14:43:41 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'integrationMult' (nano) |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:43:41 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 336       336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:43:41 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.4990 272       272             | 
| 0.5000 - 0.9990 64        336             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:43:41 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:43:42 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Fri Dec 23 14:43:42 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Fri Dec 23 14:43:42 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Writing Power Reports Fri Dec 23 14:43:42 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/export_power.rpt
Report 'report_power_summary': Power
Generated on Fri Dec 23 14:43:42 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        633615    240346   873962   46773  920734  100.00 | 
|                                                                        | 
| Power of all cells   633615    172639   806254   46773  853027   92.65 | 
|   Clock cells         55481     12705    68185    1207   69392    7.54 | 
|   Data cells         578124    159934   738058   45566  783624   85.11 | 
|     Combinational    123464    114286   237750   24867  262616   28.52 | 
|     Registers        454655     45648   500304   20700  521003   56.59 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               67708    67708           67708    7.35 | 
|   Clock nets                    37692    37692           37692    4.09 | 
|     Clock leaves                30634    30634           30634    3.33 | 
|   Data nets                     30016    30016           30016    3.26 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Fri Dec 23 14:43:42 EET 2022
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 2 sec (CPU time: 1 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> source /home/vlsi/Desktop/multipliers_project/sequential/save_design.sh 
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info Removing existing filler cells.
info UI49: removed 1577 core filler cells
info UI49: inserted 1577 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1806M, PVMEM - 2637M)
info Top port for supply net 'VDD' on partition 'integrationMult' already exists.
warning Creating top port for supply net 'VSS' on partition 'integrationMult' as it is a supply net within its power domain.
warning UI1253: Write verilog and exit Nitro session immediately. write_db is disabled.
info UI36: Writing Verilog file 'output/integrationMult.power.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1806M, PVMEM - 2637M)
info UI36: Writing GDSII file 'integrationMult.gds'.
info STREAM4: Writing stream output with resolution 10.
info UI33: performed gds stream write for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1806M, PVMEM - 2637M)
info UI33: performed source of /home/vlsi/Desktop/multipliers_project/sequential/save_design.sh for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1806M, PVMEM - 2637M)
Nitro-SoC> vsim
Reading pref.tcl
Nitro-SoC> exit
#---------------------------------------------------------------------
# end session at Fri Dec 23 14:49:30 2022
#---------------------------------------------------------------------
