{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695102798553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695102798554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 13:53:18 2023 " "Processing started: Tue Sep 19 13:53:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695102798554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102798554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102798554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695102798921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695102798921 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(108) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(108) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 108 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement Week_8_Lab_Part_1.vhd(113) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(113) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement Week_8_Lab_Part_1.vhd(118) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(118) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(122) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(122) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 122 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(125) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(125) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(127) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(127) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(130) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(130) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(132) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(132) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(135) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(135) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 135 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(137) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(137) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(145) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(145) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(147) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(147) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(150) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(150) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Week_8_Lab_Part_1.vhd(152) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(152) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" Week_8_Lab_Part_1.vhd(154) " "VHDL syntax error at Week_8_Lab_Part_1.vhd(154) near text \"process\";  expecting \"if\"" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week_8_lab_part_1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file week_8_lab_part_1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-Behavioral " "Found design unit 1: flip_flop-Behavioral" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695102805331 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695102805331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805331 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695102805421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 13:53:25 2023 " "Processing ended: Tue Sep 19 13:53:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695102805421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695102805421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695102805421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695102805421 ""}
