Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun 25 14:42:07 2023
| Host         : DESKTOP-ATCH8V2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 92 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: VGA/VGA_CLK_GEN/counter_reg[0]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: VGA/VGA_CLK_GEN/counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.585        0.000                      0                  185        0.182        0.000                      0                  185        3.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_in            {0.000 5.000}      10.000          100.000         
  clk_100M_pll_clock  {0.000 5.000}      10.000          100.000         
  clkfbout_pll_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_in                                                                                                                                                              3.000        0.000                       0                     1  
  clk_100M_pll_clock        5.585        0.000                      0                  185        0.182        0.000                      0                  185        4.500        0.000                       0                    93  
  clkfbout_pll_clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_pll_clock
  To Clock:  clk_100M_pll_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.916ns (23.433%)  route 2.993ns (76.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.737     1.468    CAM_INIT/INIT/E[0]
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[0]/C
                         clock pessimism             -0.411     7.537    
                         clock uncertainty           -0.077     7.460    
    SLICE_X9Y56          FDRE (Setup_fdre_C_CE)      -0.407     7.053    CAM_INIT/INIT/count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.916ns (23.433%)  route 2.993ns (76.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.737     1.468    CAM_INIT/INIT/E[0]
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[10]/C
                         clock pessimism             -0.411     7.537    
                         clock uncertainty           -0.077     7.460    
    SLICE_X9Y56          FDRE (Setup_fdre_C_CE)      -0.407     7.053    CAM_INIT/INIT/count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.916ns (23.433%)  route 2.993ns (76.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.737     1.468    CAM_INIT/INIT/E[0]
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[4]/C
                         clock pessimism             -0.411     7.537    
                         clock uncertainty           -0.077     7.460    
    SLICE_X9Y56          FDRE (Setup_fdre_C_CE)      -0.407     7.053    CAM_INIT/INIT/count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.916ns (23.433%)  route 2.993ns (76.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.737     1.468    CAM_INIT/INIT/E[0]
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[8]/C
                         clock pessimism             -0.411     7.537    
                         clock uncertainty           -0.077     7.460    
    SLICE_X9Y56          FDRE (Setup_fdre_C_CE)      -0.407     7.053    CAM_INIT/INIT/count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.916ns (23.433%)  route 2.993ns (76.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.737     1.468    CAM_INIT/INIT/E[0]
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X9Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[9]/C
                         clock pessimism             -0.411     7.537    
                         clock uncertainty           -0.077     7.460    
    SLICE_X9Y56          FDRE (Setup_fdre_C_CE)      -0.407     7.053    CAM_INIT/INIT/count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.916ns (23.425%)  route 2.994ns (76.575%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.738     1.469    CAM_INIT/INIT/E[0]
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
                         clock pessimism             -0.389     7.559    
                         clock uncertainty           -0.077     7.482    
    SLICE_X8Y56          FDRE (Setup_fdre_C_CE)      -0.371     7.111    CAM_INIT/INIT/count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.916ns (23.425%)  route 2.994ns (76.575%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.738     1.469    CAM_INIT/INIT/E[0]
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[2]/C
                         clock pessimism             -0.389     7.559    
                         clock uncertainty           -0.077     7.482    
    SLICE_X8Y56          FDRE (Setup_fdre_C_CE)      -0.371     7.111    CAM_INIT/INIT/count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.916ns (23.425%)  route 2.994ns (76.575%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.738     1.469    CAM_INIT/INIT/E[0]
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[3]/C
                         clock pessimism             -0.389     7.559    
                         clock uncertainty           -0.077     7.482    
    SLICE_X8Y56          FDRE (Setup_fdre_C_CE)      -0.371     7.111    CAM_INIT/INIT/count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.916ns (23.425%)  route 2.994ns (76.575%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.738     1.469    CAM_INIT/INIT/E[0]
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.440     7.948    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[5]/C
                         clock pessimism             -0.389     7.559    
                         clock uncertainty           -0.077     7.482    
    SLICE_X8Y56          FDRE (Setup_fdre_C_CE)      -0.371     7.111    CAM_INIT/INIT/count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.916ns (24.302%)  route 2.853ns (75.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.557    -2.441    CAM_INIT/INIT/clk_100M
    SLICE_X8Y56          FDRE                                         r  CAM_INIT/INIT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    -1.923 f  CAM_INIT/INIT/count_reg[1]/Q
                         net (fo=8, routed)           1.046    -0.876    CAM_INIT/INIT/count_reg[1]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.752 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.302    -0.450    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    -0.326 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.907     0.581    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.150     0.731 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=19, routed)          0.597     1.328    CAM_INIT/INIT/E[0]
    SLICE_X9Y57          FDRE                                         r  CAM_INIT/INIT/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          1.439     7.947    CAM_INIT/INIT/clk_100M
    SLICE_X9Y57          FDRE                                         r  CAM_INIT/INIT/count_reg[6]/C
                         clock pessimism             -0.414     7.533    
                         clock uncertainty           -0.077     7.456    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.407     7.049    CAM_INIT/INIT/count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                  5.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/data_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.119%)  route 0.255ns (60.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.563    -0.546    CAM_INIT/INIT/clk_100M
    SLICE_X8Y58          FDRE                                         r  CAM_INIT/INIT/count_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  CAM_INIT/INIT/count_reg_rep[7]/Q
                         net (fo=1, routed)           0.255    -0.127    CAM_INIT/INIT/count[7]
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.871    -0.276    CAM_INIT/INIT/clk_100M
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/CLKARDCLK
                         clock pessimism             -0.216    -0.492    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.309    CAM_INIT/INIT/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/data_temp_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/data_temp_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.348%)  route 0.146ns (43.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.562    -0.547    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X9Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.406 r  CAM_INIT/SCCB_WRITE/data_temp_reg[4]/Q
                         net (fo=1, routed)           0.146    -0.260    CAM_INIT/SCCB_WRITE/p_0_in[5]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.048    -0.212 r  CAM_INIT/SCCB_WRITE/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    CAM_INIT/SCCB_WRITE/data_temp[5]_i_1_n_0
    SLICE_X8Y59          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.832    -0.315    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y59          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[5]/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X8Y59          FDPE (Hold_fdpe_C_D)         0.131    -0.399    CAM_INIT/SCCB_WRITE/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/change_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593    -0.516    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.232    CAM_INIT/SCCB_WRITE/change_time[0]
    SLICE_X2Y55          LUT5 (Prop_lut5_I2_O)        0.048    -0.184 r  CAM_INIT/SCCB_WRITE/change_time[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    CAM_INIT/SCCB_WRITE/change_time[4]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863    -0.284    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[4]/C
                         clock pessimism             -0.220    -0.503    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.131    -0.372    CAM_INIT/SCCB_WRITE/change_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/data_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.257%)  route 0.265ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.563    -0.546    CAM_INIT/INIT/clk_100M
    SLICE_X8Y58          FDRE                                         r  CAM_INIT/INIT/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  CAM_INIT/INIT/count_reg_rep[6]/Q
                         net (fo=1, routed)           0.265    -0.118    CAM_INIT/INIT/count[6]
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.871    -0.276    CAM_INIT/INIT/clk_100M
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/CLKARDCLK
                         clock pessimism             -0.216    -0.492    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.309    CAM_INIT/INIT/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/data_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.563    -0.546    CAM_INIT/INIT/clk_100M
    SLICE_X8Y58          FDRE                                         r  CAM_INIT/INIT/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  CAM_INIT/INIT/count_reg_rep[3]/Q
                         net (fo=1, routed)           0.266    -0.116    CAM_INIT/INIT/count[3]
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.871    -0.276    CAM_INIT/INIT/clk_100M
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/CLKARDCLK
                         clock pessimism             -0.216    -0.492    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.309    CAM_INIT/INIT/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/next_stat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.189%)  route 0.118ns (38.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.590    -0.519    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X4Y59          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  CAM_INIT/SCCB_WRITE/next_stat_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.260    CAM_INIT/SCCB_WRITE/next_stat[3]
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.045    -0.215 r  CAM_INIT/SCCB_WRITE/stat[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    CAM_INIT/SCCB_WRITE/stat[3]
    SLICE_X4Y58          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.860    -0.287    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X4Y58          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[3]/C
                         clock pessimism             -0.217    -0.503    
    SLICE_X4Y58          FDCE (Hold_fdce_C_D)         0.092    -0.411    CAM_INIT/SCCB_WRITE/stat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/change_time_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593    -0.516    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.232    CAM_INIT/SCCB_WRITE/change_time[0]
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.045    -0.187 r  CAM_INIT/SCCB_WRITE/change_time[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    CAM_INIT/SCCB_WRITE/change_time[3]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863    -0.284    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[3]/C
                         clock pessimism             -0.220    -0.503    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.120    -0.383    CAM_INIT/SCCB_WRITE/change_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/change_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593    -0.516    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  CAM_INIT/SCCB_WRITE/change_time_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.228    CAM_INIT/SCCB_WRITE/change_time[0]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  CAM_INIT/SCCB_WRITE/change_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    CAM_INIT/SCCB_WRITE/change_time[5]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863    -0.284    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[5]/C
                         clock pessimism             -0.220    -0.503    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121    -0.382    CAM_INIT/SCCB_WRITE/change_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/change_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/change_time_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.472%)  route 0.171ns (47.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593    -0.516    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y55          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  CAM_INIT/SCCB_WRITE/change_time_reg[6]/Q
                         net (fo=5, routed)           0.171    -0.204    CAM_INIT/SCCB_WRITE/change_time[6]
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.048    -0.156 r  CAM_INIT/SCCB_WRITE/change_time[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    CAM_INIT/SCCB_WRITE/change_time[8]_i_3_n_0
    SLICE_X2Y56          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863    -0.284    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y56          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[8]/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.133    -0.367    CAM_INIT/SCCB_WRITE/change_time_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/data_temp_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/data_temp_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.562    -0.547    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y61          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDPE (Prop_fdpe_C_Q)         0.148    -0.399 r  CAM_INIT/SCCB_WRITE/data_temp_reg[22]/Q
                         net (fo=1, routed)           0.094    -0.305    CAM_INIT/SCCB_WRITE/p_0_in[23]
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.101    -0.204 r  CAM_INIT/SCCB_WRITE/data_temp[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    CAM_INIT/SCCB_WRITE/data_temp[23]_i_1_n_0
    SLICE_X8Y61          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=91, routed)          0.831    -0.316    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y61          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[23]/C
                         clock pessimism             -0.232    -0.547    
    SLICE_X8Y61          FDPE (Hold_fdpe_C_D)         0.131    -0.416    CAM_INIT/SCCB_WRITE/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_pll_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    CAM_INIT/INIT/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56     CAM_INIT/INIT/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56     CAM_INIT/INIT/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y56     CAM_INIT/INIT/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y56     CAM_INIT/INIT/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y56     CAM_INIT/INIT/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y56     CAM_INIT/INIT/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y56     CAM_INIT/INIT/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60     CAM_INIT/SCCB_WRITE/wait_time_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y56     CAM_INIT/INIT/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y57     CAM_INIT/INIT/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y57     CAM_INIT/INIT/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56     CAM_INIT/INIT/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clock
  To Clock:  clkfbout_pll_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBOUT



