

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1_Pipeline_Conv2_dot32'
================================================================
* Date:           Tue Oct 21 14:52:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_dot32  |       11|       11|         9|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      15|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    25|    1775|    1745|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|    1129|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    25|    2904|    2084|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U365  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U366  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U367  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U368  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U369  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U373   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U374   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U375   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U376   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U377   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  25| 1775| 1745|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_466_p2  |         +|   0|  0|  13|           6|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  15|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_2    |   9|          2|    6|         12|
    |n2_fu_84                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |acc2_1_addr_reg_607                                              |   2|   0|    2|          0|
    |acc2_2_addr_reg_613                                              |   2|   0|    2|          0|
    |acc2_3_addr_reg_619                                              |   2|   0|    2|          0|
    |acc2_4_addr_reg_625                                              |   2|   0|    2|          0|
    |acc2_5_addr_reg_631                                              |   2|   0|    2|          0|
    |acc2_6_addr_reg_637                                              |   2|   0|    2|          0|
    |acc2_7_addr_reg_678                                              |   2|   0|    2|          0|
    |acc2_addr_reg_601                                                |   2|   0|    2|          0|
    |ap_CS_fsm                                                        |   1|   0|    1|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                 |   1|   0|    1|          0|
    |lshr_ln2_reg_511                                                 |   2|   0|    2|          0|
    |mul1_i_i_reg_596                                                 |  32|   0|   32|          0|
    |mul84_1_i_i_reg_643                                              |  32|   0|   32|          0|
    |mul84_2_i_i_reg_648                                              |  32|   0|   32|          0|
    |mul84_3_i_i_reg_653                                              |  32|   0|   32|          0|
    |mul84_4_i_i_reg_658                                              |  32|   0|   32|          0|
    |mul84_5_i_i_reg_663                                              |  32|   0|   32|          0|
    |mul84_6_i_i_reg_668                                              |  32|   0|   32|          0|
    |mul84_7_i_i_reg_673                                              |  32|   0|   32|          0|
    |n2_fu_84                                                         |   6|   0|    6|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77_reg_556  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78_reg_561  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79_reg_566  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80_reg_571  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81_reg_576  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82_reg_581  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83_reg_586  |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_591  |  32|   0|   32|          0|
    |acc2_1_addr_reg_607                                              |  64|  32|    2|          0|
    |acc2_2_addr_reg_613                                              |  64|  32|    2|          0|
    |acc2_3_addr_reg_619                                              |  64|  32|    2|          0|
    |acc2_4_addr_reg_625                                              |  64|  32|    2|          0|
    |acc2_5_addr_reg_631                                              |  64|  32|    2|          0|
    |acc2_6_addr_reg_637                                              |  64|  32|    2|          0|
    |acc2_7_addr_reg_678                                              |  64|  32|    2|          0|
    |acc2_addr_reg_601                                                |  64|  32|    2|          0|
    |lshr_ln2_reg_511                                                 |  64|  32|    2|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |1129| 288|  571|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3060_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3060_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3060_p_opcode                                             |  out|    2|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3060_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3060_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3064_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3064_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3064_p_opcode                                             |  out|    2|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3064_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3064_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3068_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3068_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3068_p_opcode                                             |  out|    2|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3068_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3068_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3072_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3072_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3072_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3072_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3076_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3076_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3076_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3076_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3080_p_din0                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3080_p_din1                                               |  out|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3080_p_dout0                                              |   in|   32|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|grp_fu_3080_p_ce                                                 |  out|    1|  ap_ctrl_hs|                       fuse_9x9_1x1_Pipeline_Conv2_dot32|  return value|
|zext_ln103_1                                                     |   in|    6|     ap_none|                                            zext_ln103_1|        scalar|
|acc2_7_address0                                                  |  out|    2|   ap_memory|                                                  acc2_7|         array|
|acc2_7_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_7|         array|
|acc2_7_we0                                                       |  out|    1|   ap_memory|                                                  acc2_7|         array|
|acc2_7_d0                                                        |  out|   32|   ap_memory|                                                  acc2_7|         array|
|acc2_7_address1                                                  |  out|    2|   ap_memory|                                                  acc2_7|         array|
|acc2_7_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_7|         array|
|acc2_7_q1                                                        |   in|   32|   ap_memory|                                                  acc2_7|         array|
|acc2_6_address0                                                  |  out|    2|   ap_memory|                                                  acc2_6|         array|
|acc2_6_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_6|         array|
|acc2_6_we0                                                       |  out|    1|   ap_memory|                                                  acc2_6|         array|
|acc2_6_d0                                                        |  out|   32|   ap_memory|                                                  acc2_6|         array|
|acc2_6_address1                                                  |  out|    2|   ap_memory|                                                  acc2_6|         array|
|acc2_6_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_6|         array|
|acc2_6_q1                                                        |   in|   32|   ap_memory|                                                  acc2_6|         array|
|acc2_5_address0                                                  |  out|    2|   ap_memory|                                                  acc2_5|         array|
|acc2_5_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_5|         array|
|acc2_5_we0                                                       |  out|    1|   ap_memory|                                                  acc2_5|         array|
|acc2_5_d0                                                        |  out|   32|   ap_memory|                                                  acc2_5|         array|
|acc2_5_address1                                                  |  out|    2|   ap_memory|                                                  acc2_5|         array|
|acc2_5_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_5|         array|
|acc2_5_q1                                                        |   in|   32|   ap_memory|                                                  acc2_5|         array|
|acc2_4_address0                                                  |  out|    2|   ap_memory|                                                  acc2_4|         array|
|acc2_4_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_4|         array|
|acc2_4_we0                                                       |  out|    1|   ap_memory|                                                  acc2_4|         array|
|acc2_4_d0                                                        |  out|   32|   ap_memory|                                                  acc2_4|         array|
|acc2_4_address1                                                  |  out|    2|   ap_memory|                                                  acc2_4|         array|
|acc2_4_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_4|         array|
|acc2_4_q1                                                        |   in|   32|   ap_memory|                                                  acc2_4|         array|
|acc2_3_address0                                                  |  out|    2|   ap_memory|                                                  acc2_3|         array|
|acc2_3_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_3|         array|
|acc2_3_we0                                                       |  out|    1|   ap_memory|                                                  acc2_3|         array|
|acc2_3_d0                                                        |  out|   32|   ap_memory|                                                  acc2_3|         array|
|acc2_3_address1                                                  |  out|    2|   ap_memory|                                                  acc2_3|         array|
|acc2_3_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_3|         array|
|acc2_3_q1                                                        |   in|   32|   ap_memory|                                                  acc2_3|         array|
|acc2_2_address0                                                  |  out|    2|   ap_memory|                                                  acc2_2|         array|
|acc2_2_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_2|         array|
|acc2_2_we0                                                       |  out|    1|   ap_memory|                                                  acc2_2|         array|
|acc2_2_d0                                                        |  out|   32|   ap_memory|                                                  acc2_2|         array|
|acc2_2_address1                                                  |  out|    2|   ap_memory|                                                  acc2_2|         array|
|acc2_2_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_2|         array|
|acc2_2_q1                                                        |   in|   32|   ap_memory|                                                  acc2_2|         array|
|acc2_1_address0                                                  |  out|    2|   ap_memory|                                                  acc2_1|         array|
|acc2_1_ce0                                                       |  out|    1|   ap_memory|                                                  acc2_1|         array|
|acc2_1_we0                                                       |  out|    1|   ap_memory|                                                  acc2_1|         array|
|acc2_1_d0                                                        |  out|   32|   ap_memory|                                                  acc2_1|         array|
|acc2_1_address1                                                  |  out|    2|   ap_memory|                                                  acc2_1|         array|
|acc2_1_ce1                                                       |  out|    1|   ap_memory|                                                  acc2_1|         array|
|acc2_1_q1                                                        |   in|   32|   ap_memory|                                                  acc2_1|         array|
|acc2_address0                                                    |  out|    2|   ap_memory|                                                    acc2|         array|
|acc2_ce0                                                         |  out|    1|   ap_memory|                                                    acc2|         array|
|acc2_we0                                                         |  out|    1|   ap_memory|                                                    acc2|         array|
|acc2_d0                                                          |  out|   32|   ap_memory|                                                    acc2|         array|
|acc2_address1                                                    |  out|    2|   ap_memory|                                                    acc2|         array|
|acc2_ce1                                                         |  out|    1|   ap_memory|                                                    acc2|         array|
|acc2_q1                                                          |   in|   32|   ap_memory|                                                    acc2|         array|
|acc1_1                                                           |   in|   32|     ap_none|                                                  acc1_1|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0    |  out|    8|   ap_stable|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0         |  out|    1|   ap_stable|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0          |   in|   32|   ap_stable|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0  |  out|    8|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0       |  out|    1|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0        |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

