
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/rv_timer/rtl/rv_timer_reg_pkg.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Package auto-generated by `reggen` containing data structure</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7: package rv_timer_reg_pkg;</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9:   // Param list</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   parameter int N_HARTS = 1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   parameter int N_TIMERS = 1;</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   ////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  14:   // Typedefs for registers //</pre>
<pre style="margin:0; padding:0 ">  15:   ////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:     logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   } rv_timer_reg2hw_ctrl_mreg_t;</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:     struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:       logic [11:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     } prescale;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:     struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:       logic [7:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     } step;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   } rv_timer_reg2hw_cfg0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     logic [31:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   } rv_timer_reg2hw_timer_v_lower0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     logic [31:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   } rv_timer_reg2hw_timer_v_upper0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     logic [31:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   } rv_timer_reg2hw_compare_lower0_0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:     logic [31:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   } rv_timer_reg2hw_compare_upper0_0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  44: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:     logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   } rv_timer_reg2hw_intr_enable0_mreg_t;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   } rv_timer_reg2hw_intr_state0_mreg_t;</pre>
<pre style="margin:0; padding:0 ">  52: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     logic        qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   } rv_timer_reg2hw_intr_test0_mreg_t;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     logic [31:0] d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   } rv_timer_hw2reg_timer_v_lower0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  63: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     logic [31:0] d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   } rv_timer_hw2reg_timer_v_upper0_reg_t;</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   } rv_timer_hw2reg_intr_state0_mreg_t;</pre>
<pre style="margin:0; padding:0 ">  73: </pre>
<pre style="margin:0; padding:0 ">  74: </pre>
<pre style="margin:0; padding:0 ">  75:   ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  76:   // Register to internal design logic //</pre>
<pre style="margin:0; padding:0 ">  77:   ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     rv_timer_reg2hw_ctrl_mreg_t [0:0] ctrl; // [152:152]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     rv_timer_reg2hw_cfg0_reg_t cfg0; // [151:132]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     rv_timer_reg2hw_timer_v_lower0_reg_t timer_v_lower0; // [131:100]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:     rv_timer_reg2hw_timer_v_upper0_reg_t timer_v_upper0; // [99:68]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     rv_timer_reg2hw_compare_lower0_0_reg_t compare_lower0_0; // [67:36]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:     rv_timer_reg2hw_compare_upper0_0_reg_t compare_upper0_0; // [35:4]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:     rv_timer_reg2hw_intr_enable0_mreg_t [0:0] intr_enable0; // [3:3]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     rv_timer_reg2hw_intr_state0_mreg_t [0:0] intr_state0; // [2:2]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:     rv_timer_reg2hw_intr_test0_mreg_t [0:0] intr_test0; // [1:0]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   } rv_timer_reg2hw_t;</pre>
<pre style="margin:0; padding:0 ">  89: </pre>
<pre style="margin:0; padding:0 ">  90:   ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  91:   // Internal design logic to register //</pre>
<pre style="margin:0; padding:0 ">  92:   ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     rv_timer_hw2reg_timer_v_lower0_reg_t timer_v_lower0; // [67:36]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     rv_timer_hw2reg_timer_v_upper0_reg_t timer_v_upper0; // [35:4]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     rv_timer_hw2reg_intr_state0_mreg_t [0:0] intr_state0; // [3:2]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   } rv_timer_hw2reg_t;</pre>
<pre style="margin:0; padding:0 ">  98: </pre>
<pre style="margin:0; padding:0 ">  99:   // Register Address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   parameter logic [8:0] RV_TIMER_CTRL_OFFSET = 9'h 0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   parameter logic [8:0] RV_TIMER_CFG0_OFFSET = 9'h 100;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   parameter logic [8:0] RV_TIMER_TIMER_V_LOWER0_OFFSET = 9'h 104;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   parameter logic [8:0] RV_TIMER_TIMER_V_UPPER0_OFFSET = 9'h 108;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   parameter logic [8:0] RV_TIMER_COMPARE_LOWER0_0_OFFSET = 9'h 10c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   parameter logic [8:0] RV_TIMER_COMPARE_UPPER0_0_OFFSET = 9'h 110;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   parameter logic [8:0] RV_TIMER_INTR_ENABLE0_OFFSET = 9'h 114;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   parameter logic [8:0] RV_TIMER_INTR_STATE0_OFFSET = 9'h 118;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   parameter logic [8:0] RV_TIMER_INTR_TEST0_OFFSET = 9'h 11c;</pre>
<pre style="margin:0; padding:0 "> 109: </pre>
<pre style="margin:0; padding:0 "> 110: </pre>
<pre style="margin:0; padding:0 "> 111:   // Register Index</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   typedef enum int {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:     RV_TIMER_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:     RV_TIMER_CFG0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:     RV_TIMER_TIMER_V_LOWER0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:     RV_TIMER_TIMER_V_UPPER0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:     RV_TIMER_COMPARE_LOWER0_0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:     RV_TIMER_COMPARE_UPPER0_0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:     RV_TIMER_INTR_ENABLE0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:     RV_TIMER_INTR_STATE0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:     RV_TIMER_INTR_TEST0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   } rv_timer_id_e;</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="margin:0; padding:0 "> 124:   // Register width information to check illegal writes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   parameter logic [3:0] RV_TIMER_PERMIT [9] = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:     4'b 0001, // index[0] RV_TIMER_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:     4'b 0111, // index[1] RV_TIMER_CFG0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:     4'b 1111, // index[2] RV_TIMER_TIMER_V_LOWER0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:     4'b 1111, // index[3] RV_TIMER_TIMER_V_UPPER0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:     4'b 1111, // index[4] RV_TIMER_COMPARE_LOWER0_0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:     4'b 1111, // index[5] RV_TIMER_COMPARE_UPPER0_0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:     4'b 0001, // index[6] RV_TIMER_INTR_ENABLE0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:     4'b 0001, // index[7] RV_TIMER_INTR_STATE0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:     4'b 0001  // index[8] RV_TIMER_INTR_TEST0</pre>
<pre style="margin:0; padding:0 "> 135:   };</pre>
<pre style="margin:0; padding:0 "> 136: endpackage</pre>
<pre style="margin:0; padding:0 "> 137: </pre>
<pre style="margin:0; padding:0 "> 138: </pre>
</body>
</html>
