\documentclass[a4paper]{book}
\usepackage{makeidx}
\usepackage{graphicx}
\usepackage{multicol}
\usepackage{float}
\usepackage{listings}
\usepackage{color}
\usepackage{textcomp}
\usepackage{alltt}
\usepackage{times}
\usepackage{ifpdf}
\ifpdf
\usepackage[pdftex,
            pagebackref=true,
            colorlinks=true,
            linkcolor=blue,
            unicode
           ]{hyperref}
\else
\usepackage[ps2pdf,
            pagebackref=true,
            colorlinks=true,
            linkcolor=blue,
            unicode
           ]{hyperref}
\usepackage{pspicture}
\fi
\usepackage[utf8]{inputenc}
\usepackage{doxygen}
\lstset{language=C++,inputencoding=utf8,basicstyle=\footnotesize,breaklines=true,breakatwhitespace=true,tabsize=8,numbers=left }
\makeindex
\setcounter{tocdepth}{3}
\renewcommand{\footrulewidth}{0.4pt}
\begin{document}
\hypersetup{pageanchor=false}
\begin{titlepage}
\vspace*{7cm}
\begin{center}
{\Large AVR++ \\[1ex]\large 0.5b }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.7.1}\\
\vspace*{0.5cm}
{\small Wed Apr 13 2011 21:46:54}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Class Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Namespace Documentation}
\input{namespaceavrpp}
\input{namespaceavrpp_1_1bus}
\input{namespaceavrpp_1_1config}
\input{namespaceavrpp_1_1datatypes}
\input{namespaceavrpp_1_1delay}
\input{namespaceavrpp_1_1locking}
\input{namespaceavrpp_1_1ports}
\input{namespaceavrpp_1_1typelist}
\chapter{Class Documentation}
\input{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01processor_01_4}
\input{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01processor_01_4}
\input{structavrpp_1_1typelist_1_1append_3_01null__list_00_01some__class_01_4}
\input{structavrpp_1_1typelist_1_1append_3_01typelist_3_01head_00_01tail_01_4_00_01some__class_01_4}
\input{classavrpp_1_1typelist_1_1arithmetic__if}
\input{structavrpp_1_1assert__same__type_3_01t_00_01t_01_4}
\input{structavrpp_1_1ports_1_1bulk__port__operations}
\input{structavrpp_1_1bus_1_1bus__pin}
\input{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1null__list_01_4}
\input{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_01_4}
\input{structavrpp_1_1typelist_1_1categorize__by__transformation_3_01null__list_00_01transformation_01_4}
\input{structavrpp_1_1typelist_1_1categorize__by__transformation_3_01typelist_3_01head_00_01tail_01_4_00_01transformation_01_4}
\input{structavrpp_1_1typelist_1_1compare__classes}
\input{structavrpp_1_1typelist_1_1compare__classes_3_01a_00_01a_01_4}
\input{structavrpp_1_1compile__time__assert_3_01true_01_4}
\input{structavrpp_1_1typelist_1_1decapitate__if_3_01null__list_00_01decapitate_01_4}
\input{structavrpp_1_1typelist_1_1decapitate__if_3_01typelist_3_01head_00_01tail_01_4_00_01false_01_4}
\input{structavrpp_1_1typelist_1_1decapitate__if_3_01typelist_3_01head_00_01tail_01_4_00_01true_01_4}
\input{classavrpp_1_1delay_1_1default__delay__policy}
\input{structavrpp_1_1bus_1_1do__config}
\input{structavrpp_1_1bus_1_1do__config__options}
\input{structavrpp_1_1bus_1_1do__in}
\input{structavrpp_1_1bus_1_1do__out}
\input{structavrpp_1_1bus_1_1do__read__outs}
\input{structavrpp_1_1bus_1_1do__update}
\input{structavrpp_1_1typelist_1_1erase}
\input{structavrpp_1_1typelist_1_1erase_3_01null__list_00_01del_01_4}
\input{structavrpp_1_1typelist_1_1erase_3_01typelist_3_01del_00_01tail_01_4_00_01del_01_4}
\input{structavrpp_1_1typelist_1_1filter_3_01null__list_00_01filter__class_01_4}
\input{structavrpp_1_1typelist_1_1filter_3_01typelist_3_01head_00_01tail_01_4_00_01filter__class_01_4}
\input{structavrpp_1_1typelist_1_1foreach}
\input{structavrpp_1_1typelist_1_1foreach_3_01null__list_00_01processor_01_4}
\input{structavrpp_1_1bus_1_1get__bulk}
\input{structavrpp_1_1bus_1_1get__bulk__and__shift}
\input{structavrpp_1_1bus_1_1get__bulk__type}
\input{structavrpp_1_1typelist_1_1get__by__index_3_01null__list_00_01index_01_4}
\input{structavrpp_1_1typelist_1_1get__by__index_3_01typelist_3_01head_00_01tail_01_4_00_010_01_4}
\input{structavrpp_1_1typelist_1_1get__by__index_3_01typelist_3_01head_00_01tail_01_4_00_01index_01_4}
\input{structavrpp_1_1datatypes_1_1get__enclosing__type__by__bits__num}
\input{classavrpp_1_1datatypes_1_1get__enclosing__type__by__sizeof_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01size_01_4}
\input{classavrpp_1_1datatypes_1_1get__enclosing__type__by__sizeof_3_01_1_1avrpp_1_1typelist_1_1typelis9fc0eb4240be8e1020d3e8f1e14a8622}
\input{structavrpp_1_1typelist_1_1get__index_3_01null__list_00_01null__list_00_01head__length_01_4}
\input{structavrpp_1_1typelist_1_1get__index_3_01null__list_00_01some__class_00_01head__length_01_4}
\input{structavrpp_1_1typelist_1_1get__index_3_01typelist_3_01head_00_01tail_01_4_00_01some__class_00_01head__length_01_4}
\input{structavrpp_1_1typelist_1_1get__index_3_01typelist_3_01some__class_00_01tail_01_4_00_01some__class_00_01head__length_01_4}
\input{structavrpp_1_1bus_1_1get__options__transformation}
\input{structavrpp_1_1bus_1_1get__port}
\input{classavrpp_1_1datatypes_1_1get__widest__type_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_01_4}
\input{classavrpp_1_1datatypes_1_1get__widest__type_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_17d8c55404f4f223d4953ba4d90da08b2}
\input{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__data__type_01_4}
\input{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}
\input{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}
\input{structavrpp_1_1locking_1_1guard}
\input{structavrpp_1_1ports_1_1hi__z}
\input{structavrpp_1_1ports_1_1input}
\input{structavrpp_1_1bus_1_1input__bus}
\input{structavrpp_1_1typelist_1_1integer}
\input{structavrpp_1_1typelist_1_1join_3_01null__list_00_01list2_01_4}
\input{structavrpp_1_1typelist_1_1join_3_01null__list_00_01null__list_01_4}
\input{structavrpp_1_1typelist_1_1join_3_01typelist_3_01head1_00_01tail1_01_4_00_01list2_01_4}
\input{structavrpp_1_1typelist_1_1length}
\input{structavrpp_1_1bus_1_1input__bus_1_1make__group__input}
\input{structavrpp_1_1bus_1_1output__bus_1_1make__group__output}
\input{structavrpp_1_1bus_1_1input__bus_1_1make__group__update__inputs}
\input{structavrpp_1_1bus_1_1output__bus_1_1make__group__update__outputs}
\input{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_a212532d66805ee5c98633543044dcc5}
\input{classavrpp_1_1typelist_1_1max_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01null__list_01_4_00_01compare__classes_01_4}
\input{classavrpp_1_1typelist_1_1max_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01compare__classes_01_4}
\input{structavrpp_1_1delay_1_1ms}
\input{structavrpp_1_1delay_1_1no__delay__policy}
\input{structavrpp_1_1locking_1_1no__locking}
\input{structavrpp_1_1ports_1_1no__options}
\input{structavrpp_1_1ports_1_1noupdate__port}
\input{structavrpp_1_1delay_1_1ns}
\input{structavrpp_1_1typelist_1_1null__list}
\input{structavrpp_1_1ports_1_1output}
\input{structavrpp_1_1bus_1_1output__bus}
\input{structavrpp_1_1bus_1_1pin__io__grouping__category}
\input{structavrpp_1_1bus_1_1pin__to__config__grouping__transformation}
\input{structavrpp_1_1bus_1_1pin__to__io__grouping__transformation}
\input{structavrpp_1_1bus_1_1pin__to__update__grouping__transformation}
\input{structavrpp_1_1ports_1_1pullup}
\input{structavrpp_1_1delay_1_1s}
\input{structavrpp_1_1typelist_1_1split__by__categories_3_01class__list_00_01null__list_00_01transformation_01_4}
\input{structavrpp_1_1typelist_1_1split__by__categories_3_01class__list_00_01typelist_3_01clist__head_0fa46119bbacf04c898014ff4be749bde}
\input{structavrpp_1_1typelist_1_1transform_3_01null__list_00_01transformation_01_4}
\input{structavrpp_1_1typelist_1_1transform_3_01typelist_3_01head_00_01tail_01_4_00_01transformation_01_4}
\input{structavrpp_1_1bus_1_1type__and__number}
\input{structavrpp_1_1typelist_1_1typelist}
\input{structavrpp_1_1typelist_1_1unique}
\input{structavrpp_1_1typelist_1_1unique_3_01null__list_01_4}
\input{structavrpp_1_1delay_1_1us}
\chapter{File Documentation}
\input{assert_8hpp}
\input{avrppcfg_8hpp}
\input{bus_8hpp}
\input{datatypes_8hpp}
\input{delay_8hpp}
\input{locking_8hpp}
\input{ports_8hpp}
\input{config_8hpp}
\input{ports__impl_8hpp}
\input{ports_2avr-gcc_2rtassert_8hpp}
\input{rtassert_8hpp}
\input{typelist_8hpp}
\printindex
\end{document}
