
\begin{figure}[t]
    \centering

    \subfloat[
        Superfluous implementation of \mintinline{systemverilog}{assign out = |a;}
    ]{
        \begin{minipage}{0.55\textwidth}
            \inputminted[frame=single]{systemverilog}{media/code/opt.svh}
        \end{minipage}
    }

    \subfloat[
        Vivado correctly infers the code into one parallel LUT.
    ]{
        \includegraphics[width=0.9\linewidth]{media/graphics/opt/vivado.pdf}
    }

    \subfloat[
        Yosys without optimizations inefficiently infers the code as a series of 2:1 MUXes.
    ]{
        \includegraphics[width=0.7\linewidth]{media/graphics/opt/yosys_noopt.pdf}
    }

    \subfloat[
        Yosys with optimizations corrects the inference into one parallel OR gate.
    ]{
        \includegraphics[width=0.7\linewidth]{media/graphics/opt/yosys_opt.pdf}
    }

    \caption[
        Comparison of synthesis optimizations
    ]{
        Comparison of synthesis optimizations
    }
    \label{fig:opt}

\end{figure}
