#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 18 02:14:43 2025
# Process ID: 32940
# Current directory: C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/top.vds
# Journal file: C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1\vivado.jou
# Running On: xy, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16979 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 565.977 ; gain = 179.742
Command: read_checkpoint -auto_incremental -incremental C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.703 ; gain = 439.340
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'int_i', assumed default net type 'wire' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:231]
WARNING: [Synth 8-6901] identifier 'ie_inst_o' is used before its declaration [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:46]
WARNING: [Synth 8-6901] identifier 'ie_inst_addr_o' is used before its declaration [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:47]
WARNING: [Synth 8-6901] identifier 'ex_reg_we_o' is used before its declaration [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:48]
WARNING: [Synth 8-6901] identifier 'ex_reg_waddr_o' is used before its declaration [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:49]
WARNING: [Synth 8-6901] identifier 'ex_reg_wdata_o' is used before its declaration [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:50]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/uart.sv:22]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/uart.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/uart.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/uart.sv:22]
INFO: [Synth 8-6157] synthesizing module 'twin_controller' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/twin_controller.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'twin_controller' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'student_top' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/pc_reg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/pc_reg.v:5]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ctrl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ctrl.v:6]
INFO: [Synth 8-6157] synthesizing module 'regs' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/regs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/regs.v:6]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/if_id.v:6]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/if_id.v:6]
INFO: [Synth 8-6157] synthesizing module 'id' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id.v:72]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id.v:91]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id.v:108]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id.v:6]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id_ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/gen_dff.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/id_ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ex.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ex.v:245]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ex.v:344]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/ex.v:6]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/div.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/div.v:73]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/div.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:3]
WARNING: [Synth 8-7071] port 'debug_wb_have_inst' of module 'myCPU' is unconnected for instance 'Core_cpu' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
WARNING: [Synth 8-7071] port 'debug_wb_pc' of module 'myCPU' is unconnected for instance 'Core_cpu' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
WARNING: [Synth 8-7071] port 'debug_wb_ena' of module 'myCPU' is unconnected for instance 'Core_cpu' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
WARNING: [Synth 8-7071] port 'debug_wb_reg' of module 'myCPU' is unconnected for instance 'Core_cpu' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
WARNING: [Synth 8-7071] port 'debug_wb_value' of module 'myCPU' is unconnected for instance 'Core_cpu' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
WARNING: [Synth 8-7023] instance 'Core_cpu' of module 'myCPU' has 14 connections declared, but only 9 given [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:52]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'perip_bridge' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/perip_bridge.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/perip_bridge.sv:56]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dram_driver' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/dram_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/.Xil/Vivado-32940-xy/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram_driver' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/dram_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'perip_bridge' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/perip_bridge.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net int_i in module/entity myCPU does not have driver. [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/sources_1/new/myCPU.sv:231]
WARNING: [Synth 8-7129] Port rst in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[14] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[13] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[12] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[5] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[4] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[3] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[2] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[1] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[0] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_jump_flag_i in module id is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ctrl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1595.480 ; gain = 563.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1595.480 ; gain = 563.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1595.480 ; gain = 563.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1595.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'student_top_inst/Mem_IROM'
Finished Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'student_top_inst/Mem_IROM'
Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM'
Finished Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM'
Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll_inst'
Finished Parsing XDC File [c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll_inst'
Parsing XDC File [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/constrs_1/new/digital_twin.xdc]
Finished Parsing XDC File [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/constrs_1/new/digital_twin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.srcs/constrs_1/new/digital_twin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1702.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1702.848 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_sys_clk_n. (constraint file  c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_sys_clk_n. (constraint file  c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for i_sys_clk_p. (constraint file  c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_sys_clk_p. (constraint file  c:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.gen/sources_1/ip/pll/pll/pll_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for student_top_inst/Mem_IROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pll_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                             0000
                 iSTATE0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 66    
	   8 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 9     
	  10 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   4 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
WARNING: [Synth 8-7129] Port rst in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[14] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[13] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[12] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[5] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[4] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[3] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[2] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[1] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[0] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_jump_flag_i in module id is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
 Sort Area is  mul_temp_0 : 0 0 : 2701 5044 : Used 1 time 0
 Sort Area is  mul_temp_0 : 0 1 : 2343 5044 : Used 1 time 0
 Sort Area is  mul_temp_3 : 0 0 : 2339 4365 : Used 1 time 0
 Sort Area is  mul_temp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+-----------------+-----------+----------------------+--------------+
|Module Name               | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+-----------------+-----------+----------------------+--------------+
|student_top_inst/Core_cpu | u_regs/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------------------+-----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1702.848 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1775.516 ; gain = 743.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------------+-----------------+-----------+----------------------+--------------+
|Module Name               | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+-----------------+-----------+----------------------+--------------+
|student_top_inst/Core_cpu | u_regs/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------------------+-----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1783.340 ; gain = 750.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 17     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll           |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DRAM     |     1|
|2     |IROM     |     1|
|3     |pll      |     1|
|4     |CARRY4   |   154|
|5     |DSP48E1  |     4|
|6     |LUT1     |   262|
|7     |LUT2     |   369|
|8     |LUT3     |   140|
|9     |LUT4     |   452|
|10    |LUT5     |   220|
|11    |LUT6     |  1170|
|12    |MUXF7    |    16|
|13    |MUXF8    |     8|
|14    |RAM32M   |    10|
|15    |RAM32X1D |     4|
|16    |FDCE     |   296|
|17    |FDPE     |    13|
|18    |FDRE     |   647|
|19    |FDSE     |    10|
|20    |IBUF     |     1|
|21    |OBUF     |    73|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1798.055 ; gain = 658.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1798.055 ; gain = 765.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1810.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1817.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: cf7d0476
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1817.746 ; gain = 1239.758
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1817.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xy/Desktop/PRO/resource/JYD2025_Contest-Template/digital_twin.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 18 02:15:47 2025...
