

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Sat Jul  1 12:55:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_39
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|    1557|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|       0|     319|    -|
|Memory           |        -|     -|     168|     293|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    1373|     480|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    1541|    2649|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_23s_22ns_45_1_1_U5  |mul_23s_22ns_45_1_1  |        0|   2|  0|  31|    0|
    |mul_30s_29ns_58_1_1_U6  |mul_30s_29ns_58_1_1  |        0|   3|  0|  25|    0|
    |mul_80s_24ns_80_1_1_U1  |mul_80s_24ns_80_1_1  |        0|   5|  0|  90|    0|
    |mux_164_1_1_1_U3        |mux_164_1_1_1        |        0|   0|  0|  65|    0|
    |mux_164_1_1_1_U4        |mux_164_1_1_1        |        0|   0|  0|  65|    0|
    |mux_83_1_1_1_U2         |mux_83_1_1_1         |        0|   0|  0|  43|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|  10|  0| 319|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U7  |mul_mul_15ns_15ns_30_4_1  |    i0 * i0|
    |mul_mul_15ns_15s_30_4_1_U8   |mul_mul_15ns_15s_30_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |               Memory              |                                Module                               | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U             |sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                              |                                                                     |        0|  168|  293|    0|   781|  168|     4|        18708|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_455_p2              |         +|   0|  0|   15|           8|           8|
    |add_ln214_fu_276_p2         |         +|   0|  0|   15|           8|           7|
    |add_ln319_fu_980_p2         |         +|   0|  0|   39|          32|           5|
    |add_ln329_fu_1004_p2        |         +|   0|  0|   16|           9|           7|
    |ret_V_1_fu_841_p2           |         +|   0|  0|   30|          30|          30|
    |ret_V_2_fu_851_p2           |         +|   0|  0|   30|          30|          30|
    |Ex_V_3_fu_494_p2            |         -|   0|  0|   15|           8|           8|
    |Mx_bits_V_1_fu_389_p2       |         -|   0|  0|   65|           1|          58|
    |newexp_fu_1014_p2           |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_512_p2        |         -|   0|  0|   16|           1|           9|
    |and_ln300_1_fu_1105_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_737_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_383_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_V_2_fu_746_p2  |       and|   0|  0|    2|           1|           1|
    |results_sign_V_3_fu_756_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_266_p2         |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1019_1_fu_309_p2     |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln1019_2_fu_587_p2     |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln1019_fu_582_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln1653_fu_1028_p2      |      icmp|   0|  0|   18|          29|           1|
    |icmp_ln321_fu_974_p2        |      icmp|   0|  0|   20|          32|           5|
    |lshr_ln1488_fu_534_p2       |      lshr|   0|  0|   96|          32|          32|
    |or_ln300_fu_1123_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln311_fu_1085_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln335_fu_1033_p2         |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_901_p3            |    select|   0|  0|    8|           1|           1|
    |Mx_V_1_fu_820_p3            |    select|   0|  0|   29|           1|           2|
    |Mx_bits_V_3_fu_395_p3       |    select|   0|  0|   57|           1|          58|
    |addr_V_fu_282_p3            |    select|   0|  0|    8|           1|           6|
    |cos_basis_fu_619_p3         |    select|   0|  0|    2|           1|           1|
    |k_V_1_fu_467_p3             |    select|   0|  0|    3|           1|           1|
    |results_exp_V_1_fu_1090_p3  |    select|   0|  0|    8|           1|           8|
    |results_exp_V_fu_1098_p3    |    select|   0|  0|    8|           1|           8|
    |results_sig_V_fu_1135_p3    |    select|   0|  0|   22|           1|          23|
    |results_sign_V_4_fu_762_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_729_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln1513_fu_546_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln288_fu_1071_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln300_3_fu_1115_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln300_fu_1127_p3     |    select|   0|  0|   22|           1|           1|
    |select_ln311_fu_1078_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln321_fu_1059_p3     |    select|   0|  0|   22|           1|          23|
    |select_ln482_fu_460_p3      |    select|   0|  0|    8|           1|           8|
    |shift_1_fu_996_p3           |    select|   0|  0|   32|           1|          32|
    |sin_basis_fu_626_p3         |    select|   0|  0|    2|           1|           1|
    |ush_fu_518_p3               |    select|   0|  0|    9|           1|           9|
    |r_V_8_fu_318_p2             |       shl|   0|  0|  325|         100|         100|
    |r_fu_479_p2                 |       shl|   0|  0|  166|          58|          58|
    |shl_ln1454_1_fu_964_p2      |       shl|   0|  0|   96|          32|          32|
    |shl_ln1454_2_fu_990_p2      |       shl|   0|  0|   96|          32|          32|
    |shl_ln1454_fu_540_p2        |       shl|   0|  0|   96|          32|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_378_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln271_fu_613_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_fu_1109_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln307_fu_741_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln311_fu_751_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1557|         589|         743|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |B_reg_1256                          |  22|   0|   22|          0|
    |Ex_V_3_reg_1251                     |   8|   0|    8|          0|
    |Med_V_reg_1219                      |  80|   0|   80|          0|
    |Mx_V_reg_1246                       |  29|   0|   29|          0|
    |Mx_bits_V_3_reg_1229                |  58|   0|   58|          0|
    |Mx_zeros_reg_1234                   |   6|   0|    6|          0|
    |and_ln300_reg_1307                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |closepath_reg_1191                  |   1|   0|    1|          0|
    |cos_basis_reg_1286                  |   1|   0|    1|          0|
    |din_exp_V_reg_1184                  |   8|   0|    8|          0|
    |do_cos_read_reg_1170                |   1|   0|    1|          0|
    |icmp_ln1019_1_reg_1213              |   1|   0|    1|          0|
    |icmp_ln1019_2_reg_1278              |   1|   0|    1|          0|
    |icmp_ln1019_reg_1272                |   1|   0|    1|          0|
    |k_V_1_reg_1240                      |   3|   0|    3|          0|
    |k_V_1_reg_1240_pp0_iter4_reg        |   3|   0|    3|          0|
    |k_V_reg_1224                        |   3|   0|    3|          0|
    |p_Result_17_reg_1178                |   1|   0|    1|          0|
    |p_Result_18_reg_1198                |  23|   0|   23|          0|
    |p_Result_18_reg_1198_pp0_iter1_reg  |  23|   0|   23|          0|
    |result_V_reg_1338                   |  29|   0|   29|          0|
    |results_sign_V_4_reg_1313           |   1|   0|    1|          0|
    |rhs_1_reg_1328                      |  22|   0|   22|          0|
    |t1_V_reg_1323                       |  29|   0|   29|          0|
    |tmp_1_reg_1261                      |   7|   0|    7|          0|
    |tmp_1_reg_1261_pp0_iter4_reg        |   7|   0|    7|          0|
    |tmp_2_reg_1344                      |  16|   0|   16|          0|
    |tmp_3_reg_1349                      |  13|   0|   13|          0|
    |trunc_ln628_reg_1208                |   4|   0|    4|          0|
    |B_reg_1256                          |  64|  32|   22|          0|
    |Ex_V_3_reg_1251                     |  64|  32|    8|          0|
    |Mx_V_reg_1246                       |  64|  32|   29|          0|
    |and_ln300_reg_1307                  |  64|  32|    1|          0|
    |closepath_reg_1191                  |  64|  32|    1|          0|
    |cos_basis_reg_1286                  |  64|  32|    1|          0|
    |din_exp_V_reg_1184                  |  64|  32|    8|          0|
    |do_cos_read_reg_1170                |  64|  32|    1|          0|
    |icmp_ln1019_1_reg_1213              |  64|  32|    1|          0|
    |icmp_ln1019_2_reg_1278              |  64|  32|    1|          0|
    |icmp_ln1019_reg_1272                |  64|  32|    1|          0|
    |p_Result_17_reg_1178                |  64|  32|    1|          0|
    |results_sign_V_4_reg_1313           |  64|  32|    1|          0|
    |rhs_1_reg_1328                      |  64|  32|   22|          0|
    |t1_V_reg_1323                       |  64|  32|   29|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1373| 480|  540|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
|do_cos     |   in|    1|     ap_none|             do_cos|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

