// Seed: 1664375325
module module_0 (
    output tri1 id_0,
    output tri  id_1,
    input  tri0 id_2
);
  assign id_1 = id_2;
  assign id_0 = 1;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_1 = id_9;
  assign id_7 = id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9
);
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
endmodule
