I 000050 55 3108          1579783459904 Debouncer
(_unit EDIF 1.0.4.38 (Debouncer 0 7 (Debouncer 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddede8f8c8a8bcb8bdac887d9dbdedbd8dadfd9d9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 1047 (_ent (_in))))
		(_port (_int D 0 0 1048 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int DELAY 1 0 1089 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 1043 (_ent (_in ))))
		(_port (_int CEI -1 0 1042 (_ent (_in ))))
		(_port (_int CLK -1 0 1044 (_ent (_in ))))
		(_port (_int eqOp__26 -1 0 1046 (_ent (_in ))))
		(_port (_int NET651231 -1 0 1045 (_ent (_out ))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst DELAY_reg[0] 0 1051 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (D(0)))
			 ((Q) (DELAY(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[1] 0 1054 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(0)))
			 ((Q) (DELAY(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[2] 0 1057 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(1)))
			 ((Q) (DELAY(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_States[2]_i_5 0 1060 (_comp LUT5)
		(_port
			 ((I0) (DELAY(0)))
			 ((I1) (DELAY(1)))
			 ((I2) (DELAY(2)))
			 ((I3) (CE_IBUF))
			 ((I4) (eqOp__26))
			 ((O) (NET651231)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"08000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O))))))
I 000052 55 5476          1579783459906 Debouncer_0
(_unit EDIF 1.0.4.38 (Debouncer_0 0 7 (Debouncer_0 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddede8f8c8a8bcb8bdac887d9dbdedbd8dadfd88b)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2120 (_ent (_out))))
		(_port (_int D 0 0 2121 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int DELAY 1 0 2186 (_arch (_uni))))
		(_port (_int E 0 0 2122 (_ent (_out))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int FSM_sequential_States_reg 2 0 2119 (_ent (_in))))
		(_port (_int out 1 0 2124 (_ent (_in))))
		(_port (_int CEI -1 0 2117 (_ent (_in ))))
		(_port (_int CLK -1 0 2118 (_ent (_in ))))
		(_port (_int dataB_reg[7][0] -1 0 2123 (_ent (_out ))))
		(_sig (_int <const0> -1 0 2150 (_arch (_uni))))
		(_sig (_int <const1> -1 0 2156 (_arch (_uni))))
		(_sig (_int DELAY[2]_i_1__0_n_0 -1 0 2209 (_arch (_uni))))
		(_sig (_int out[0] -1 0 2236 (_arch (_uni))))
		(_sig (_int out[1] -1 0 2241 (_arch (_uni))))
		(_sig (_int out[2] -1 0 2246 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst dataA[7]_i_1 0 2144 (_comp LUT6)
		(_port
			 ((I0) (FSM_sequential_States_reg(2)))
			 ((I1) (out(1)))
			 ((I2) (CEI))
			 ((I3) (DELAY(2)))
			 ((I4) (DELAY(1)))
			 ((I5) (DELAY(0)))
			 ((O) (E(0))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"1101111111111111"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst dataB[7]_i_1 0 2147 (_comp LUT6)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(0)))
			 ((I2) (CEI))
			 ((I3) (DELAY(2)))
			 ((I4) (DELAY(1)))
			 ((I5) (DELAY(0)))
			 ((O) (dataB_reg[7][0])))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"4404444444444444"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst DELAY[2]_i_1__0 0 2127 (_comp LUT6)
		(_port
			 ((I0) (<const0>))
			 ((I1) (<const0>))
			 ((I2) (<const1>))
			 ((I3) (<const1>))
			 ((I4) (<const1>))
			 ((I5) (<const1>))
			 ((O) (DELAY[2]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"8000000000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst DELAY_reg[0] 0 2130 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (DELAY[2]_i_1__0_n_0))
			 ((D) (D(0)))
			 ((Q) (DELAY(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[1] 0 2133 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (DELAY[2]_i_1__0_n_0))
			 ((D) (DELAY(0)))
			 ((Q) (DELAY(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[2] 0 2136 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (DELAY[2]_i_1__0_n_0))
			 ((D) (DELAY(1)))
			 ((Q) (DELAY(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_States[2]_i_3 0 2139 (_comp LUT4)
		(_port
			 ((I0) (DELAY(0)))
			 ((I1) (DELAY(1)))
			 ((I2) (DELAY(2)))
			 ((I3) (CEI))
			 ((O) (AR(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0800"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst GND 0 2142 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G)))))
	(_inst VCC 0 2143 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
I 000052 55 3144          1579783459908 Debouncer_1
(_unit EDIF 1.0.4.38 (Debouncer_1 0 7 (Debouncer_1 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddede8f8c8a8bcb8bdac887d9dbdedbd8dadfd88b)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2263 (_ent (_in))))
		(_port (_int D 0 0 2264 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int DELAY 1 0 2299 (_arch (_uni))))
		(_port (_int E 0 0 2265 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int FSM_sequential_States_reg 2 0 2261 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 2259 (_ent (_in ))))
		(_port (_int CLK -1 0 2260 (_ent (_in ))))
		(_port (_int eqOp__26 -1 0 2262 (_ent (_in ))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst DELAY_reg[0] 0 2268 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((CLR) (AR(0)))
			 ((D) (D(0)))
			 ((Q) (DELAY(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[1] 0 2271 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(0)))
			 ((Q) (DELAY(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[2] 0 2274 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(1)))
			 ((Q) (DELAY(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_States[2]_i_4 0 2277 (_comp LUT5)
		(_port
			 ((I0) (DELAY(0)))
			 ((I1) (DELAY(1)))
			 ((I2) (DELAY(2)))
			 ((I3) (CE_IBUF))
			 ((I4) (eqOp__26))
			 ((O) (FSM_sequential_States_reg(2))))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"08000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O))))))
I 000052 55 3090          1579783459910 Debouncer_2
(_unit EDIF 1.0.4.38 (Debouncer_2 0 7 (Debouncer_2 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddede8f8c8a8bcb8bdac887d9dbdedbd8dadfd88b)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 2351 (_ent (_in))))
		(_port (_int D 0 0 2352 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int DELAY 1 0 2393 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 2347 (_ent (_in ))))
		(_port (_int CEI -1 0 2346 (_ent (_in ))))
		(_port (_int CLK -1 0 2348 (_ent (_in ))))
		(_port (_int eqOp__26 -1 0 2350 (_ent (_in ))))
		(_port (_int NET651103 -1 0 2349 (_ent (_out ))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst DELAY_reg[0] 0 2355 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (D(0)))
			 ((Q) (DELAY(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[1] 0 2358 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(0)))
			 ((Q) (DELAY(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DELAY_reg[2] 0 2361 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CEI))
			 ((CLR) (AR(0)))
			 ((D) (DELAY(1)))
			 ((Q) (DELAY(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst i__i_1 0 2364 (_comp LUT5)
		(_port
			 ((I0) (DELAY(0)))
			 ((I1) (DELAY(1)))
			 ((I2) (DELAY(2)))
			 ((I3) (CE_IBUF))
			 ((I4) (eqOp__26))
			 ((O) (NET651103)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"08000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O))))))
I 000050 55 35222         1579783459912 Prescaler
(_unit EDIF 1.0.4.38 (Prescaler 0 7 (Prescaler 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddfda8e8b8a8ccadedbce878ddb8edbd8dadfd8dd)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 1131 (_ent (_in))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
		(_sig (_int DIVIDER_reg 1 0 1623 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 1128 (_ent (_in ))))
		(_port (_int CEI -1 0 1127 (_ent (_out ))))
		(_port (_int CLK -1 0 1129 (_ent (_in ))))
		(_port (_int eqOp__26 -1 0 1130 (_ent (_out ))))
		(_sig (_int <const0> -1 0 1337 (_arch (_uni))))
		(_sig (_int DIVIDER[0]_i_2_n_0 -1 0 1478 (_arch (_uni))))
		(_sig (_int DIVIDER[0]_i_3_n_0 -1 0 1483 (_arch (_uni))))
		(_sig (_int DIVIDER[0]_i_4_n_0 -1 0 1488 (_arch (_uni))))
		(_sig (_int DIVIDER[0]_i_5_n_0 -1 0 1493 (_arch (_uni))))
		(_sig (_int DIVIDER[0]_i_6_n_0 -1 0 1498 (_arch (_uni))))
		(_sig (_int DIVIDER[12]_i_2_n_0 -1 0 1503 (_arch (_uni))))
		(_sig (_int DIVIDER[12]_i_3_n_0 -1 0 1508 (_arch (_uni))))
		(_sig (_int DIVIDER[12]_i_4_n_0 -1 0 1513 (_arch (_uni))))
		(_sig (_int DIVIDER[12]_i_5_n_0 -1 0 1518 (_arch (_uni))))
		(_sig (_int DIVIDER[16]_i_2_n_0 -1 0 1523 (_arch (_uni))))
		(_sig (_int DIVIDER[16]_i_3_n_0 -1 0 1528 (_arch (_uni))))
		(_sig (_int DIVIDER[16]_i_4_n_0 -1 0 1533 (_arch (_uni))))
		(_sig (_int DIVIDER[16]_i_5_n_0 -1 0 1538 (_arch (_uni))))
		(_sig (_int DIVIDER[20]_i_2_n_0 -1 0 1543 (_arch (_uni))))
		(_sig (_int DIVIDER[20]_i_3_n_0 -1 0 1548 (_arch (_uni))))
		(_sig (_int DIVIDER[20]_i_4_n_0 -1 0 1553 (_arch (_uni))))
		(_sig (_int DIVIDER[20]_i_5_n_0 -1 0 1558 (_arch (_uni))))
		(_sig (_int DIVIDER[24]_i_2_n_0 -1 0 1563 (_arch (_uni))))
		(_sig (_int DIVIDER[24]_i_3_n_0 -1 0 1568 (_arch (_uni))))
		(_sig (_int DIVIDER[24]_i_4_n_0 -1 0 1573 (_arch (_uni))))
		(_sig (_int DIVIDER[24]_i_5_n_0 -1 0 1578 (_arch (_uni))))
		(_sig (_int DIVIDER[4]_i_2_n_0 -1 0 1583 (_arch (_uni))))
		(_sig (_int DIVIDER[4]_i_3_n_0 -1 0 1588 (_arch (_uni))))
		(_sig (_int DIVIDER[4]_i_4_n_0 -1 0 1593 (_arch (_uni))))
		(_sig (_int DIVIDER[4]_i_5_n_0 -1 0 1598 (_arch (_uni))))
		(_sig (_int DIVIDER[8]_i_2_n_0 -1 0 1603 (_arch (_uni))))
		(_sig (_int DIVIDER[8]_i_3_n_0 -1 0 1608 (_arch (_uni))))
		(_sig (_int DIVIDER[8]_i_4_n_0 -1 0 1613 (_arch (_uni))))
		(_sig (_int DIVIDER[8]_i_5_n_0 -1 0 1618 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_0 -1 0 1630 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_1 -1 0 1635 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_2 -1 0 1639 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_3 -1 0 1643 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_4 -1 0 1647 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_5 -1 0 1652 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_6 -1 0 1657 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[0]_i_1_n_7 -1 0 1662 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_0 -1 0 1685 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_1 -1 0 1690 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_2 -1 0 1694 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_3 -1 0 1698 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_4 -1 0 1702 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_5 -1 0 1707 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_6 -1 0 1712 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[12]_i_1_n_7 -1 0 1717 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_0 -1 0 1746 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_1 -1 0 1751 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_2 -1 0 1755 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_3 -1 0 1759 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_4 -1 0 1763 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_5 -1 0 1768 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_6 -1 0 1773 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[16]_i_1_n_7 -1 0 1778 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_0 -1 0 1813 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_1 -1 0 1818 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_2 -1 0 1822 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_3 -1 0 1826 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_4 -1 0 1830 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_5 -1 0 1835 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_6 -1 0 1840 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[20]_i_1_n_7 -1 0 1845 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_1 -1 0 1874 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_2 -1 0 1878 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_3 -1 0 1882 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_4 -1 0 1886 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_5 -1 0 1891 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_6 -1 0 1896 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[24]_i_1_n_7 -1 0 1901 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_0 -1 0 1942 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_1 -1 0 1947 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_2 -1 0 1951 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_3 -1 0 1955 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_4 -1 0 1959 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_5 -1 0 1964 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_6 -1 0 1969 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[4]_i_1_n_7 -1 0 1974 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_0 -1 0 2003 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_1 -1 0 2008 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_2 -1 0 2012 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_3 -1 0 2016 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_4 -1 0 2020 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_5 -1 0 2025 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_6 -1 0 2030 (_arch (_uni))))
		(_sig (_int DIVIDER_reg[8]_i_1_n_7 -1 0 2035 (_arch (_uni))))
		(_sig (_int i__i_3_n_0 -1 0 2081 (_arch (_uni))))
		(_sig (_int i__i_4_n_0 -1 0 2086 (_arch (_uni))))
		(_sig (_int i__i_5_n_0 -1 0 2091 (_arch (_uni))))
		(_sig (_int i__i_6_n_0 -1 0 2096 (_arch (_uni))))
		(_sig (_int i__i_7_n_0 -1 0 2101 (_arch (_uni))))
		(_sig (_int i__i_8_n_0 -1 0 2106 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(CARRY4
			(_object
			(_port (_int CO 2 0 0 (_ent (_out))))
			(_port (_int DI 2 0 0 (_ent (_in))))
			(_port (_int O 2 0 0 (_ent (_out))))
			(_port (_int S 2 0 0 (_ent (_in))))
			(_port (_int CI -1 0 7 (_ent (_in ))))
			(_port (_int CYINIT -1 0 7 (_ent (_in ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst DELAY[2]_i_1 0 1134 (_comp LUT2)
		(_port
			 ((I0) (eqOp__26))
			 ((I1) (CE_IBUF))
			 ((O) (CEI)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[0]_i_2 0 1137 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(0)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[0]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[0]_i_3 0 1140 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(3)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[0]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[0]_i_4 0 1143 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(2)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[0]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[0]_i_5 0 1146 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(1)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[0]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[0]_i_6 0 1149 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(0)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[0]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"1"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[12]_i_2 0 1152 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(15)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[12]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[12]_i_3 0 1155 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(14)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[12]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[12]_i_4 0 1158 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(13)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[12]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[12]_i_5 0 1161 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(12)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[12]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[16]_i_2 0 1164 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(19)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[16]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[16]_i_3 0 1167 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(18)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[16]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[16]_i_4 0 1170 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(17)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[16]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[16]_i_5 0 1173 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(16)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[16]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[20]_i_2 0 1176 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(23)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[20]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[20]_i_3 0 1179 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(22)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[20]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[20]_i_4 0 1182 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(21)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[20]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[20]_i_5 0 1185 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(20)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[20]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[24]_i_2 0 1188 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(27)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[24]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[24]_i_3 0 1191 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(26)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[24]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[24]_i_4 0 1194 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(25)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[24]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[24]_i_5 0 1197 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(24)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[24]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[4]_i_2 0 1200 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(7)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[4]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[4]_i_3 0 1203 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(6)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[4]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[4]_i_4 0 1206 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(5)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[4]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[4]_i_5 0 1209 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(4)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[4]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[8]_i_2 0 1212 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(11)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[8]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[8]_i_3 0 1215 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(10)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[8]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[8]_i_4 0 1218 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(9)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[8]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER[8]_i_5 0 1221 (_comp LUT2)
		(_port
			 ((I0) (DIVIDER_reg(8)))
			 ((I1) (eqOp__26))
			 ((O) (DIVIDER[8]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst DIVIDER_reg[0] 0 1224 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[0]_i_1_n_7))
			 ((Q) (DIVIDER_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[0]_i_1 0 1227 (_comp CARRY4)
		(_port
			 ((CI) (<const0>))
			 ((CO(0)) (DIVIDER_reg[0]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[0]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[0]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[0]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (DIVIDER[0]_i_2_n_0))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[0]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[0]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[0]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[0]_i_1_n_4))
			 ((S(0)) (DIVIDER[0]_i_6_n_0))
			 ((S(1)) (DIVIDER[0]_i_5_n_0))
			 ((S(2)) (DIVIDER[0]_i_4_n_0))
			 ((S(3)) (DIVIDER[0]_i_3_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[10] 0 1228 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[8]_i_1_n_5))
			 ((Q) (DIVIDER_reg(10))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[11] 0 1231 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[8]_i_1_n_4))
			 ((Q) (DIVIDER_reg(11))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[12] 0 1234 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[12]_i_1_n_7))
			 ((Q) (DIVIDER_reg(12))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[12]_i_1 0 1237 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[8]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[12]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[12]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[12]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[12]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[12]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[12]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[12]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[12]_i_1_n_4))
			 ((S(0)) (DIVIDER[12]_i_5_n_0))
			 ((S(1)) (DIVIDER[12]_i_4_n_0))
			 ((S(2)) (DIVIDER[12]_i_3_n_0))
			 ((S(3)) (DIVIDER[12]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[13] 0 1238 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[12]_i_1_n_6))
			 ((Q) (DIVIDER_reg(13))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[14] 0 1241 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[12]_i_1_n_5))
			 ((Q) (DIVIDER_reg(14))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[15] 0 1244 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[12]_i_1_n_4))
			 ((Q) (DIVIDER_reg(15))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[16] 0 1247 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[16]_i_1_n_7))
			 ((Q) (DIVIDER_reg(16))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[16]_i_1 0 1250 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[12]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[16]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[16]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[16]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[16]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[16]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[16]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[16]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[16]_i_1_n_4))
			 ((S(0)) (DIVIDER[16]_i_5_n_0))
			 ((S(1)) (DIVIDER[16]_i_4_n_0))
			 ((S(2)) (DIVIDER[16]_i_3_n_0))
			 ((S(3)) (DIVIDER[16]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[17] 0 1251 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[16]_i_1_n_6))
			 ((Q) (DIVIDER_reg(17))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[18] 0 1254 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[16]_i_1_n_5))
			 ((Q) (DIVIDER_reg(18))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[19] 0 1257 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[16]_i_1_n_4))
			 ((Q) (DIVIDER_reg(19))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[1] 0 1260 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[0]_i_1_n_6))
			 ((Q) (DIVIDER_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[20] 0 1263 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[20]_i_1_n_7))
			 ((Q) (DIVIDER_reg(20))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[20]_i_1 0 1266 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[16]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[20]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[20]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[20]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[20]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[20]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[20]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[20]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[20]_i_1_n_4))
			 ((S(0)) (DIVIDER[20]_i_5_n_0))
			 ((S(1)) (DIVIDER[20]_i_4_n_0))
			 ((S(2)) (DIVIDER[20]_i_3_n_0))
			 ((S(3)) (DIVIDER[20]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[21] 0 1267 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[20]_i_1_n_6))
			 ((Q) (DIVIDER_reg(21))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[22] 0 1270 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[20]_i_1_n_5))
			 ((Q) (DIVIDER_reg(22))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[23] 0 1273 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[20]_i_1_n_4))
			 ((Q) (DIVIDER_reg(23))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[24] 0 1276 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[24]_i_1_n_7))
			 ((Q) (DIVIDER_reg(24))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[24]_i_1 0 1279 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[20]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[24]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[24]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[24]_i_1_n_1))
			 ((CO(3)) (_string \"Z"\))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[24]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[24]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[24]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[24]_i_1_n_4))
			 ((S(0)) (DIVIDER[24]_i_5_n_0))
			 ((S(1)) (DIVIDER[24]_i_4_n_0))
			 ((S(2)) (DIVIDER[24]_i_3_n_0))
			 ((S(3)) (DIVIDER[24]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[25] 0 1280 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[24]_i_1_n_6))
			 ((Q) (DIVIDER_reg(25))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[26] 0 1283 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[24]_i_1_n_5))
			 ((Q) (DIVIDER_reg(26))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[27] 0 1286 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[24]_i_1_n_4))
			 ((Q) (DIVIDER_reg(27))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[2] 0 1289 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[0]_i_1_n_5))
			 ((Q) (DIVIDER_reg(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[3] 0 1292 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[0]_i_1_n_4))
			 ((Q) (DIVIDER_reg(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[4] 0 1295 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[4]_i_1_n_7))
			 ((Q) (DIVIDER_reg(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[4]_i_1 0 1298 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[0]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[4]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[4]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[4]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[4]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[4]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[4]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[4]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[4]_i_1_n_4))
			 ((S(0)) (DIVIDER[4]_i_5_n_0))
			 ((S(1)) (DIVIDER[4]_i_4_n_0))
			 ((S(2)) (DIVIDER[4]_i_3_n_0))
			 ((S(3)) (DIVIDER[4]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[5] 0 1299 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[4]_i_1_n_6))
			 ((Q) (DIVIDER_reg(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[6] 0 1302 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[4]_i_1_n_5))
			 ((Q) (DIVIDER_reg(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[7] 0 1305 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[4]_i_1_n_4))
			 ((Q) (DIVIDER_reg(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[8] 0 1308 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[8]_i_1_n_7))
			 ((Q) (DIVIDER_reg(8))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst DIVIDER_reg[8]_i_1 0 1311 (_comp CARRY4)
		(_port
			 ((CI) (DIVIDER_reg[4]_i_1_n_0))
			 ((CO(0)) (DIVIDER_reg[8]_i_1_n_3))
			 ((CO(1)) (DIVIDER_reg[8]_i_1_n_2))
			 ((CO(2)) (DIVIDER_reg[8]_i_1_n_1))
			 ((CO(3)) (DIVIDER_reg[8]_i_1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (DIVIDER_reg[8]_i_1_n_7))
			 ((O(1)) (DIVIDER_reg[8]_i_1_n_6))
			 ((O(2)) (DIVIDER_reg[8]_i_1_n_5))
			 ((O(3)) (DIVIDER_reg[8]_i_1_n_4))
			 ((S(0)) (DIVIDER[8]_i_5_n_0))
			 ((S(1)) (DIVIDER[8]_i_4_n_0))
			 ((S(2)) (DIVIDER[8]_i_3_n_0))
			 ((S(3)) (DIVIDER[8]_i_2_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst DIVIDER_reg[9] 0 1312 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (CE_IBUF))
			 ((CLR) (AR(0)))
			 ((D) (DIVIDER_reg[8]_i_1_n_6))
			 ((Q) (DIVIDER_reg(9))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst GND 0 1315 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G)))))
	(_inst i__i_2 0 1316 (_comp LUT6)
		(_port
			 ((I0) (i__i_3_n_0))
			 ((I1) (i__i_4_n_0))
			 ((I2) (i__i_5_n_0))
			 ((I3) (i__i_6_n_0))
			 ((I4) (i__i_7_n_0))
			 ((I5) (i__i_8_n_0))
			 ((O) (eqOp__26)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"8000000000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst i__i_3 0 1319 (_comp LUT6)
		(_port
			 ((I0) (DIVIDER_reg(10)))
			 ((I1) (DIVIDER_reg(12)))
			 ((I2) (DIVIDER_reg(15)))
			 ((I3) (DIVIDER_reg(19)))
			 ((I4) (DIVIDER_reg(23)))
			 ((I5) (DIVIDER_reg(20)))
			 ((O) (i__i_3_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"8000000000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst i__i_4 0 1322 (_comp LUT4)
		(_port
			 ((I0) (DIVIDER_reg(1)))
			 ((I1) (DIVIDER_reg(0)))
			 ((I2) (DIVIDER_reg(3)))
			 ((I3) (DIVIDER_reg(2)))
			 ((O) (i__i_4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"8000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst i__i_5 0 1325 (_comp LUT4)
		(_port
			 ((I0) (DIVIDER_reg(9)))
			 ((I1) (DIVIDER_reg(6)))
			 ((I2) (DIVIDER_reg(5)))
			 ((I3) (DIVIDER_reg(4)))
			 ((O) (i__i_5_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"8000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst i__i_6 0 1328 (_comp LUT6)
		(_port
			 ((I0) (DIVIDER_reg(21)))
			 ((I1) (DIVIDER_reg(22)))
			 ((I2) (DIVIDER_reg(24)))
			 ((I3) (DIVIDER_reg(25)))
			 ((I4) (DIVIDER_reg(27)))
			 ((I5) (DIVIDER_reg(26)))
			 ((O) (i__i_6_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000000000000001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst i__i_7 0 1331 (_comp LUT4)
		(_port
			 ((I0) (DIVIDER_reg(8)))
			 ((I1) (DIVIDER_reg(7)))
			 ((I2) (DIVIDER_reg(13)))
			 ((I3) (DIVIDER_reg(11)))
			 ((O) (i__i_7_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst i__i_8 0 1334 (_comp LUT4)
		(_port
			 ((I0) (DIVIDER_reg(18)))
			 ((I1) (DIVIDER_reg(17)))
			 ((I2) (DIVIDER_reg(16)))
			 ((I3) (DIVIDER_reg(14)))
			 ((O) (i__i_8_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
I 000044 55 13502         1579783459914 Top
(_unit EDIF 1.0.4.38 (Top 0 7 (Top 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code dddfde8fdf8b89c8d9db9b868cd8d9db8bdaddd8d9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int LED 0 0 2440 (_ent (_out))))
		(_sig (_int LED_OBUF 0 0 2575 (_arch (_uni))))
		(_port (_int SW 0 0 2441 (_ent (_in))))
		(_sig (_int SW_IBUF 0 0 2703 (_arch (_uni))))
		(_port (_int CE -1 0 2433 (_ent (_in ))))
		(_port (_int CHECK -1 0 2434 (_ent (_in ))))
		(_port (_int CLK -1 0 2435 (_ent (_in ))))
		(_port (_int CLR -1 0 2436 (_ent (_in ))))
		(_port (_int MINUS -1 0 2437 (_ent (_in ))))
		(_port (_int PLUS -1 0 2438 (_ent (_in ))))
		(_port (_int Reset -1 0 2439 (_ent (_in ))))
		(_sig (_int CE_IBUF -1 0 2487 (_arch (_uni))))
		(_sig (_int CEI -1 0 2479 (_arch (_uni))))
		(_sig (_int CHECK_IBUF -1 0 2500 (_arch (_uni))))
		(_sig (_int CLK_IBUF -1 0 2510 (_arch (_uni))))
		(_sig (_int CLK_IBUF_BUFG -1 0 2515 (_arch (_uni))))
		(_sig (_int CLR_IBUF -1 0 2530 (_arch (_uni))))
		(_sig (_int dataA0 -1 0 2768 (_arch (_uni))))
		(_sig (_int dataB0 -1 0 2773 (_arch (_uni))))
		(_sig (_int eqOp__26 -1 0 2778 (_arch (_uni))))
		(_sig (_int LED[0] -1 0 2535 (_arch (_uni))))
		(_sig (_int LED[1] -1 0 2540 (_arch (_uni))))
		(_sig (_int LED[2] -1 0 2545 (_arch (_uni))))
		(_sig (_int LED[3] -1 0 2550 (_arch (_uni))))
		(_sig (_int LED[4] -1 0 2555 (_arch (_uni))))
		(_sig (_int LED[5] -1 0 2560 (_arch (_uni))))
		(_sig (_int LED[6] -1 0 2565 (_arch (_uni))))
		(_sig (_int LED[7] -1 0 2570 (_arch (_uni))))
		(_sig (_int MINUS_IBUF -1 0 2620 (_arch (_uni))))
		(_sig (_int NET458 -1 0 2625 (_arch (_uni))))
		(_sig (_int NET651103 -1 0 2630 (_arch (_uni))))
		(_sig (_int NET651231 -1 0 2635 (_arch (_uni))))
		(_sig (_int PLUS_IBUF -1 0 2645 (_arch (_uni))))
		(_sig (_int Reset_IBUF -1 0 2655 (_arch (_uni))))
		(_sig (_int SW[0] -1 0 2663 (_arch (_uni))))
		(_sig (_int SW[1] -1 0 2668 (_arch (_uni))))
		(_sig (_int SW[2] -1 0 2673 (_arch (_uni))))
		(_sig (_int SW[3] -1 0 2678 (_arch (_uni))))
		(_sig (_int SW[4] -1 0 2683 (_arch (_uni))))
		(_sig (_int SW[5] -1 0 2688 (_arch (_uni))))
		(_sig (_int SW[6] -1 0 2693 (_arch (_uni))))
		(_sig (_int SW[7] -1 0 2698 (_arch (_uni))))
		(_sig (_int U1_n_0 -1 0 2743 (_arch (_uni))))
		(_sig (_int U1_n_1 -1 0 2748 (_arch (_uni))))
		(_sig (_int U1_n_11 -1 0 2753 (_arch (_uni))))
		(_sig (_int U1_n_2 -1 0 2758 (_arch (_uni))))
		(_sig (_int U5_n_0 -1 0 2763 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
	)
	(_comp
		(IBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(BUFG
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(OBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(TutorVHDL
			(_object
			(_port (_int AR 2 0 0 (_ent (_in))))
			(_port (_int D 0 0 0 (_ent (_in))))
			(_port (_int DELAY_reg 2 0 0 (_ent (_in))))
			(_port (_int E 2 0 0 (_ent (_in))))
			(_port (_int out 3 0 0 (_ent (_out))))
			(_port (_int Q 0 0 0 (_ent (_out))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int dataA_reg[7]_0 -1 0 7 (_ent (_out ))))
			(_port (_int FSM_sequential_States_reg[2]_0[0] -1 0 7 (_ent (_in ))))
			(_port (_int NET651103 -1 0 7 (_ent (_in ))))
			(_port (_int NET651231 -1 0 7 (_ent (_in ))))))
		(Debouncer
			(_object
			(_port (_int AR 2 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CEI -1 0 7 (_ent (_in ))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int eqOp__26 -1 0 7 (_ent (_in ))))
			(_port (_int NET651231 -1 0 7 (_ent (_out ))))))
		(Prescaler
			(_object
			(_port (_int AR 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CEI -1 0 7 (_ent (_out ))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int eqOp__26 -1 0 7 (_ent (_out ))))))
		(Debouncer_0
			(_object
			(_port (_int AR 2 0 0 (_ent (_out))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int E 2 0 0 (_ent (_out))))
			(_port (_int FSM_sequential_States_reg 4 0 0 (_ent (_in))))
			(_port (_int out 3 0 0 (_ent (_in))))
			(_port (_int CEI -1 0 7 (_ent (_in ))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int dataB_reg[7][0] -1 0 7 (_ent (_out ))))))
		(Debouncer_1
			(_object
			(_port (_int AR 2 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int E 2 0 0 (_ent (_in))))
			(_port (_int FSM_sequential_States_reg 4 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int eqOp__26 -1 0 7 (_ent (_in ))))))
		(Debouncer_2
			(_object
			(_port (_int AR 2 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CEI -1 0 7 (_ent (_in ))))
			(_port (_int CLK -1 0 7 (_ent (_in ))))
			(_port (_int eqOp__26 -1 0 7 (_ent (_in ))))
			(_port (_int NET651103 -1 0 7 (_ent (_out )))))))
	(_inst CE_IBUF_inst 0 2444 (_comp IBUF)
		(_port
			 ((I) (CE))
			 ((O) (CE_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CHECK_IBUF_inst 0 2445 (_comp IBUF)
		(_port
			 ((I) (CHECK))
			 ((O) (CHECK_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_BUFG_inst 0 2446 (_comp BUFG)
		(_port
			 ((I) (CLK_IBUF))
			 ((O) (CLK_IBUF_BUFG)))
		(_use (_ent hdi_primitives BUFG)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_inst 0 2447 (_comp IBUF)
		(_port
			 ((I) (CLK))
			 ((O) (CLK_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLR_IBUF_inst 0 2448 (_comp IBUF)
		(_port
			 ((I) (CLR))
			 ((O) (CLR_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[0]_inst 0 2449 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(0)))
			 ((O) (LED(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[1]_inst 0 2450 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(1)))
			 ((O) (LED(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[2]_inst 0 2451 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(2)))
			 ((O) (LED(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[3]_inst 0 2452 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(3)))
			 ((O) (LED(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[4]_inst 0 2453 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(4)))
			 ((O) (LED(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[5]_inst 0 2454 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(5)))
			 ((O) (LED(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[6]_inst 0 2455 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(6)))
			 ((O) (LED(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst LED_OBUF[7]_inst 0 2456 (_comp OBUF)
		(_port
			 ((I) (LED_OBUF(7)))
			 ((O) (LED(7))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst MINUS_IBUF_inst 0 2457 (_comp IBUF)
		(_port
			 ((I) (MINUS))
			 ((O) (MINUS_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst PLUS_IBUF_inst 0 2458 (_comp IBUF)
		(_port
			 ((I) (PLUS))
			 ((O) (PLUS_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst Reset_IBUF_inst 0 2459 (_comp IBUF)
		(_port
			 ((I) (Reset))
			 ((O) (Reset_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[0]_inst 0 2460 (_comp IBUF)
		(_port
			 ((I) (SW(0)))
			 ((O) (SW_IBUF(0))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[1]_inst 0 2461 (_comp IBUF)
		(_port
			 ((I) (SW(1)))
			 ((O) (SW_IBUF(1))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[2]_inst 0 2462 (_comp IBUF)
		(_port
			 ((I) (SW(2)))
			 ((O) (SW_IBUF(2))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[3]_inst 0 2463 (_comp IBUF)
		(_port
			 ((I) (SW(3)))
			 ((O) (SW_IBUF(3))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[4]_inst 0 2464 (_comp IBUF)
		(_port
			 ((I) (SW(4)))
			 ((O) (SW_IBUF(4))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[5]_inst 0 2465 (_comp IBUF)
		(_port
			 ((I) (SW(5)))
			 ((O) (SW_IBUF(5))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[6]_inst 0 2466 (_comp IBUF)
		(_port
			 ((I) (SW(6)))
			 ((O) (SW_IBUF(6))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SW_IBUF[7]_inst 0 2467 (_comp IBUF)
		(_port
			 ((I) (SW(7)))
			 ((O) (SW_IBUF(7))))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst U1 0 2468 (_comp TutorVHDL)
		(_port
			 ((AR(0)) (NET458))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((D(0)) (SW_IBUF(0)))
			 ((D(1)) (SW_IBUF(1)))
			 ((D(2)) (SW_IBUF(2)))
			 ((D(3)) (SW_IBUF(3)))
			 ((D(4)) (SW_IBUF(4)))
			 ((D(5)) (SW_IBUF(5)))
			 ((D(6)) (SW_IBUF(6)))
			 ((D(7)) (SW_IBUF(7)))
			 ((dataA_reg[7]_0) (U1_n_11))
			 ((DELAY_reg(0)) (U5_n_0))
			 ((E(0)) (dataA0))
			 ((FSM_sequential_States_reg[2]_0[0]) (dataB0))
			 ((NET651103) (NET651103))
			 ((NET651231) (NET651231))
			 ((out(0)) (U1_n_2))
			 ((out(1)) (U1_n_1))
			 ((out(2)) (U1_n_0))
			 ((Q(0)) (LED_OBUF(0)))
			 ((Q(1)) (LED_OBUF(1)))
			 ((Q(2)) (LED_OBUF(2)))
			 ((Q(3)) (LED_OBUF(3)))
			 ((Q(4)) (LED_OBUF(4)))
			 ((Q(5)) (LED_OBUF(5)))
			 ((Q(6)) (LED_OBUF(6)))
			 ((Q(7)) (LED_OBUF(7))))
		(_use (_ent . TutorVHDL)
			(_port
				((AR) (AR))
				((D) (D))
				((DELAY_reg) (DELAY_reg))
				((E) (E))
				((out) (out))
				((Q) (Q))
				((CLK) (CLK))
				((dataA_reg[7]_0) (dataA_reg[7]_0))
				((FSM_sequential_States_reg[2]_0[0]) (FSM_sequential_States_reg[2]_0[0]))
				((NET651103) (NET651103))
				((NET651231) (NET651231)))))
	(_inst U2 0 2469 (_comp Debouncer)
		(_port
			 ((AR(0)) (Reset_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CEI) (CEI))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((D(0)) (CHECK_IBUF))
			 ((eqOp__26) (eqOp__26))
			 ((NET651231) (NET651231)))
		(_use (_ent . Debouncer)
			(_port
				((AR) (AR))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CEI) (CEI))
				((CLK) (CLK))
				((eqOp__26) (eqOp__26))
				((NET651231) (NET651231)))))
	(_inst U3 0 2470 (_comp Prescaler)
		(_port
			 ((AR(0)) (Reset_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CEI) (CEI))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((eqOp__26) (eqOp__26)))
		(_use (_ent . Prescaler)
			(_port
				((AR) (AR))
				((CE_IBUF) (CE_IBUF))
				((CEI) (CEI))
				((CLK) (CLK))
				((eqOp__26) (eqOp__26)))))
	(_inst U4 0 2471 (_comp Debouncer_0)
		(_port
			 ((AR(0)) (NET458))
			 ((CEI) (CEI))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((D(0)) (CLR_IBUF))
			 ((dataB_reg[7][0]) (dataB0))
			 ((E(0)) (dataA0))
			 ((FSM_sequential_States_reg(2)) (U1_n_11))
			 ((out(0)) (U1_n_2))
			 ((out(1)) (U1_n_1))
			 ((out(2)) (U1_n_0)))
		(_use (_ent . Debouncer_0)
			(_port
				((AR) (AR))
				((D) (D))
				((E) (E))
				((FSM_sequential_States_reg) (FSM_sequential_States_reg))
				((out) (out))
				((CEI) (CEI))
				((CLK) (CLK))
				((dataB_reg[7][0]) (dataB_reg[7][0])))))
	(_inst U5 0 2472 (_comp Debouncer_1)
		(_port
			 ((AR(0)) (Reset_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((D(0)) (MINUS_IBUF))
			 ((E(0)) (CEI))
			 ((eqOp__26) (eqOp__26))
			 ((FSM_sequential_States_reg(2)) (U5_n_0)))
		(_use (_ent . Debouncer_1)
			(_port
				((AR) (AR))
				((D) (D))
				((E) (E))
				((FSM_sequential_States_reg) (FSM_sequential_States_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK) (CLK))
				((eqOp__26) (eqOp__26)))))
	(_inst U6 0 2473 (_comp Debouncer_2)
		(_port
			 ((AR(0)) (Reset_IBUF))
			 ((CE_IBUF) (CE_IBUF))
			 ((CEI) (CEI))
			 ((CLK) (CLK_IBUF_BUFG))
			 ((D(0)) (PLUS_IBUF))
			 ((eqOp__26) (eqOp__26))
			 ((NET651103) (NET651103)))
		(_use (_ent . Debouncer_2)
			(_port
				((AR) (AR))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CEI) (CEI))
				((CLK) (CLK))
				((eqOp__26) (eqOp__26))
				((NET651103) (NET651103))))))
I 000050 55 30997         1579783459916 TutorVHDL
(_unit EDIF 1.0.4.38 (TutorVHDL 0 7 (TutorVHDL 0 7))
	(_version vde)
	(_time 1579783459890 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code edefeebfbcbbbdfbbbeaffb4bae9e5e9e9e9bee8e9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1579783459890))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int AR 0 0 163 (_ent (_in))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int D 1 0 164 (_ent (_in))))
		(_sig (_int dataA 1 0 807 (_arch (_uni))))
		(_sig (_int dataB_reg_n_0_ 1 0 864 (_arch (_uni))))
		(_port (_int DELAY_reg 0 0 159 (_ent (_in))))
		(_port (_int E 0 0 165 (_ent (_in))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_port (_int out 2 0 168 (_ent (_out))))
		(_port (_int Q 1 0 167 (_ent (_out))))
		(_port (_int CLK -1 0 158 (_ent (_in ))))
		(_port (_int dataA_reg[7]_0 -1 0 162 (_ent (_out ))))
		(_port (_int FSM_sequential_States_reg[2]_0[0] -1 0 166 (_ent (_in ))))
		(_port (_int NET651103 -1 0 160 (_ent (_in ))))
		(_port (_int NET651231 -1 0 161 (_ent (_in ))))
		(_sig (_int \__3/i__n_0\ -1 0 802 (_arch (_uni))))
		(_sig (_int <const0> -1 0 376 (_arch (_uni))))
		(_sig (_int \/i__n_0\ -1 0 364 (_arch (_uni))))
		(_sig (_int D[0] -1 0 452 (_arch (_uni))))
		(_sig (_int D[1] -1 0 458 (_arch (_uni))))
		(_sig (_int D[2] -1 0 464 (_arch (_uni))))
		(_sig (_int D[3] -1 0 470 (_arch (_uni))))
		(_sig (_int D[4] -1 0 476 (_arch (_uni))))
		(_sig (_int D[5] -1 0 482 (_arch (_uni))))
		(_sig (_int D[6] -1 0 488 (_arch (_uni))))
		(_sig (_int D[7] -1 0 494 (_arch (_uni))))
		(_sig (_int FSM_sequential_States[0]_i_1_n_0 -1 0 512 (_arch (_uni))))
		(_sig (_int FSM_sequential_States[2]_i_1_n_0 -1 0 517 (_arch (_uni))))
		(_sig (_int FSM_sequential_States[2]_i_2_n_0 -1 0 524 (_arch (_uni))))
		(_sig (_int LED[0]_i_1_n_0 -1 0 541 (_arch (_uni))))
		(_sig (_int LED[1]_i_1_n_0 -1 0 546 (_arch (_uni))))
		(_sig (_int LED[2]_i_1_n_0 -1 0 551 (_arch (_uni))))
		(_sig (_int LED[3]_i_10_n_0 -1 0 556 (_arch (_uni))))
		(_sig (_int LED[3]_i_11_n_0 -1 0 561 (_arch (_uni))))
		(_sig (_int LED[3]_i_1_n_0 -1 0 566 (_arch (_uni))))
		(_sig (_int LED[3]_i_3_n_0 -1 0 571 (_arch (_uni))))
		(_sig (_int LED[3]_i_4_n_0 -1 0 576 (_arch (_uni))))
		(_sig (_int LED[3]_i_5_n_0 -1 0 581 (_arch (_uni))))
		(_sig (_int LED[3]_i_6_n_0 -1 0 587 (_arch (_uni))))
		(_sig (_int LED[3]_i_7_n_0 -1 0 592 (_arch (_uni))))
		(_sig (_int LED[3]_i_8_n_0 -1 0 597 (_arch (_uni))))
		(_sig (_int LED[3]_i_9_n_0 -1 0 602 (_arch (_uni))))
		(_sig (_int LED[4]_i_1_n_0 -1 0 607 (_arch (_uni))))
		(_sig (_int LED[5]_i_1_n_0 -1 0 612 (_arch (_uni))))
		(_sig (_int LED[6]_i_1_n_0 -1 0 617 (_arch (_uni))))
		(_sig (_int LED[7]_i_10_n_0 -1 0 622 (_arch (_uni))))
		(_sig (_int LED[7]_i_11_n_0 -1 0 627 (_arch (_uni))))
		(_sig (_int LED[7]_i_12_n_0 -1 0 632 (_arch (_uni))))
		(_sig (_int LED[7]_i_13_n_0 -1 0 637 (_arch (_uni))))
		(_sig (_int LED[7]_i_1_n_0 -1 0 642 (_arch (_uni))))
		(_sig (_int LED[7]_i_3_n_0 -1 0 647 (_arch (_uni))))
		(_sig (_int LED[7]_i_4_n_0 -1 0 652 (_arch (_uni))))
		(_sig (_int LED[7]_i_5_n_0 -1 0 657 (_arch (_uni))))
		(_sig (_int LED[7]_i_6_n_0 -1 0 662 (_arch (_uni))))
		(_sig (_int LED[7]_i_7_n_0 -1 0 667 (_arch (_uni))))
		(_sig (_int LED[7]_i_8_n_0 -1 0 672 (_arch (_uni))))
		(_sig (_int LED[7]_i_9_n_0 -1 0 677 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_0 -1 0 682 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_1 -1 0 687 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_2 -1 0 691 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_3 -1 0 695 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_4 -1 0 699 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_5 -1 0 704 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_6 -1 0 709 (_arch (_uni))))
		(_sig (_int LED_reg[3]_i_2_n_7 -1 0 714 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_1 -1 0 719 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_2 -1 0 723 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_3 -1 0 727 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_4 -1 0 731 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_5 -1 0 736 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_6 -1 0 741 (_arch (_uni))))
		(_sig (_int LED_reg[7]_i_2_n_7 -1 0 746 (_arch (_uni))))
		(_sig (_int out[0] -1 0 916 (_arch (_uni))))
		(_sig (_int out[1] -1 0 956 (_arch (_uni))))
		(_sig (_int out[2] -1 0 995 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 762 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 767 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 772 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 777 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 782 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 787 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 792 (_arch (_uni))))
		(_sig (_int Q[7] -1 0 797 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{27~downto~0}~ 0 0 (_array -1((_dto i 27 i 0)))))
	)
	(_comp
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDRE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))
			(_port (_int R -1 0 7 (_ent (_in ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(CARRY4
			(_object
			(_port (_int CO 3 0 0 (_ent (_out))))
			(_port (_int DI 3 0 0 (_ent (_in))))
			(_port (_int O 3 0 0 (_ent (_out))))
			(_port (_int S 3 0 0 (_ent (_in))))
			(_port (_int CI -1 0 7 (_ent (_in ))))
			(_port (_int CYINIT -1 0 7 (_ent (_in )))))))
	(_inst __0_i_ 0 310 (_comp LUT2)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(0)))
			 ((O) (dataA_reg[7]_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst __3_i_ 0 313 (_comp LUT4)
		(_port
			 ((I0) (NET651103))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (out(1)))
			 ((O) (\__3/i__n_0\)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"000d"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst _i_ 0 171 (_comp LUT3)
		(_port
			 ((I0) (out(0)))
			 ((I1) (out(2)))
			 ((I2) (out(1)))
			 ((O) (\/i__n_0\)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"15"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst dataA_reg[0] 0 316 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(0)))
			 ((Q) (dataA(0)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[1] 0 319 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(1)))
			 ((Q) (dataA(1)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[2] 0 322 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(2)))
			 ((Q) (dataA(2)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[3] 0 325 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(3)))
			 ((Q) (dataA(3)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[4] 0 328 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(4)))
			 ((Q) (dataA(4)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[5] 0 331 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(5)))
			 ((Q) (dataA(5)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[6] 0 334 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(6)))
			 ((Q) (dataA(6)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataA_reg[7] 0 337 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (E(0)))
			 ((D) (D(7)))
			 ((Q) (dataA(7)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[0] 0 340 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(0)))
			 ((Q) (dataB_reg_n_0_(0)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[1] 0 343 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(1)))
			 ((Q) (dataB_reg_n_0_(1)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[2] 0 346 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(2)))
			 ((Q) (dataB_reg_n_0_(2)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[3] 0 349 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(3)))
			 ((Q) (dataB_reg_n_0_(3)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[4] 0 352 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(4)))
			 ((Q) (dataB_reg_n_0_(4)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[5] 0 355 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(5)))
			 ((Q) (dataB_reg_n_0_(5)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[6] 0 358 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(6)))
			 ((Q) (dataB_reg_n_0_(6)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst dataB_reg[7] 0 361 (_comp FDRE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States_reg[2]_0[0]))
			 ((D) (D(7)))
			 ((Q) (dataB_reg_n_0_(7)))
			 ((R) (<const0>)))
		(_use (_ent hdi_primitives FDRE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
	(_inst FSM_sequential_States[0]_i_1 0 174 (_comp LUT2)
		(_port
			 ((I0) (out(0)))
			 ((I1) (out(2)))
			 ((O) (FSM_sequential_States[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"1"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst FSM_sequential_States[2]_i_1 0 177 (_comp LUT6)
		(_port
			 ((I0) (out(1)))
			 ((I1) (DELAY_reg(0)))
			 ((I2) (NET651103))
			 ((I3) (out(0)))
			 ((I4) (NET651231))
			 ((I5) (out(2)))
			 ((O) (FSM_sequential_States[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"00000000ff540054"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst FSM_sequential_States[2]_i_2 0 180 (_comp LUT2)
		(_port
			 ((I0) (out(1)))
			 ((I1) (out(2)))
			 ((O) (FSM_sequential_States[2]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst FSM_sequential_States_reg[0] 0 183 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States[2]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (FSM_sequential_States[0]_i_1_n_0))
			 ((Q) (out(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_States_reg[1] 0 187 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States[2]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (\__3/i__n_0\))
			 ((Q) (out(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst FSM_sequential_States_reg[2] 0 191 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (FSM_sequential_States[2]_i_1_n_0))
			 ((CLR) (AR(0)))
			 ((D) (FSM_sequential_States[2]_i_2_n_0))
			 ((Q) (out(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst GND 0 195 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G)))))
	(_inst LED[0]_i_1 0 196 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[3]_i_2_n_7))
			 ((I3) (out(0)))
			 ((O) (LED[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[1]_i_1 0 199 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[3]_i_2_n_6))
			 ((I3) (out(0)))
			 ((O) (LED[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[2]_i_1 0 202 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[3]_i_2_n_5))
			 ((I3) (out(0)))
			 ((O) (LED[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[3]_i_1 0 205 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[3]_i_2_n_4))
			 ((I3) (out(0)))
			 ((O) (LED[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[3]_i_10 0 208 (_comp LUT5)
		(_port
			 ((I0) (dataA(2)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(2)))
			 ((I4) (out(1)))
			 ((O) (LED[3]_i_10_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fdfffddd"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[3]_i_11 0 211 (_comp LUT5)
		(_port
			 ((I0) (dataA(1)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(1)))
			 ((I4) (out(1)))
			 ((O) (LED[3]_i_11_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fdfffddd"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[3]_i_3 0 214 (_comp LUT5)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(2)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(2)))
			 ((O) (LED[3]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[3]_i_4 0 217 (_comp LUT5)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(1)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(1)))
			 ((O) (LED[3]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[3]_i_5 0 220 (_comp LUT5)
		(_port
			 ((I0) (dataA(0)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(0)))
			 ((I4) (out(1)))
			 ((O) (LED[3]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"02002333"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[3]_i_6 0 223 (_comp LUT6)
		(_port
			 ((I0) (LED[3]_i_10_n_0))
			 ((I1) (dataA(3)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(3)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[3]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"9999999999966696"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[3]_i_7 0 226 (_comp LUT6)
		(_port
			 ((I0) (LED[3]_i_11_n_0))
			 ((I1) (dataA(2)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(2)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[3]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"9999999999966696"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[3]_i_8 0 229 (_comp LUT6)
		(_port
			 ((I0) (LED[3]_i_5_n_0))
			 ((I1) (dataA(1)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(1)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[3]_i_8_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"6666666666699969"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[3]_i_9 0 232 (_comp LUT5)
		(_port
			 ((I0) (dataA(0)))
			 ((I1) (out(1)))
			 ((I2) (dataB_reg_n_0_(0)))
			 ((I3) (out(2)))
			 ((I4) (out(0)))
			 ((O) (LED[3]_i_9_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"aaaa9a6a"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[4]_i_1 0 235 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[7]_i_2_n_7))
			 ((I3) (out(0)))
			 ((O) (LED[4]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[5]_i_1 0 238 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[7]_i_2_n_6))
			 ((I3) (out(0)))
			 ((O) (LED[5]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[6]_i_1 0 241 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[7]_i_2_n_5))
			 ((I3) (out(0)))
			 ((O) (LED[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[7]_i_1 0 244 (_comp LUT4)
		(_port
			 ((I0) (out(2)))
			 ((I1) (out(1)))
			 ((I2) (LED_reg[7]_i_2_n_4))
			 ((I3) (out(0)))
			 ((O) (LED[7]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0060"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst LED[7]_i_10 0 247 (_comp LUT5)
		(_port
			 ((I0) (out(0)))
			 ((I1) (out(2)))
			 ((I2) (dataB_reg_n_0_(7)))
			 ((I3) (out(1)))
			 ((I4) (dataA(7)))
			 ((O) (LED[7]_i_10_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"efea1015"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_11 0 250 (_comp LUT5)
		(_port
			 ((I0) (dataA(5)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(5)))
			 ((I4) (out(1)))
			 ((O) (LED[7]_i_11_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fdfffddd"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_12 0 253 (_comp LUT5)
		(_port
			 ((I0) (dataA(4)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(4)))
			 ((I4) (out(1)))
			 ((O) (LED[7]_i_12_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fdfffddd"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_13 0 256 (_comp LUT5)
		(_port
			 ((I0) (dataA(3)))
			 ((I1) (out(0)))
			 ((I2) (out(2)))
			 ((I3) (dataB_reg_n_0_(3)))
			 ((I4) (out(1)))
			 ((O) (LED[7]_i_13_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fdfffddd"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_3 0 259 (_comp LUT5)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(5)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(5)))
			 ((O) (LED[7]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_4 0 262 (_comp LUT5)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(4)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(4)))
			 ((O) (LED[7]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_5 0 265 (_comp LUT5)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(3)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(3)))
			 ((O) (LED[7]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst LED[7]_i_6 0 268 (_comp LUT6)
		(_port
			 ((I0) (out(1)))
			 ((I1) (dataB_reg_n_0_(6)))
			 ((I2) (out(2)))
			 ((I3) (out(0)))
			 ((I4) (dataA(6)))
			 ((I5) (LED[7]_i_10_n_0))
			 ((O) (LED[7]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffe2ffff001d0000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[7]_i_7 0 271 (_comp LUT6)
		(_port
			 ((I0) (LED[7]_i_11_n_0))
			 ((I1) (dataA(6)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(6)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[7]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"9999999999966696"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[7]_i_8 0 274 (_comp LUT6)
		(_port
			 ((I0) (LED[7]_i_12_n_0))
			 ((I1) (dataA(5)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(5)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[7]_i_8_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"9999999999966696"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED[7]_i_9 0 277 (_comp LUT6)
		(_port
			 ((I0) (LED[7]_i_13_n_0))
			 ((I1) (dataA(4)))
			 ((I2) (out(1)))
			 ((I3) (dataB_reg_n_0_(4)))
			 ((I4) (out(2)))
			 ((I5) (out(0)))
			 ((O) (LED[7]_i_9_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"9999999999966696"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst LED_reg[0] 0 280 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[0]_i_1_n_0))
			 ((Q) (Q(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[1] 0 283 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[1]_i_1_n_0))
			 ((Q) (Q(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[2] 0 286 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[2]_i_1_n_0))
			 ((Q) (Q(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[3] 0 289 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[3]_i_1_n_0))
			 ((Q) (Q(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[3]_i_2 0 292 (_comp CARRY4)
		(_port
			 ((CI) (<const0>))
			 ((CO(0)) (LED_reg[3]_i_2_n_3))
			 ((CO(1)) (LED_reg[3]_i_2_n_2))
			 ((CO(2)) (LED_reg[3]_i_2_n_1))
			 ((CO(3)) (LED_reg[3]_i_2_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (LED[3]_i_5_n_0))
			 ((DI(2)) (LED[3]_i_4_n_0))
			 ((DI(3)) (LED[3]_i_3_n_0))
			 ((O(0)) (LED_reg[3]_i_2_n_7))
			 ((O(1)) (LED_reg[3]_i_2_n_6))
			 ((O(2)) (LED_reg[3]_i_2_n_5))
			 ((O(3)) (LED_reg[3]_i_2_n_4))
			 ((S(0)) (LED[3]_i_9_n_0))
			 ((S(1)) (LED[3]_i_8_n_0))
			 ((S(2)) (LED[3]_i_7_n_0))
			 ((S(3)) (LED[3]_i_6_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst LED_reg[4] 0 295 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[4]_i_1_n_0))
			 ((Q) (Q(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[5] 0 298 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[5]_i_1_n_0))
			 ((Q) (Q(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[6] 0 301 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[6]_i_1_n_0))
			 ((Q) (Q(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[7] 0 304 (_comp FDCE)
		(_port
			 ((C) (CLK))
			 ((CE) (\/i__n_0\))
			 ((CLR) (AR(0)))
			 ((D) (LED[7]_i_1_n_0))
			 ((Q) (Q(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst LED_reg[7]_i_2 0 307 (_comp CARRY4)
		(_port
			 ((CI) (LED_reg[3]_i_2_n_0))
			 ((CO(0)) (LED_reg[7]_i_2_n_3))
			 ((CO(1)) (LED_reg[7]_i_2_n_2))
			 ((CO(2)) (LED_reg[7]_i_2_n_1))
			 ((CO(3)) (_string \"Z"\))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (LED[7]_i_5_n_0))
			 ((DI(1)) (LED[7]_i_4_n_0))
			 ((DI(2)) (LED[7]_i_3_n_0))
			 ((DI(3)) (<const0>))
			 ((O(0)) (LED_reg[7]_i_2_n_7))
			 ((O(1)) (LED_reg[7]_i_2_n_6))
			 ((O(2)) (LED_reg[7]_i_2_n_5))
			 ((O(3)) (LED_reg[7]_i_2_n_4))
			 ((S(0)) (LED[7]_i_9_n_0))
			 ((S(1)) (LED[7]_i_8_n_0))
			 ((S(2)) (LED[7]_i_7_n_0))
			 ((S(3)) (LED[7]_i_6_n_0)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT))))))
V 000050 55 3212          1579783460395 STRUCTURE
(_unit VHDL(debouncer 0 16(structure 0 28))
	(_version vde)
	(_time 1579783460396 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code e0e1edb3e5b7b6f6b5e0f5bae4e6e3e6e5e7e2e6e4)
	(_coverage d)
	(_ent
		(_time 1579783460374)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -2 1 52965(_ent((i 0)))))
				(_port(_int Q -3 1 52965(_ent (_out(_code 0)))))
				(_port(_int C -3 1 52965(_ent (_in))))
				(_port(_int CE -3 1 52965(_ent (_in))))
				(_port(_int CLR -3 1 52965(_ent (_in))))
				(_port(_int D -3 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~152959 1 52965(_array -2((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 52965(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I0 -3 1 52965(_ent (_in))))
				(_port(_int I1 -3 1 52965(_ent (_in))))
				(_port(_int I2 -3 1 52965(_ent (_in))))
				(_port(_int I3 -3 1 52965(_ent (_in))))
				(_port(_int I4 -3 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \DELAY_reg[0]\ 0 31(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(0)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(D(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[1]\ 0 39(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(1)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(DELAY(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[2]\ 0 47(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(2)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(DELAY(1)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \FSM_sequential_States[2]_i_5\ 0 55(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00001000000000000000000000000000"\))
		)
		(_port
			((O)(NET651231))
			((I0)(DELAY(0)))
			((I1)(DELAY(1)))
			((I2)(DELAY(2)))
			((I3)(CE_IBUF))
			((I4)(\eqOp__26\))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00001000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port(_int NET651231 -1 0 18(_ent(_out))))
		(_port(_int CE_IBUF -1 0 19(_ent(_in))))
		(_port(_int \eqOp__26\ -1 0 20(_ent(_in))))
		(_port(_int CEI -1 0 21(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 23(_array -1((_to i 0 i 0)))))
		(_port(_int AR 0 0 23(_ent(_in))))
		(_port(_int D 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 1 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
V 000050 55 5467          1579783460453 STRUCTURE
(_unit VHDL(debouncer_0 0 72(structure 0 87))
	(_version vde)
	(_time 1579783460454 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code 0f0e5a095c5859195f091a550b090c090a080d0a59)
	(_coverage d)
	(_ent
		(_time 1579783460406)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~152962 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 1 52965(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
				(_port(_int I4 -2 1 52965(_ent (_in))))
				(_port(_int I5 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 52965(_ent((i 0)))))
				(_port(_int Q -2 1 52965(_ent (_out(_code 0)))))
				(_port(_int C -2 1 52965(_ent (_in))))
				(_port(_int CE -2 1 52965(_ent (_in))))
				(_port(_int CLR -2 1 52965(_ent (_in))))
				(_port(_int D -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_type(_int ~BIT_VECTOR~152956 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 1 52965(_ent(_string \"0000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \DELAY[2]_i_1__0\ 0 91(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(\DELAY[2]_i_1__0_n_0\))
			((I0)((i 2)))
			((I1)((i 2)))
			((I2)((i 3)))
			((I3)((i 3)))
			((I4)((i 3)))
			((I5)((i 3)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
			)
			(_port
				((O)(O))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((I5)(I5))
			)
		)
	)
	(_inst \DELAY_reg[0]\ 0 104(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(0)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(\DELAY[2]_i_1__0_n_0\))
			((D)(D(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[1]\ 0 112(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(1)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(\DELAY[2]_i_1__0_n_0\))
			((D)(DELAY(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[2]\ 0 120(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(2)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(\DELAY[2]_i_1__0_n_0\))
			((D)(DELAY(1)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \FSM_sequential_States[2]_i_3\ 0 128(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000100000000000"\))
		)
		(_port
			((O)(AR(0)))
			((I0)(DELAY(0)))
			((I1)(DELAY(1)))
			((I2)(DELAY(2)))
			((I3)(CEI))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000100000000000"\))
			)
		)
	)
	(_inst \dataA[7]_i_1\ 0 139(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"0001000100000001000100010001000100010001000100010001000100010001"\))
		)
		(_port
			((O)(E(0)))
			((I0)(\FSM_sequential_States_reg[2]\))
			((I1)(\out\(1)))
			((I2)(CEI))
			((I3)(DELAY(2)))
			((I4)(DELAY(1)))
			((I5)(DELAY(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"0001000100000001000100010001000100010001000100010001000100010001"\))
			)
		)
	)
	(_inst \dataB[7]_i_1\ 0 152(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"0100010000000100010001000100010001000100010001000100010001000100"\))
		)
		(_port
			((O)(\dataB_reg[7]\(0)))
			((I0)(\out\(2)))
			((I1)(\out\(0)))
			((I2)(CEI))
			((I3)(DELAY(2)))
			((I4)(DELAY(1)))
			((I5)(DELAY(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"0100010000000100010001000100010001000100010001000100010001000100"\))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 74(_array -1((_to i 0 i 0)))))
		(_port(_int E 0 0 74(_ent(_out))))
		(_port(_int \dataB_reg[7]\ 0 0 75(_ent(_out))))
		(_port(_int AR 0 0 76(_ent(_out))))
		(_port(_int \FSM_sequential_States_reg[2]\ -1 0 77(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 78(_array -1((_dto i 2 i 0)))))
		(_port(_int \out\ 1 0 78(_ent(_in))))
		(_port(_int CEI -1 0 79(_ent(_in))))
		(_port(_int CLK -1 0 80(_ent(_in))))
		(_port(_int D 0 0 81(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 2 0 88(_arch(_uni))))
		(_sig(_int \DELAY[2]_i_1__0_n_0\ -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
V 000050 55 3272          1579783460484 STRUCTURE
(_unit VHDL(debouncer_1 0 170(structure 0 184))
	(_version vde)
	(_time 1579783460485 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code 2e2f7b2a7e7978387b203b742a282d282b292c2b78)
	(_coverage d)
	(_ent
		(_time 1579783460469)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -2 1 52965(_ent((i 0)))))
				(_port(_int Q -3 1 52965(_ent (_out(_code 0)))))
				(_port(_int C -3 1 52965(_ent (_in))))
				(_port(_int CE -3 1 52965(_ent (_in))))
				(_port(_int CLR -3 1 52965(_ent (_in))))
				(_port(_int D -3 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~152959 1 52965(_array -2((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 52965(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I0 -3 1 52965(_ent (_in))))
				(_port(_int I1 -3 1 52965(_ent (_in))))
				(_port(_int I2 -3 1 52965(_ent (_in))))
				(_port(_int I3 -3 1 52965(_ent (_in))))
				(_port(_int I4 -3 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \DELAY_reg[0]\ 0 187(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(0)))
			((C)(CLK))
			((CE)(E(0)))
			((CLR)(AR(0)))
			((D)(D(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[1]\ 0 195(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(1)))
			((C)(CLK))
			((CE)(E(0)))
			((CLR)(AR(0)))
			((D)(DELAY(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[2]\ 0 203(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(2)))
			((C)(CLK))
			((CE)(E(0)))
			((CLR)(AR(0)))
			((D)(DELAY(1)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \FSM_sequential_States[2]_i_4\ 0 211(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00001000000000000000000000000000"\))
		)
		(_port
			((O)(\FSM_sequential_States_reg[2]\))
			((I0)(DELAY(0)))
			((I1)(DELAY(1)))
			((I2)(DELAY(2)))
			((I3)(CE_IBUF))
			((I4)(\eqOp__26\))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00001000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port(_int \FSM_sequential_States_reg[2]\ -1 0 172(_ent(_out))))
		(_port(_int CE_IBUF -1 0 173(_ent(_in))))
		(_port(_int \eqOp__26\ -1 0 174(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 175(_array -1((_to i 0 i 0)))))
		(_port(_int E 0 0 175(_ent(_in))))
		(_port(_int CLK -1 0 176(_ent(_in))))
		(_port(_int AR 0 0 177(_ent(_in))))
		(_port(_int D 0 0 178(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 185(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
V 000050 55 3208          1579783460502 STRUCTURE
(_unit VHDL(debouncer_2 0 228(structure 0 242))
	(_version vde)
	(_time 1579783460503 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code 4d4c184f1c1a1b5b18435817494b4e4b484a4f481b)
	(_coverage d)
	(_ent
		(_time 1579783460492)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -2 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -2 1 52965(_ent((i 0)))))
				(_port(_int Q -3 1 52965(_ent (_out(_code 0)))))
				(_port(_int C -3 1 52965(_ent (_in))))
				(_port(_int CE -3 1 52965(_ent (_in))))
				(_port(_int CLR -3 1 52965(_ent (_in))))
				(_port(_int D -3 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~152959 1 52965(_array -2((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 52965(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I0 -3 1 52965(_ent (_in))))
				(_port(_int I1 -3 1 52965(_ent (_in))))
				(_port(_int I2 -3 1 52965(_ent (_in))))
				(_port(_int I3 -3 1 52965(_ent (_in))))
				(_port(_int I4 -3 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \DELAY_reg[0]\ 0 245(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(0)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(D(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[1]\ 0 253(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(1)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(DELAY(0)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DELAY_reg[2]\ 0 261(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DELAY(2)))
			((C)(CLK))
			((CE)(CEI))
			((CLR)(AR(0)))
			((D)(DELAY(1)))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \i__i_1\ 0 269(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00001000000000000000000000000000"\))
		)
		(_port
			((O)(NET651103))
			((I0)(DELAY(0)))
			((I1)(DELAY(1)))
			((I2)(DELAY(2)))
			((I3)(CE_IBUF))
			((I4)(\eqOp__26\))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00001000000000000000000000000000"\))
			)
		)
	)
	(_object
		(_port(_int NET651103 -1 0 230(_ent(_out))))
		(_port(_int CE_IBUF -1 0 231(_ent(_in))))
		(_port(_int \eqOp__26\ -1 0 232(_ent(_in))))
		(_port(_int CEI -1 0 233(_ent(_in))))
		(_port(_int CLK -1 0 234(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 235(_array -1((_to i 0 i 0)))))
		(_port(_int AR 0 0 235(_ent(_in))))
		(_port(_int D 0 0 236(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 243(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 1 0 243(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
V 000050 55 33103         1579783460664 STRUCTURE
(_unit VHDL(prescaler 0 286(structure 0 296))
	(_version vde)
	(_time 1579783460665 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code e9e9b8bbe2beb8feeaece8baf8b3ebefeceeebeee9eeeb)
	(_coverage d)
	(_ent
		(_time 1579783460507)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_type(_int ~BIT_VECTOR~152950 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 1 52965(_ent(_string \"0000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 52965(_ent((i 0)))))
				(_port(_int Q -2 1 52965(_ent (_out(_code 1)))))
				(_port(_int C -2 1 52965(_ent (_in))))
				(_port(_int CE -2 1 52965(_ent (_in))))
				(_port(_int CLR -2 1 52965(_ent (_in))))
				(_port(_int D -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.CARRY4
			(_object
				(_port(_int CO -4 1 52965(_ent (_out))))
				(_port(_int O -4 1 52965(_ent (_out))))
				(_port(_int CI -2 1 52965(_ent (_in))))
				(_port(_int CYINIT -2 1 52965(_ent (_in))))
				(_port(_int DI -4 1 52965(_ent (_in))))
				(_port(_int S -4 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~152962 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 1 52965(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
				(_port(_int I4 -2 1 52965(_ent (_in))))
				(_port(_int I5 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_type(_int ~BIT_VECTOR~152956 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 3 1 52965(_ent(_string \"0000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \DELAY[2]_i_1\ 0 392(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"1000"\))
		)
		(_port
			((O)(CEI))
			((I0)(\^eqop__26\))
			((I1)(CE_IBUF))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"1000"\))
			)
		)
	)
	(_inst \DIVIDER[0]_i_2\ 0 401(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[0]_i_2_n_0\))
			((I0)(DIVIDER_reg(0)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[0]_i_3\ 0 410(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[0]_i_3_n_0\))
			((I0)(DIVIDER_reg(3)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[0]_i_4\ 0 419(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[0]_i_4_n_0\))
			((I0)(DIVIDER_reg(2)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[0]_i_5\ 0 428(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[0]_i_5_n_0\))
			((I0)(DIVIDER_reg(1)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[0]_i_6\ 0 437(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\DIVIDER[0]_i_6_n_0\))
			((I0)(DIVIDER_reg(0)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_inst \DIVIDER[12]_i_2\ 0 446(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[12]_i_2_n_0\))
			((I0)(DIVIDER_reg(15)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[12]_i_3\ 0 455(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[12]_i_3_n_0\))
			((I0)(DIVIDER_reg(14)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[12]_i_4\ 0 464(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[12]_i_4_n_0\))
			((I0)(DIVIDER_reg(13)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[12]_i_5\ 0 473(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[12]_i_5_n_0\))
			((I0)(DIVIDER_reg(12)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[16]_i_2\ 0 482(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[16]_i_2_n_0\))
			((I0)(DIVIDER_reg(19)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[16]_i_3\ 0 491(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[16]_i_3_n_0\))
			((I0)(DIVIDER_reg(18)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[16]_i_4\ 0 500(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[16]_i_4_n_0\))
			((I0)(DIVIDER_reg(17)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[16]_i_5\ 0 509(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[16]_i_5_n_0\))
			((I0)(DIVIDER_reg(16)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[20]_i_2\ 0 518(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[20]_i_2_n_0\))
			((I0)(DIVIDER_reg(23)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[20]_i_3\ 0 527(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[20]_i_3_n_0\))
			((I0)(DIVIDER_reg(22)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[20]_i_4\ 0 536(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[20]_i_4_n_0\))
			((I0)(DIVIDER_reg(21)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[20]_i_5\ 0 545(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[20]_i_5_n_0\))
			((I0)(DIVIDER_reg(20)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[24]_i_2\ 0 554(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[24]_i_2_n_0\))
			((I0)(DIVIDER_reg(27)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[24]_i_3\ 0 563(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[24]_i_3_n_0\))
			((I0)(DIVIDER_reg(26)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[24]_i_4\ 0 572(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[24]_i_4_n_0\))
			((I0)(DIVIDER_reg(25)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[24]_i_5\ 0 581(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[24]_i_5_n_0\))
			((I0)(DIVIDER_reg(24)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[4]_i_2\ 0 590(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[4]_i_2_n_0\))
			((I0)(DIVIDER_reg(7)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[4]_i_3\ 0 599(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[4]_i_3_n_0\))
			((I0)(DIVIDER_reg(6)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[4]_i_4\ 0 608(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[4]_i_4_n_0\))
			((I0)(DIVIDER_reg(5)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[4]_i_5\ 0 617(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[4]_i_5_n_0\))
			((I0)(DIVIDER_reg(4)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[8]_i_2\ 0 626(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[8]_i_2_n_0\))
			((I0)(DIVIDER_reg(11)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[8]_i_3\ 0 635(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[8]_i_3_n_0\))
			((I0)(DIVIDER_reg(10)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[8]_i_4\ 0 644(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[8]_i_4_n_0\))
			((I0)(DIVIDER_reg(9)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER[8]_i_5\ 0 653(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\DIVIDER[8]_i_5_n_0\))
			((I0)(DIVIDER_reg(8)))
			((I1)(\^eqop__26\))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \DIVIDER_reg[0]\ 0 662(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(0)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[0]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[0]_i_1\ 0 670(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[0]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[0]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[0]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[0]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[0]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[0]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[0]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[0]_i_1_n_7\))
			((CI)((i 2)))
			((CYINIT)((i 2)))
			((DI(d_3_1))(_string \"000"\))
			((DI(0))(\DIVIDER[0]_i_2_n_0\))
			((S(3))(\DIVIDER[0]_i_3_n_0\))
			((S(2))(\DIVIDER[0]_i_4_n_0\))
			((S(1))(\DIVIDER[0]_i_5_n_0\))
			((S(0))(\DIVIDER[0]_i_6_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[10]\ 0 689(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(10)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[8]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[11]\ 0 697(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(11)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[8]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[12]\ 0 705(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(12)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[12]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[12]_i_1\ 0 713(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[12]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[12]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[12]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[12]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[12]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[12]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[12]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[12]_i_1_n_7\))
			((CI)(\DIVIDER_reg[8]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[12]_i_2_n_0\))
			((S(2))(\DIVIDER[12]_i_3_n_0\))
			((S(1))(\DIVIDER[12]_i_4_n_0\))
			((S(0))(\DIVIDER[12]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[13]\ 0 731(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(13)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[12]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[14]\ 0 739(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(14)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[12]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[15]\ 0 747(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(15)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[12]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[16]\ 0 755(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(16)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[16]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[16]_i_1\ 0 763(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[16]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[16]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[16]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[16]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[16]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[16]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[16]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[16]_i_1_n_7\))
			((CI)(\DIVIDER_reg[12]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[16]_i_2_n_0\))
			((S(2))(\DIVIDER[16]_i_3_n_0\))
			((S(1))(\DIVIDER[16]_i_4_n_0\))
			((S(0))(\DIVIDER[16]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[17]\ 0 781(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(17)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[16]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[18]\ 0 789(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(18)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[16]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[19]\ 0 797(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(19)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[16]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[1]\ 0 805(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(1)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[0]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[20]\ 0 813(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(20)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[20]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[20]_i_1\ 0 821(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[20]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[20]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[20]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[20]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[20]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[20]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[20]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[20]_i_1_n_7\))
			((CI)(\DIVIDER_reg[16]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[20]_i_2_n_0\))
			((S(2))(\DIVIDER[20]_i_3_n_0\))
			((S(1))(\DIVIDER[20]_i_4_n_0\))
			((S(0))(\DIVIDER[20]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[21]\ 0 839(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(21)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[20]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[22]\ 0 847(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(22)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[20]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[23]\ 0 855(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(23)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[20]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[24]\ 0 863(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(24)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[24]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[24]_i_1\ 0 871(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\NLW_DIVIDER_reg[24]_i_1_CO_UNCONNECTED\(3)))
			((CO(2))(\DIVIDER_reg[24]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[24]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[24]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[24]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[24]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[24]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[24]_i_1_n_7\))
			((CI)(\DIVIDER_reg[20]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[24]_i_2_n_0\))
			((S(2))(\DIVIDER[24]_i_3_n_0\))
			((S(1))(\DIVIDER[24]_i_4_n_0\))
			((S(0))(\DIVIDER[24]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[25]\ 0 889(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(25)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[24]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[26]\ 0 897(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(26)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[24]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[27]\ 0 905(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(27)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[24]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[2]\ 0 913(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(2)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[0]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[3]\ 0 921(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(3)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[0]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[4]\ 0 929(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(4)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[4]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[4]_i_1\ 0 937(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[4]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[4]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[4]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[4]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[4]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[4]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[4]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[4]_i_1_n_7\))
			((CI)(\DIVIDER_reg[0]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[4]_i_2_n_0\))
			((S(2))(\DIVIDER[4]_i_3_n_0\))
			((S(1))(\DIVIDER[4]_i_4_n_0\))
			((S(0))(\DIVIDER[4]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[5]\ 0 955(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(5)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[4]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[6]\ 0 963(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(6)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[4]_i_1_n_5\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[7]\ 0 971(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(7)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[4]_i_1_n_4\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[8]\ 0 979(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(8)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[8]_i_1_n_7\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \DIVIDER_reg[8]_i_1\ 0 987(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\DIVIDER_reg[8]_i_1_n_0\))
			((CO(2))(\DIVIDER_reg[8]_i_1_n_1\))
			((CO(1))(\DIVIDER_reg[8]_i_1_n_2\))
			((CO(0))(\DIVIDER_reg[8]_i_1_n_3\))
			((O(3))(\DIVIDER_reg[8]_i_1_n_4\))
			((O(2))(\DIVIDER_reg[8]_i_1_n_5\))
			((O(1))(\DIVIDER_reg[8]_i_1_n_6\))
			((O(0))(\DIVIDER_reg[8]_i_1_n_7\))
			((CI)(\DIVIDER_reg[4]_i_1_n_0\))
			((CYINIT)((i 2)))
			((DI)(_string \"0000"\))
			((S(3))(\DIVIDER[8]_i_2_n_0\))
			((S(2))(\DIVIDER[8]_i_3_n_0\))
			((S(1))(\DIVIDER[8]_i_4_n_0\))
			((S(0))(\DIVIDER[8]_i_5_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \DIVIDER_reg[9]\ 0 1005(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(DIVIDER_reg(9)))
			((C)(CLK))
			((CE)(CE_IBUF))
			((CLR)(AR(0)))
			((D)(\DIVIDER_reg[8]_i_1_n_6\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \i__i_2\ 0 1013(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(\^eqop__26\))
			((I0)(\i__i_3_n_0\))
			((I1)(\i__i_4_n_0\))
			((I2)(\i__i_5_n_0\))
			((I3)(\i__i_6_n_0\))
			((I4)(\i__i_7_n_0\))
			((I5)(\i__i_8_n_0\))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_inst \i__i_3\ 0 1026(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
		)
		(_port
			((O)(\i__i_3_n_0\))
			((I0)(DIVIDER_reg(10)))
			((I1)(DIVIDER_reg(12)))
			((I2)(DIVIDER_reg(15)))
			((I3)(DIVIDER_reg(19)))
			((I4)(DIVIDER_reg(23)))
			((I5)(DIVIDER_reg(20)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))
			)
		)
	)
	(_inst \i__i_4\ 0 1039(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"1000000000000000"\))
		)
		(_port
			((O)(\i__i_4_n_0\))
			((I0)(DIVIDER_reg(1)))
			((I1)(DIVIDER_reg(0)))
			((I2)(DIVIDER_reg(3)))
			((I3)(DIVIDER_reg(2)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"1000000000000000"\))
			)
		)
	)
	(_inst \i__i_5\ 0 1050(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"1000000000000000"\))
		)
		(_port
			((O)(\i__i_5_n_0\))
			((I0)(DIVIDER_reg(9)))
			((I1)(DIVIDER_reg(6)))
			((I2)(DIVIDER_reg(5)))
			((I3)(DIVIDER_reg(4)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"1000000000000000"\))
			)
		)
	)
	(_inst \i__i_6\ 0 1061(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"0000000000000000000000000000000000000000000000000000000000000001"\))
		)
		(_port
			((O)(\i__i_6_n_0\))
			((I0)(DIVIDER_reg(21)))
			((I1)(DIVIDER_reg(22)))
			((I2)(DIVIDER_reg(24)))
			((I3)(DIVIDER_reg(25)))
			((I4)(DIVIDER_reg(27)))
			((I5)(DIVIDER_reg(26)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"0000000000000000000000000000000000000000000000000000000000000001"\))
			)
		)
	)
	(_inst \i__i_7\ 0 1074(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(\i__i_7_n_0\))
			((I0)(DIVIDER_reg(8)))
			((I1)(DIVIDER_reg(7)))
			((I2)(DIVIDER_reg(13)))
			((I3)(DIVIDER_reg(11)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_inst \i__i_8\ 0 1085(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(\i__i_8_n_0\))
			((I0)(DIVIDER_reg(18)))
			((I1)(DIVIDER_reg(17)))
			((I2)(DIVIDER_reg(16)))
			((I3)(DIVIDER_reg(14)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port(_int \eqOp__26\ -1 0 288(_ent(_out))))
		(_port(_int CEI -1 0 289(_ent(_out))))
		(_port(_int CE_IBUF -1 0 290(_ent(_in))))
		(_port(_int CLK -1 0 291(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 292(_array -1((_to i 0 i 0)))))
		(_port(_int AR 0 0 292(_ent(_in))))
		(_sig(_int \DIVIDER[0]_i_2_n_0\ -1 0 297(_arch(_uni))))
		(_sig(_int \DIVIDER[0]_i_3_n_0\ -1 0 298(_arch(_uni))))
		(_sig(_int \DIVIDER[0]_i_4_n_0\ -1 0 299(_arch(_uni))))
		(_sig(_int \DIVIDER[0]_i_5_n_0\ -1 0 300(_arch(_uni))))
		(_sig(_int \DIVIDER[0]_i_6_n_0\ -1 0 301(_arch(_uni))))
		(_sig(_int \DIVIDER[12]_i_2_n_0\ -1 0 302(_arch(_uni))))
		(_sig(_int \DIVIDER[12]_i_3_n_0\ -1 0 303(_arch(_uni))))
		(_sig(_int \DIVIDER[12]_i_4_n_0\ -1 0 304(_arch(_uni))))
		(_sig(_int \DIVIDER[12]_i_5_n_0\ -1 0 305(_arch(_uni))))
		(_sig(_int \DIVIDER[16]_i_2_n_0\ -1 0 306(_arch(_uni))))
		(_sig(_int \DIVIDER[16]_i_3_n_0\ -1 0 307(_arch(_uni))))
		(_sig(_int \DIVIDER[16]_i_4_n_0\ -1 0 308(_arch(_uni))))
		(_sig(_int \DIVIDER[16]_i_5_n_0\ -1 0 309(_arch(_uni))))
		(_sig(_int \DIVIDER[20]_i_2_n_0\ -1 0 310(_arch(_uni))))
		(_sig(_int \DIVIDER[20]_i_3_n_0\ -1 0 311(_arch(_uni))))
		(_sig(_int \DIVIDER[20]_i_4_n_0\ -1 0 312(_arch(_uni))))
		(_sig(_int \DIVIDER[20]_i_5_n_0\ -1 0 313(_arch(_uni))))
		(_sig(_int \DIVIDER[24]_i_2_n_0\ -1 0 314(_arch(_uni))))
		(_sig(_int \DIVIDER[24]_i_3_n_0\ -1 0 315(_arch(_uni))))
		(_sig(_int \DIVIDER[24]_i_4_n_0\ -1 0 316(_arch(_uni))))
		(_sig(_int \DIVIDER[24]_i_5_n_0\ -1 0 317(_arch(_uni))))
		(_sig(_int \DIVIDER[4]_i_2_n_0\ -1 0 318(_arch(_uni))))
		(_sig(_int \DIVIDER[4]_i_3_n_0\ -1 0 319(_arch(_uni))))
		(_sig(_int \DIVIDER[4]_i_4_n_0\ -1 0 320(_arch(_uni))))
		(_sig(_int \DIVIDER[4]_i_5_n_0\ -1 0 321(_arch(_uni))))
		(_sig(_int \DIVIDER[8]_i_2_n_0\ -1 0 322(_arch(_uni))))
		(_sig(_int \DIVIDER[8]_i_3_n_0\ -1 0 323(_arch(_uni))))
		(_sig(_int \DIVIDER[8]_i_4_n_0\ -1 0 324(_arch(_uni))))
		(_sig(_int \DIVIDER[8]_i_5_n_0\ -1 0 325(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 326(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER_reg 1 0 326(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_0\ -1 0 327(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_1\ -1 0 328(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_2\ -1 0 329(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_3\ -1 0 330(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_4\ -1 0 331(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_5\ -1 0 332(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_6\ -1 0 333(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[0]_i_1_n_7\ -1 0 334(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_0\ -1 0 335(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_1\ -1 0 336(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_2\ -1 0 337(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_3\ -1 0 338(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_4\ -1 0 339(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_5\ -1 0 340(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_6\ -1 0 341(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[12]_i_1_n_7\ -1 0 342(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_0\ -1 0 343(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_1\ -1 0 344(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_2\ -1 0 345(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_3\ -1 0 346(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_4\ -1 0 347(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_5\ -1 0 348(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_6\ -1 0 349(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[16]_i_1_n_7\ -1 0 350(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_0\ -1 0 351(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_1\ -1 0 352(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_2\ -1 0 353(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_3\ -1 0 354(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_4\ -1 0 355(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_5\ -1 0 356(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_6\ -1 0 357(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[20]_i_1_n_7\ -1 0 358(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_1\ -1 0 359(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_2\ -1 0 360(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_3\ -1 0 361(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_4\ -1 0 362(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_5\ -1 0 363(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_6\ -1 0 364(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[24]_i_1_n_7\ -1 0 365(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_0\ -1 0 366(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_1\ -1 0 367(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_2\ -1 0 368(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_3\ -1 0 369(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_4\ -1 0 370(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_5\ -1 0 371(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_6\ -1 0 372(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[4]_i_1_n_7\ -1 0 373(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_0\ -1 0 374(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_1\ -1 0 375(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_2\ -1 0 376(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_3\ -1 0 377(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_4\ -1 0 378(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_5\ -1 0 379(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_6\ -1 0 380(_arch(_uni))))
		(_sig(_int \DIVIDER_reg[8]_i_1_n_7\ -1 0 381(_arch(_uni))))
		(_sig(_int \^eqop__26\ -1 0 382(_arch(_uni))))
		(_sig(_int \i__i_3_n_0\ -1 0 383(_arch(_uni))))
		(_sig(_int \i__i_4_n_0\ -1 0 384(_arch(_uni))))
		(_sig(_int \i__i_5_n_0\ -1 0 385(_arch(_uni))))
		(_sig(_int \i__i_6_n_0\ -1 0 386(_arch(_uni))))
		(_sig(_int \i__i_7_n_0\ -1 0 387(_arch(_uni))))
		(_sig(_int \i__i_8_n_0\ -1 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~to~3}~13 0 389(_array -1((_to i 3 i 3)))))
		(_sig(_int \NLW_DIVIDER_reg[24]_i_1_CO_UNCONNECTED\ 2 0 389(_arch(_uni))))
		(_prcs
			(line__391(_arch 0 0 391(_assignment(_alias((\eqOp__26\)(\^eqop__26\)))(_simpleassign BUF)(_trgt(0))(_sens(90)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1536(2 ~STD_LOGIC_VECTOR{3~downto~0}~1536)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 2 -1)
)
V 000050 55 31761         1579783460804 STRUCTURE
(_unit VHDL(tutorvhdl 0 1101(structure 0 1117))
	(_version vde)
	(_time 1579783460805 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code 767620767520266020732178602c2f7072702571727173)
	(_coverage d)
	(_ent
		(_time 1579783460675)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_type(_int ~BIT_VECTOR~152953 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 6 1 52965(_ent(_string \"00000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_type(_int ~BIT_VECTOR~152950 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 6 1 52965(_ent(_string \"0000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~152962 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 6 1 52965(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
				(_port(_int I4 -2 1 52965(_ent (_in))))
				(_port(_int I5 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 52965(_ent((i 0)))))
				(_port(_int Q -2 1 52965(_ent (_out(_code 1)))))
				(_port(_int C -2 1 52965(_ent (_in))))
				(_port(_int CE -2 1 52965(_ent (_in))))
				(_port(_int CLR -2 1 52965(_ent (_in))))
				(_port(_int D -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_type(_int ~BIT_VECTOR~152956 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 6 1 52965(_ent(_string \"0000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~152959 1 52965(_array -3((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 6 1 52965(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -2 1 52965(_ent (_out))))
				(_port(_int I0 -2 1 52965(_ent (_in))))
				(_port(_int I1 -2 1 52965(_ent (_in))))
				(_port(_int I2 -2 1 52965(_ent (_in))))
				(_port(_int I3 -2 1 52965(_ent (_in))))
				(_port(_int I4 -2 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.CARRY4
			(_object
				(_port(_int CO -4 1 52965(_ent (_out))))
				(_port(_int O -4 1 52965(_ent (_out))))
				(_port(_int CI -2 1 52965(_ent (_in))))
				(_port(_int CYINIT -2 1 52965(_ent (_in))))
				(_port(_int DI -4 1 52965(_ent (_in))))
				(_port(_int S -4 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 52965(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 52965(_ent((i 0)))))
				(_port(_int Q -2 1 52965(_ent (_out(_code 2)))))
				(_port(_int C -2 1 52965(_ent (_in))))
				(_port(_int CE -2 1 52965(_ent (_in))))
				(_port(_int D -2 1 52965(_ent (_in))))
				(_port(_int R -2 1 52965(_ent (_in))))
			)
		)
	)
	(_inst \/i_\ 0 1188(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"00010101"\))
		)
		(_port
			((O)(\/i__n_0\))
			((I0)(\^out\(0)))
			((I1)(\^out\(2)))
			((I2)(\^out\(1)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"00010101"\))
			)
		)
	)
	(_inst \FSM_sequential_States[0]_i_1\ 0 1198(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\FSM_sequential_States[0]_i_1_n_0\))
			((I0)(\^out\(0)))
			((I1)(\^out\(2)))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_inst \FSM_sequential_States[2]_i_1\ 0 1207(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"0000000000000000000000000000000011111111010101000000000001010100"\))
		)
		(_port
			((O)(\FSM_sequential_States[2]_i_1_n_0\))
			((I0)(\^out\(1)))
			((I1)(\DELAY_reg[0]\))
			((I2)(NET651103))
			((I3)(\^out\(0)))
			((I4)(NET651231))
			((I5)(\^out\(2)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"0000000000000000000000000000000011111111010101000000000001010100"\))
			)
		)
	)
	(_inst \FSM_sequential_States[2]_i_2\ 0 1220(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(\FSM_sequential_States[2]_i_2_n_0\))
			((I0)(\^out\(1)))
			((I1)(\^out\(2)))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_inst \FSM_sequential_States_reg[0]\ 0 1229(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(\^out\(0)))
			((C)(CLK))
			((CE)(\FSM_sequential_States[2]_i_1_n_0\))
			((CLR)(AR(0)))
			((D)(\FSM_sequential_States[0]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \FSM_sequential_States_reg[1]\ 0 1237(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(\^out\(1)))
			((C)(CLK))
			((CE)(\FSM_sequential_States[2]_i_1_n_0\))
			((CLR)(AR(0)))
			((D)(\__3/i__n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \FSM_sequential_States_reg[2]\ 0 1245(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(\^out\(2)))
			((C)(CLK))
			((CE)(\FSM_sequential_States[2]_i_1_n_0\))
			((CLR)(AR(0)))
			((D)(\FSM_sequential_States[2]_i_2_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED[0]_i_1\ 0 1253(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[0]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[3]_i_2_n_7\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[1]_i_1\ 0 1264(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[1]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[3]_i_2_n_6\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[2]_i_1\ 0 1275(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[2]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[3]_i_2_n_5\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[3]_i_1\ 0 1286(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[3]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[3]_i_2_n_4\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[3]_i_10\ 0 1297(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11111101111111111111110111011101"\))
		)
		(_port
			((O)(\LED[3]_i_10_n_0\))
			((I0)(dataA(2)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[2]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11111101111111111111110111011101"\))
			)
		)
	)
	(_inst \LED[3]_i_11\ 0 1309(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11111101111111111111110111011101"\))
		)
		(_port
			((O)(\LED[3]_i_11_n_0\))
			((I0)(dataA(1)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[1]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11111101111111111111110111011101"\))
			)
		)
	)
	(_inst \LED[3]_i_3\ 0 1321(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[3]_i_3_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[2]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(2)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[3]_i_4\ 0 1333(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[3]_i_4_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[1]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[3]_i_5\ 0 1345(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000010000000000010001100110011"\))
		)
		(_port
			((O)(\LED[3]_i_5_n_0\))
			((I0)(dataA(0)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[0]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000010000000000010001100110011"\))
			)
		)
	)
	(_inst \LED[3]_i_6\ 0 1357(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
		)
		(_port
			((O)(\LED[3]_i_6_n_0\))
			((I0)(\LED[3]_i_10_n_0\))
			((I1)(dataA(3)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[3]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
			)
		)
	)
	(_inst \LED[3]_i_7\ 0 1370(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
		)
		(_port
			((O)(\LED[3]_i_7_n_0\))
			((I0)(\LED[3]_i_11_n_0\))
			((I1)(dataA(2)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[2]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
			)
		)
	)
	(_inst \LED[3]_i_8\ 0 1383(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"0110011001100110011001100110011001100110011010011001100101101001"\))
		)
		(_port
			((O)(\LED[3]_i_8_n_0\))
			((I0)(\LED[3]_i_5_n_0\))
			((I1)(dataA(1)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[1]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"0110011001100110011001100110011001100110011010011001100101101001"\))
			)
		)
	)
	(_inst \LED[3]_i_9\ 0 1396(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10101010101010101001101001101010"\))
		)
		(_port
			((O)(\LED[3]_i_9_n_0\))
			((I0)(dataA(0)))
			((I1)(\^out\(1)))
			((I2)(\dataB_reg_n_0_[0]\))
			((I3)(\^out\(2)))
			((I4)(\^out\(0)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10101010101010101001101001101010"\))
			)
		)
	)
	(_inst \LED[4]_i_1\ 0 1408(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[4]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[7]_i_2_n_7\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[5]_i_1\ 0 1419(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[5]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[7]_i_2_n_6\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[6]_i_1\ 0 1430(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[6]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[7]_i_2_n_5\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[7]_i_1\ 0 1441(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000001100000"\))
		)
		(_port
			((O)(\LED[7]_i_1_n_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(1)))
			((I2)(\LED_reg[7]_i_2_n_4\))
			((I3)(\^out\(0)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000001100000"\))
			)
		)
	)
	(_inst \LED[7]_i_10\ 0 1452(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11101111111010100001000000010101"\))
		)
		(_port
			((O)(\LED[7]_i_10_n_0\))
			((I0)(\^out\(0)))
			((I1)(\^out\(2)))
			((I2)(\dataB_reg_n_0_[7]\))
			((I3)(\^out\(1)))
			((I4)(dataA(7)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11101111111010100001000000010101"\))
			)
		)
	)
	(_inst \LED[7]_i_11\ 0 1464(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11111101111111111111110111011101"\))
		)
		(_port
			((O)(\LED[7]_i_11_n_0\))
			((I0)(dataA(5)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[5]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11111101111111111111110111011101"\))
			)
		)
	)
	(_inst \LED[7]_i_12\ 0 1476(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11111101111111111111110111011101"\))
		)
		(_port
			((O)(\LED[7]_i_12_n_0\))
			((I0)(dataA(4)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[4]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11111101111111111111110111011101"\))
			)
		)
	)
	(_inst \LED[7]_i_13\ 0 1488(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"11111101111111111111110111011101"\))
		)
		(_port
			((O)(\LED[7]_i_13_n_0\))
			((I0)(dataA(3)))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\dataB_reg_n_0_[3]\))
			((I4)(\^out\(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"11111101111111111111110111011101"\))
			)
		)
	)
	(_inst \LED[7]_i_3\ 0 1500(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[7]_i_3_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[5]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(5)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[7]_i_4\ 0 1512(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[7]_i_4_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[4]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(4)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[7]_i_5\ 0 1524(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"00000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[7]_i_5_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[3]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(3)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"00000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[7]_i_6\ 0 1536(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1111111111100010111111111111111100000000000111010000000000000000"\))
		)
		(_port
			((O)(\LED[7]_i_6_n_0\))
			((I0)(\^out\(1)))
			((I1)(\dataB_reg_n_0_[6]\))
			((I2)(\^out\(2)))
			((I3)(\^out\(0)))
			((I4)(dataA(6)))
			((I5)(\LED[7]_i_10_n_0\))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1111111111100010111111111111111100000000000111010000000000000000"\))
			)
		)
	)
	(_inst \LED[7]_i_7\ 0 1549(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
		)
		(_port
			((O)(\LED[7]_i_7_n_0\))
			((I0)(\LED[7]_i_11_n_0\))
			((I1)(dataA(6)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[6]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
			)
		)
	)
	(_inst \LED[7]_i_8\ 0 1562(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
		)
		(_port
			((O)(\LED[7]_i_8_n_0\))
			((I0)(\LED[7]_i_12_n_0\))
			((I1)(dataA(5)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[5]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
			)
		)
	)
	(_inst \LED[7]_i_9\ 0 1575(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
		)
		(_port
			((O)(\LED[7]_i_9_n_0\))
			((I0)(\LED[7]_i_13_n_0\))
			((I1)(dataA(4)))
			((I2)(\^out\(1)))
			((I3)(\dataB_reg_n_0_[4]\))
			((I4)(\^out\(2)))
			((I5)(\^out\(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1001100110011001100110011001100110011001100101100110011010010110"\))
			)
		)
	)
	(_inst \LED_reg[0]\ 0 1588(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(0)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[0]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[1]\ 0 1596(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(1)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[1]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[2]\ 0 1604(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(2)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[2]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[3]\ 0 1612(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(3)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[3]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[3]_i_2\ 0 1620(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\LED_reg[3]_i_2_n_0\))
			((CO(2))(\LED_reg[3]_i_2_n_1\))
			((CO(1))(\LED_reg[3]_i_2_n_2\))
			((CO(0))(\LED_reg[3]_i_2_n_3\))
			((O(3))(\LED_reg[3]_i_2_n_4\))
			((O(2))(\LED_reg[3]_i_2_n_5\))
			((O(1))(\LED_reg[3]_i_2_n_6\))
			((O(0))(\LED_reg[3]_i_2_n_7\))
			((CI)((i 2)))
			((CYINIT)((i 2)))
			((DI(3))(\LED[3]_i_3_n_0\))
			((DI(2))(\LED[3]_i_4_n_0\))
			((DI(1))(\LED[3]_i_5_n_0\))
			((DI(0))((i 2)))
			((S(3))(\LED[3]_i_6_n_0\))
			((S(2))(\LED[3]_i_7_n_0\))
			((S(1))(\LED[3]_i_8_n_0\))
			((S(0))(\LED[3]_i_9_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \LED_reg[4]\ 0 1641(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(4)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[4]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[5]\ 0 1649(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(5)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[5]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[6]\ 0 1657(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(6)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[6]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[7]\ 0 1665(_comp .unisim.VCOMPONENTS.FDCE)
		(_port
			((Q)(Q(7)))
			((C)(CLK))
			((CE)(\/i__n_0\))
			((CLR)(AR(0)))
			((D)(\LED[7]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
		)
	)
	(_inst \LED_reg[7]_i_2\ 0 1673(_comp .unisim.VCOMPONENTS.CARRY4)
		(_port
			((CO(3))(\NLW_LED_reg[7]_i_2_CO_UNCONNECTED\(3)))
			((CO(2))(\LED_reg[7]_i_2_n_1\))
			((CO(1))(\LED_reg[7]_i_2_n_2\))
			((CO(0))(\LED_reg[7]_i_2_n_3\))
			((O(3))(\LED_reg[7]_i_2_n_4\))
			((O(2))(\LED_reg[7]_i_2_n_5\))
			((O(1))(\LED_reg[7]_i_2_n_6\))
			((O(0))(\LED_reg[7]_i_2_n_7\))
			((CI)(\LED_reg[3]_i_2_n_0\))
			((CYINIT)((i 2)))
			((DI(3))((i 2)))
			((DI(2))(\LED[7]_i_3_n_0\))
			((DI(1))(\LED[7]_i_4_n_0\))
			((DI(0))(\LED[7]_i_5_n_0\))
			((S(3))(\LED[7]_i_6_n_0\))
			((S(2))(\LED[7]_i_7_n_0\))
			((S(1))(\LED[7]_i_8_n_0\))
			((S(0))(\LED[7]_i_9_n_0\))
		)
		(_use(_ent unisim CARRY4)
			(_port
				((CO)(CO))
				((O)(O))
				((CI)(CI))
				((CYINIT)(CYINIT))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst \__0/i_\ 0 1694(_comp .unisim.VCOMPONENTS.LUT2)
		(_gen
			((INIT)(_string \"1110"\))
		)
		(_port
			((O)(\dataA_reg[7]_0\))
			((I0)(\^out\(2)))
			((I1)(\^out\(0)))
		)
		(_use(_ent unisim LUT2)
			(_gen
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_inst \__3/i_\ 0 1703(_comp .unisim.VCOMPONENTS.LUT4)
		(_gen
			((INIT)(_string \"0000000000001101"\))
		)
		(_port
			((O)(\__3/i__n_0\))
			((I0)(NET651103))
			((I1)(\^out\(0)))
			((I2)(\^out\(2)))
			((I3)(\^out\(1)))
		)
		(_use(_ent unisim LUT4)
			(_gen
				((INIT)(_string \"0000000000001101"\))
			)
		)
	)
	(_inst \dataA_reg[0]\ 0 1714(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(0)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(0)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[1]\ 0 1722(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(1)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(1)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[2]\ 0 1730(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(2)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(2)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[3]\ 0 1738(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(3)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(3)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[4]\ 0 1746(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(4)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(4)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[5]\ 0 1754(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(5)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(5)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[6]\ 0 1762(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(6)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(6)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataA_reg[7]\ 0 1770(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(dataA(7)))
			((C)(CLK))
			((CE)(E(0)))
			((D)(D(7)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[0]\ 0 1778(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[0]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(0)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[1]\ 0 1786(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[1]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(1)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[2]\ 0 1794(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[2]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(2)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[3]\ 0 1802(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[3]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(3)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[4]\ 0 1810(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[4]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(4)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[5]\ 0 1818(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[5]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(5)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[6]\ 0 1826(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[6]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(6)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_inst \dataB_reg[7]\ 0 1834(_comp .unisim.VCOMPONENTS.FDRE)
		(_port
			((Q)(\dataB_reg_n_0_[7]\))
			((C)(CLK))
			((CE)(\FSM_sequential_States_reg[2]_0\(0)))
			((D)(D(7)))
			((R)((i 2)))
		)
		(_use(_ent unisim FDRE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1103(_array -1((_dto i 2 i 0)))))
		(_port(_int \out\ 0 0 1103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1104(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 1 0 1104(_ent(_out))))
		(_port(_int \dataA_reg[7]_0\ -1 0 1105(_ent(_out))))
		(_port(_int \DELAY_reg[0]\ -1 0 1106(_ent(_in))))
		(_port(_int NET651103 -1 0 1107(_ent(_in))))
		(_port(_int NET651231 -1 0 1108(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~0}~12 0 1109(_array -1((_to i 0 i 0)))))
		(_port(_int E 2 0 1109(_ent(_in))))
		(_port(_int D 1 0 1110(_ent(_in))))
		(_port(_int CLK -1 0 1111(_ent(_in))))
		(_port(_int \FSM_sequential_States_reg[2]_0\ 2 0 1112(_ent(_in))))
		(_port(_int AR 2 0 1113(_ent(_in))))
		(_sig(_int \/i__n_0\ -1 0 1118(_arch(_uni))))
		(_sig(_int \FSM_sequential_States[0]_i_1_n_0\ -1 0 1119(_arch(_uni))))
		(_sig(_int \FSM_sequential_States[2]_i_1_n_0\ -1 0 1120(_arch(_uni))))
		(_sig(_int \FSM_sequential_States[2]_i_2_n_0\ -1 0 1121(_arch(_uni))))
		(_sig(_int \LED[0]_i_1_n_0\ -1 0 1122(_arch(_uni))))
		(_sig(_int \LED[1]_i_1_n_0\ -1 0 1123(_arch(_uni))))
		(_sig(_int \LED[2]_i_1_n_0\ -1 0 1124(_arch(_uni))))
		(_sig(_int \LED[3]_i_10_n_0\ -1 0 1125(_arch(_uni))))
		(_sig(_int \LED[3]_i_11_n_0\ -1 0 1126(_arch(_uni))))
		(_sig(_int \LED[3]_i_1_n_0\ -1 0 1127(_arch(_uni))))
		(_sig(_int \LED[3]_i_3_n_0\ -1 0 1128(_arch(_uni))))
		(_sig(_int \LED[3]_i_4_n_0\ -1 0 1129(_arch(_uni))))
		(_sig(_int \LED[3]_i_5_n_0\ -1 0 1130(_arch(_uni))))
		(_sig(_int \LED[3]_i_6_n_0\ -1 0 1131(_arch(_uni))))
		(_sig(_int \LED[3]_i_7_n_0\ -1 0 1132(_arch(_uni))))
		(_sig(_int \LED[3]_i_8_n_0\ -1 0 1133(_arch(_uni))))
		(_sig(_int \LED[3]_i_9_n_0\ -1 0 1134(_arch(_uni))))
		(_sig(_int \LED[4]_i_1_n_0\ -1 0 1135(_arch(_uni))))
		(_sig(_int \LED[5]_i_1_n_0\ -1 0 1136(_arch(_uni))))
		(_sig(_int \LED[6]_i_1_n_0\ -1 0 1137(_arch(_uni))))
		(_sig(_int \LED[7]_i_10_n_0\ -1 0 1138(_arch(_uni))))
		(_sig(_int \LED[7]_i_11_n_0\ -1 0 1139(_arch(_uni))))
		(_sig(_int \LED[7]_i_12_n_0\ -1 0 1140(_arch(_uni))))
		(_sig(_int \LED[7]_i_13_n_0\ -1 0 1141(_arch(_uni))))
		(_sig(_int \LED[7]_i_1_n_0\ -1 0 1142(_arch(_uni))))
		(_sig(_int \LED[7]_i_3_n_0\ -1 0 1143(_arch(_uni))))
		(_sig(_int \LED[7]_i_4_n_0\ -1 0 1144(_arch(_uni))))
		(_sig(_int \LED[7]_i_5_n_0\ -1 0 1145(_arch(_uni))))
		(_sig(_int \LED[7]_i_6_n_0\ -1 0 1146(_arch(_uni))))
		(_sig(_int \LED[7]_i_7_n_0\ -1 0 1147(_arch(_uni))))
		(_sig(_int \LED[7]_i_8_n_0\ -1 0 1148(_arch(_uni))))
		(_sig(_int \LED[7]_i_9_n_0\ -1 0 1149(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_0\ -1 0 1150(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_1\ -1 0 1151(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_2\ -1 0 1152(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_3\ -1 0 1153(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_4\ -1 0 1154(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_5\ -1 0 1155(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_6\ -1 0 1156(_arch(_uni))))
		(_sig(_int \LED_reg[3]_i_2_n_7\ -1 0 1157(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_1\ -1 0 1158(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_2\ -1 0 1159(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_3\ -1 0 1160(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_4\ -1 0 1161(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_5\ -1 0 1162(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_6\ -1 0 1163(_arch(_uni))))
		(_sig(_int \LED_reg[7]_i_2_n_7\ -1 0 1164(_arch(_uni))))
		(_sig(_int \__3/i__n_0\ -1 0 1165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1166(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 3 0 1166(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[0]\ -1 0 1167(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[1]\ -1 0 1168(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[2]\ -1 0 1169(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[3]\ -1 0 1170(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[4]\ -1 0 1171(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[5]\ -1 0 1172(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[6]\ -1 0 1173(_arch(_uni))))
		(_sig(_int \dataB_reg_n_0_[7]\ -1 0 1174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 1175(_array -1((_dto i 2 i 0)))))
		(_sig(_int \^out\ 4 0 1175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~to~3}~13 0 1178(_array -1((_to i 3 i 3)))))
		(_sig(_int \NLW_LED_reg[7]_i_2_CO_UNCONNECTED\ 5 0 1178(_arch(_uni))))
		(_prcs
			(line__1187(_arch 0 0 1187(_assignment(_alias((\out\(d_2_0))(\^out\(d_2_0))))(_trgt(0(d_2_0)))(_sens(68(d_2_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1536(2 ~STD_LOGIC_VECTOR{3~downto~0}~1536)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 3 -1)
)
V 000050 55 9293          1579783460853 STRUCTURE
(_unit VHDL(top 0 1847(structure 0 1863))
	(_version vde)
	(_time 1579783460854 2020.01.23 13:44:20)
	(_source(\./../synthesis/Top.vhd\(\C:/Aldec/Active-HDL-10.5/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code a4a4f2f3f6f2f0b3f5a5e2fff5a3a0a2f2a3a4a3a0)
	(_coverage d)
	(_ent
		(_time 1579783460816)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_type(_int ~STRING~152595 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 52965(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~152596 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int IBUF_DELAY_VALUE 3 1 52965(_ent(_string \"0"\))))
				(_gen(_int IBUF_LOW_PWR -2 1 52965(_ent((i 1)))))
				(_type(_int ~STRING~152597 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int IFD_DELAY_VALUE 4 1 52965(_ent(_string \"AUTO"\))))
				(_type(_int ~STRING~152598 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 5 1 52965(_ent(_string \"DEFAULT"\))))
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I -3 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I -3 1 52965(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.OBUF
			(_object
				(_type(_int ~STRING~153728 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 52965(_ent(_string \"DONT_CARE"\))))
				(_gen(_int DRIVE -4 1 52965(_ent((i 12)))))
				(_type(_int ~STRING~153729 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 3 1 52965(_ent(_string \"DEFAULT"\))))
				(_type(_int ~STRING~153730 1 52965(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int SLEW 4 1 52965(_ent(_string \"SLOW"\))))
				(_port(_int O -3 1 52965(_ent (_out))))
				(_port(_int I -3 1 52965(_ent (_in))))
			)
		)
	)
	(_inst CE_IBUF_inst 0 1887(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CE_IBUF))
			((I)(CE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CHECK_IBUF_inst 0 1892(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CHECK_IBUF))
			((I)(CHECK))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLK_IBUF_BUFG_inst 0 1897(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK_IBUF_BUFG))
			((I)(CLK_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst CLK_IBUF_inst 0 1902(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLK_IBUF))
			((I)(CLK))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLR_IBUF_inst 0 1907(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLR_IBUF))
			((I)(CLR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \LED_OBUF[0]_inst\ 0 1912(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(0)))
			((I)(LED_OBUF(0)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[1]_inst\ 0 1917(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(1)))
			((I)(LED_OBUF(1)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[2]_inst\ 0 1922(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(2)))
			((I)(LED_OBUF(2)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[3]_inst\ 0 1927(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(3)))
			((I)(LED_OBUF(3)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[4]_inst\ 0 1932(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(4)))
			((I)(LED_OBUF(4)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[5]_inst\ 0 1937(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(5)))
			((I)(LED_OBUF(5)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[6]_inst\ 0 1942(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(6)))
			((I)(LED_OBUF(6)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst \LED_OBUF[7]_inst\ 0 1947(_comp .unisim.VCOMPONENTS.OBUF)
		(_port
			((O)(LED(7)))
			((I)(LED_OBUF(7)))
		)
		(_use(_ent unisim OBUF)
		)
	)
	(_inst MINUS_IBUF_inst 0 1952(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(MINUS_IBUF))
			((I)(MINUS))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst PLUS_IBUF_inst 0 1957(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(PLUS_IBUF))
			((I)(PLUS))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst Reset_IBUF_inst 0 1962(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(Reset_IBUF))
			((I)(Reset))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[0]_inst\ 0 1967(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(0)))
			((I)(SW(0)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[1]_inst\ 0 1972(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(1)))
			((I)(SW(1)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[2]_inst\ 0 1977(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(2)))
			((I)(SW(2)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[3]_inst\ 0 1982(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(3)))
			((I)(SW(3)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[4]_inst\ 0 1987(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(4)))
			((I)(SW(4)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[5]_inst\ 0 1992(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(5)))
			((I)(SW(5)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[6]_inst\ 0 1997(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(6)))
			((I)(SW(6)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \SW_IBUF[7]_inst\ 0 2002(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SW_IBUF(7)))
			((I)(SW(7)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst U1 0 2007(_ent . TutorVHDL)
		(_port
			((\out\(2))(U1_n_0))
			((\out\(1))(U1_n_1))
			((\out\(0))(U1_n_2))
			((Q)(LED_OBUF(d_7_0)))
			((\dataA_reg[7]_0\)(U1_n_11))
			((\DELAY_reg[0]\)(U5_n_0))
			((NET651103)(NET651103))
			((NET651231)(NET651231))
			((E(0))(dataA0))
			((D)(SW_IBUF(d_7_0)))
			((CLK)(CLK_IBUF_BUFG))
			((\FSM_sequential_States_reg[2]_0\(0))(dataB0))
			((AR(0))(NET458))
		)
	)
	(_inst U2 0 2023(_ent . Debouncer)
		(_port
			((NET651231)(NET651231))
			((CE_IBUF)(CE_IBUF))
			((\eqOp__26\)(\eqOp__26\))
			((CEI)(CEI))
			((CLK)(CLK_IBUF_BUFG))
			((AR(0))(Reset_IBUF))
			((D(0))(CHECK_IBUF))
		)
	)
	(_inst U3 0 2033(_ent . Prescaler)
		(_port
			((\eqOp__26\)(\eqOp__26\))
			((CEI)(CEI))
			((CE_IBUF)(CE_IBUF))
			((CLK)(CLK_IBUF_BUFG))
			((AR(0))(Reset_IBUF))
		)
	)
	(_inst U4 0 2041(_ent . Debouncer_0)
		(_port
			((E(0))(dataA0))
			((\dataB_reg[7]\(0))(dataB0))
			((AR(0))(NET458))
			((\FSM_sequential_States_reg[2]\)(U1_n_11))
			((\out\(2))(U1_n_0))
			((\out\(1))(U1_n_1))
			((\out\(0))(U1_n_2))
			((CEI)(CEI))
			((CLK)(CLK_IBUF_BUFG))
			((D(0))(CLR_IBUF))
		)
	)
	(_inst U5 0 2054(_ent . Debouncer_1)
		(_port
			((\FSM_sequential_States_reg[2]\)(U5_n_0))
			((CE_IBUF)(CE_IBUF))
			((\eqOp__26\)(\eqOp__26\))
			((E(0))(CEI))
			((CLK)(CLK_IBUF_BUFG))
			((AR(0))(Reset_IBUF))
			((D(0))(MINUS_IBUF))
		)
	)
	(_inst U6 0 2064(_ent . Debouncer_2)
		(_port
			((NET651103)(NET651103))
			((CE_IBUF)(CE_IBUF))
			((\eqOp__26\)(\eqOp__26\))
			((CEI)(CEI))
			((CLK)(CLK_IBUF_BUFG))
			((AR(0))(Reset_IBUF))
			((D(0))(PLUS_IBUF))
		)
	)
	(_object
		(_port(_int CE -1 0 1849(_ent(_in))))
		(_port(_int CHECK -1 0 1850(_ent(_in))))
		(_port(_int CLK -1 0 1851(_ent(_in))))
		(_port(_int CLR -1 0 1852(_ent(_in))))
		(_port(_int MINUS -1 0 1853(_ent(_in))))
		(_port(_int PLUS -1 0 1854(_ent(_in))))
		(_port(_int Reset -1 0 1855(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1856(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 1856(_ent(_in))))
		(_port(_int LED 0 0 1857(_ent(_out))))
		(_sig(_int CEI -1 0 1864(_arch(_uni))))
		(_sig(_int CE_IBUF -1 0 1865(_arch(_uni))))
		(_sig(_int CHECK_IBUF -1 0 1866(_arch(_uni))))
		(_sig(_int CLK_IBUF -1 0 1867(_arch(_uni))))
		(_sig(_int CLK_IBUF_BUFG -1 0 1868(_arch(_uni))))
		(_sig(_int CLR_IBUF -1 0 1869(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1870(_array -1((_dto i 7 i 0)))))
		(_sig(_int LED_OBUF 1 0 1870(_arch(_uni))))
		(_sig(_int MINUS_IBUF -1 0 1871(_arch(_uni))))
		(_sig(_int NET458 -1 0 1872(_arch(_uni))))
		(_sig(_int NET651103 -1 0 1873(_arch(_uni))))
		(_sig(_int NET651231 -1 0 1874(_arch(_uni))))
		(_sig(_int PLUS_IBUF -1 0 1875(_arch(_uni))))
		(_sig(_int Reset_IBUF -1 0 1876(_arch(_uni))))
		(_sig(_int SW_IBUF 1 0 1877(_arch(_uni))))
		(_sig(_int U1_n_0 -1 0 1878(_arch(_uni))))
		(_sig(_int U1_n_1 -1 0 1879(_arch(_uni))))
		(_sig(_int U1_n_11 -1 0 1880(_arch(_uni))))
		(_sig(_int U1_n_2 -1 0 1881(_arch(_uni))))
		(_sig(_int U5_n_0 -1 0 1882(_arch(_uni))))
		(_sig(_int dataA0 -1 0 1883(_arch(_uni))))
		(_sig(_int dataB0 -1 0 1884(_arch(_uni))))
		(_sig(_int \eqOp__26\ -1 0 1885(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
)
