<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Thu Apr 02 22:22:27 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 80.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.809ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.516ns  (63.9% logic, 36.1% route), 35 logic levels.

 Constraint Details:

     13.516ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.809ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.173,R16C34B.F1,R18C32A.D0,n13997:CTOF_DEL, 0.495,R18C32A.D0,R18C32A.F0,SLICE_2428:ROUTE, 1.476,R18C32A.F0,R19C33C.C0,n2516:C0TOFCO_DEL, 1.023,R19C33C.C0,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.173<A href="#@net:n13997:R16C34B.F1:R18C32A.D0:1.173">     R16C34B.F1 to R18C32A.D0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32A.D0 to     R18C32A.F0 <A href="#@comp:SLICE_2428">SLICE_2428</A>
ROUTE         1     1.476<A href="#@net:n2516:R18C32A.F0:R19C33C.C0:1.476">     R18C32A.F0 to R19C33C.C0    </A> <A href="#@net:n2516">n2516</A>
C0TOFCO_DE  ---     1.023     R19C33C.C0 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.516   (63.9% logic, 36.1% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.770ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.477ns  (63.1% logic, 36.9% route), 35 logic levels.

 Constraint Details:

     13.477ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.770ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.551,R16C34B.F1,R18C32C.B0,n13997:CTOF_DEL, 0.495,R18C32C.B0,R18C32C.F0,SLICE_2432:ROUTE, 1.193,R18C32C.F0,R19C33C.C1,n2515:C1TOFCO_DEL, 0.889,R19C33C.C1,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.551<A href="#@net:n13997:R16C34B.F1:R18C32C.B0:1.551">     R16C34B.F1 to R18C32C.B0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32C.B0 to     R18C32C.F0 <A href="#@comp:SLICE_2432">SLICE_2432</A>
ROUTE         1     1.193<A href="#@net:n2515:R18C32C.F0:R19C33C.C1:1.193">     R18C32C.F0 to R19C33C.C1    </A> <A href="#@net:n2515">n2515</A>
C1TOFCO_DE  ---     0.889     R19C33C.C1 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.477   (63.1% logic, 36.9% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.765ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.472ns  (64.1% logic, 35.9% route), 35 logic levels.

 Constraint Details:

     13.472ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.765ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q1,uart_rx1/SLICE_2290:ROUTE, 0.992,R15C34A.Q1,R17C34B.D0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R17C34B.D0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.173,R16C34B.F1,R18C32A.D0,n13997:CTOF_DEL, 0.495,R18C32A.D0,R18C32A.F0,SLICE_2428:ROUTE, 1.476,R18C32A.F0,R19C33C.C0,n2516:C0TOFCO_DEL, 1.023,R19C33C.C0,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q1 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         8     0.992<A href="#@net:o_Rx_Byte_c_6:R15C34A.Q1:R17C34B.D0:0.992">     R15C34A.Q1 to R17C34B.D0    </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495     R17C34B.D0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.173<A href="#@net:n13997:R16C34B.F1:R18C32A.D0:1.173">     R16C34B.F1 to R18C32A.D0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32A.D0 to     R18C32A.F0 <A href="#@comp:SLICE_2428">SLICE_2428</A>
ROUTE         1     1.476<A href="#@net:n2516:R18C32A.F0:R19C33C.C0:1.476">     R18C32A.F0 to R19C33C.C0    </A> <A href="#@net:n2516">n2516</A>
C0TOFCO_DE  ---     1.023     R19C33C.C0 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.472   (64.1% logic, 35.9% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.753ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.460ns  (64.4% logic, 35.6% route), 36 logic levels.

 Constraint Details:

     13.460ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.753ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.372,R16C34B.F1,R18C31B.C0,n13997:CTOF_DEL, 0.495,R18C31B.C0,R18C31B.F0,SLICE_2438:ROUTE, 1.193,R18C31B.F0,R19C33B.C1,n2517:C1TOFCO_DEL, 0.889,R19C33B.C1,R19C33B.FCO,SLICE_67:ROUTE, 0.000,R19C33B.FCO,R19C33C.FCI,n12430:FCITOFCO_DEL, 0.162,R19C33C.FCI,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.372<A href="#@net:n13997:R16C34B.F1:R18C31B.C0:1.372">     R16C34B.F1 to R18C31B.C0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C31B.C0 to     R18C31B.F0 <A href="#@comp:SLICE_2438">SLICE_2438</A>
ROUTE         1     1.193<A href="#@net:n2517:R18C31B.F0:R19C33B.C1:1.193">     R18C31B.F0 to R19C33B.C1    </A> <A href="#@net:n2517">n2517</A>
C1TOFCO_DE  ---     0.889     R19C33B.C1 to    R19C33B.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n12430:R19C33B.FCO:R19C33C.FCI:0.000">    R19C33B.FCO to R19C33C.FCI   </A> <A href="#@net:n12430">n12430</A>
FCITOFCO_D  ---     0.162    R19C33C.FCI to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.460   (64.4% logic, 35.6% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.751ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.458ns  (63.7% logic, 36.3% route), 35 logic levels.

 Constraint Details:

     13.458ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.751ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.173,R16C34B.F1,R18C32A.D0,n13997:CTOF_DEL, 0.495,R18C32A.D0,R18C32A.F0,SLICE_2428:ROUTE, 1.476,R18C32A.F0,R19C33C.C0,n2516:C0TOFCO_DEL, 1.023,R19C33C.C0,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF0_DEL, 0.585,R19C40D.FCI,R19C40D.F0,SLICE_37:ROUTE, 0.000,R19C40D.F0,R19C40D.DI0,n3116">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.173<A href="#@net:n13997:R16C34B.F1:R18C32A.D0:1.173">     R16C34B.F1 to R18C32A.D0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32A.D0 to     R18C32A.F0 <A href="#@comp:SLICE_2428">SLICE_2428</A>
ROUTE         1     1.476<A href="#@net:n2516:R18C32A.F0:R19C33C.C0:1.476">     R18C32A.F0 to R19C33C.C0    </A> <A href="#@net:n2516">n2516</A>
C0TOFCO_DE  ---     1.023     R19C33C.C0 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF0_DE  ---     0.585    R19C40D.FCI to     R19C40D.F0 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3116:R19C40D.F0:R19C40D.DI0:0.000">     R19C40D.F0 to R19C40D.DI0   </A> <A href="#@net:n3116">n3116</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.458   (63.7% logic, 36.3% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.726ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.433ns  (63.3% logic, 36.7% route), 35 logic levels.

 Constraint Details:

     13.433ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.726ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q1,uart_rx1/SLICE_2290:ROUTE, 0.992,R15C34A.Q1,R17C34B.D0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R17C34B.D0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.551,R16C34B.F1,R18C32C.B0,n13997:CTOF_DEL, 0.495,R18C32C.B0,R18C32C.F0,SLICE_2432:ROUTE, 1.193,R18C32C.F0,R19C33C.C1,n2515:C1TOFCO_DEL, 0.889,R19C33C.C1,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q1 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         8     0.992<A href="#@net:o_Rx_Byte_c_6:R15C34A.Q1:R17C34B.D0:0.992">     R15C34A.Q1 to R17C34B.D0    </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495     R17C34B.D0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.551<A href="#@net:n13997:R16C34B.F1:R18C32C.B0:1.551">     R16C34B.F1 to R18C32C.B0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32C.B0 to     R18C32C.F0 <A href="#@comp:SLICE_2432">SLICE_2432</A>
ROUTE         1     1.193<A href="#@net:n2515:R18C32C.F0:R19C33C.C1:1.193">     R18C32C.F0 to R19C33C.C1    </A> <A href="#@net:n2515">n2515</A>
C1TOFCO_DE  ---     0.889     R19C33C.C1 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.433   (63.3% logic, 36.7% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.712ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.419ns  (62.9% logic, 37.1% route), 35 logic levels.

 Constraint Details:

     13.419ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.712ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.551,R16C34B.F1,R18C32C.B0,n13997:CTOF_DEL, 0.495,R18C32C.B0,R18C32C.F0,SLICE_2432:ROUTE, 1.193,R18C32C.F0,R19C33C.C1,n2515:C1TOFCO_DEL, 0.889,R19C33C.C1,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF0_DEL, 0.585,R19C40D.FCI,R19C40D.F0,SLICE_37:ROUTE, 0.000,R19C40D.F0,R19C40D.DI0,n3116">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.551<A href="#@net:n13997:R16C34B.F1:R18C32C.B0:1.551">     R16C34B.F1 to R18C32C.B0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32C.B0 to     R18C32C.F0 <A href="#@comp:SLICE_2432">SLICE_2432</A>
ROUTE         1     1.193<A href="#@net:n2515:R18C32C.F0:R19C33C.C1:1.193">     R18C32C.F0 to R19C33C.C1    </A> <A href="#@net:n2515">n2515</A>
C1TOFCO_DE  ---     0.889     R19C33C.C1 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF0_DE  ---     0.585    R19C40D.FCI to     R19C40D.F0 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3116:R19C40D.F0:R19C40D.DI0:0.000">     R19C40D.F0 to R19C40D.DI0   </A> <A href="#@net:n3116">n3116</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.419   (62.9% logic, 37.1% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.709ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.416ns  (64.6% logic, 35.4% route), 36 logic levels.

 Constraint Details:

     13.416ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.709ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q1,uart_rx1/SLICE_2290:ROUTE, 0.992,R15C34A.Q1,R17C34B.D0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R17C34B.D0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.372,R16C34B.F1,R18C31B.C0,n13997:CTOF_DEL, 0.495,R18C31B.C0,R18C31B.F0,SLICE_2438:ROUTE, 1.193,R18C31B.F0,R19C33B.C1,n2517:C1TOFCO_DEL, 0.889,R19C33B.C1,R19C33B.FCO,SLICE_67:ROUTE, 0.000,R19C33B.FCO,R19C33C.FCI,n12430:FCITOFCO_DEL, 0.162,R19C33C.FCI,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q1 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         8     0.992<A href="#@net:o_Rx_Byte_c_6:R15C34A.Q1:R17C34B.D0:0.992">     R15C34A.Q1 to R17C34B.D0    </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495     R17C34B.D0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.372<A href="#@net:n13997:R16C34B.F1:R18C31B.C0:1.372">     R16C34B.F1 to R18C31B.C0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C31B.C0 to     R18C31B.F0 <A href="#@comp:SLICE_2438">SLICE_2438</A>
ROUTE         1     1.193<A href="#@net:n2517:R18C31B.F0:R19C33B.C1:1.193">     R18C31B.F0 to R19C33B.C1    </A> <A href="#@net:n2517">n2517</A>
C1TOFCO_DE  ---     0.889     R19C33B.C1 to    R19C33B.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n12430:R19C33B.FCO:R19C33C.FCI:0.000">    R19C33B.FCO to R19C33C.FCI   </A> <A href="#@net:n12430">n12430</A>
FCITOFCO_D  ---     0.162    R19C33C.FCI to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.416   (64.6% logic, 35.4% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.707ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.414ns  (63.9% logic, 36.1% route), 35 logic levels.

 Constraint Details:

     13.414ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.707ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q1,uart_rx1/SLICE_2290:ROUTE, 0.992,R15C34A.Q1,R17C34B.D0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R17C34B.D0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.173,R16C34B.F1,R18C32A.D0,n13997:CTOF_DEL, 0.495,R18C32A.D0,R18C32A.F0,SLICE_2428:ROUTE, 1.476,R18C32A.F0,R19C33C.C0,n2516:C0TOFCO_DEL, 1.023,R19C33C.C0,R19C33C.FCO,SLICE_66:ROUTE, 0.000,R19C33C.FCO,R19C33D.FCI,n12431:FCITOFCO_DEL, 0.162,R19C33D.FCI,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF0_DEL, 0.585,R19C40D.FCI,R19C40D.F0,SLICE_37:ROUTE, 0.000,R19C40D.F0,R19C40D.DI0,n3116">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q1 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         8     0.992<A href="#@net:o_Rx_Byte_c_6:R15C34A.Q1:R17C34B.D0:0.992">     R15C34A.Q1 to R17C34B.D0    </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495     R17C34B.D0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.173<A href="#@net:n13997:R16C34B.F1:R18C32A.D0:1.173">     R16C34B.F1 to R18C32A.D0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32A.D0 to     R18C32A.F0 <A href="#@comp:SLICE_2428">SLICE_2428</A>
ROUTE         1     1.476<A href="#@net:n2516:R18C32A.F0:R19C33C.C0:1.476">     R18C32A.F0 to R19C33C.C0    </A> <A href="#@net:n2516">n2516</A>
C0TOFCO_DE  ---     1.023     R19C33C.C0 to    R19C33C.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n12431:R19C33C.FCO:R19C33D.FCI:0.000">    R19C33C.FCO to R19C33D.FCI   </A> <A href="#@net:n12431">n12431</A>
FCITOFCO_D  ---     0.162    R19C33D.FCI to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF0_DE  ---     0.585    R19C40D.FCI to     R19C40D.F0 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3116:R19C40D.F0:R19C40D.DI0:0.000">     R19C40D.F0 to R19C40D.DI0   </A> <A href="#@net:n3116">n3116</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.414   (63.9% logic, 36.1% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 4.705ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_37">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              13.412ns  (63.2% logic, 36.8% route), 34 logic levels.

 Constraint Details:

     13.412ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.627ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.707ns) by 4.705ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:REG_DEL, 0.452,R15C34A.CLK,R15C34A.Q0,uart_rx1/SLICE_2290:ROUTE, 1.036,R15C34A.Q0,R17C34B.B0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R17C34B.B0,R17C34B.F0,uart_tx1/SLICE_2502:ROUTE, 0.436,R17C34B.F0,R17C34D.C0,uart_tx1/n13387:CTOF_DEL, 0.495,R17C34D.C0,R17C34D.F0,uart_tx1/SLICE_2397:ROUTE, 0.761,R17C34D.F0,R16C34B.C1,n13112:CTOF_DEL, 0.495,R16C34B.C1,R16C34B.F1,SLICE_2399:ROUTE, 1.514,R16C34B.F1,R18C32D.A0,n13997:CTOF_DEL, 0.495,R18C32D.A0,R18C32D.F0,SLICE_2504:ROUTE, 1.193,R18C32D.F0,R19C33D.C0,n2514:C0TOFCO_DEL, 1.023,R19C33D.C0,R19C33D.FCO,SLICE_65:ROUTE, 0.000,R19C33D.FCO,R19C34A.FCI,n12432:FCITOFCO_DEL, 0.162,R19C34A.FCI,R19C34A.FCO,SLICE_64:ROUTE, 0.000,R19C34A.FCO,R19C34B.FCI,n12433:FCITOFCO_DEL, 0.162,R19C34B.FCI,R19C34B.FCO,SLICE_63:ROUTE, 0.000,R19C34B.FCO,R19C34C.FCI,n12434:FCITOFCO_DEL, 0.162,R19C34C.FCI,R19C34C.FCO,SLICE_62:ROUTE, 0.000,R19C34C.FCO,R19C34D.FCI,n12435:FCITOFCO_DEL, 0.162,R19C34D.FCI,R19C34D.FCO,SLICE_61:ROUTE, 0.000,R19C34D.FCO,R19C35A.FCI,n12436:FCITOFCO_DEL, 0.162,R19C35A.FCI,R19C35A.FCO,SLICE_60:ROUTE, 0.000,R19C35A.FCO,R19C35B.FCI,n12437:FCITOFCO_DEL, 0.162,R19C35B.FCI,R19C35B.FCO,SLICE_59:ROUTE, 0.000,R19C35B.FCO,R19C35C.FCI,n12438:FCITOFCO_DEL, 0.162,R19C35C.FCI,R19C35C.FCO,SLICE_58:ROUTE, 0.000,R19C35C.FCO,R19C35D.FCI,n12439:FCITOFCO_DEL, 0.162,R19C35D.FCI,R19C35D.FCO,SLICE_57:ROUTE, 0.000,R19C35D.FCO,R19C36A.FCI,n12440:FCITOFCO_DEL, 0.162,R19C36A.FCI,R19C36A.FCO,SLICE_56:ROUTE, 0.000,R19C36A.FCO,R19C36B.FCI,n12441:FCITOFCO_DEL, 0.162,R19C36B.FCI,R19C36B.FCO,SLICE_55:ROUTE, 0.000,R19C36B.FCO,R19C36C.FCI,n12442:FCITOFCO_DEL, 0.162,R19C36C.FCI,R19C36C.FCO,SLICE_54:ROUTE, 0.000,R19C36C.FCO,R19C36D.FCI,n12443:FCITOFCO_DEL, 0.162,R19C36D.FCI,R19C36D.FCO,SLICE_53:ROUTE, 0.000,R19C36D.FCO,R19C37A.FCI,n12444:FCITOFCO_DEL, 0.162,R19C37A.FCI,R19C37A.FCO,SLICE_52:ROUTE, 0.000,R19C37A.FCO,R19C37B.FCI,n12445:FCITOFCO_DEL, 0.162,R19C37B.FCI,R19C37B.FCO,SLICE_51:ROUTE, 0.000,R19C37B.FCO,R19C37C.FCI,n12446:FCITOFCO_DEL, 0.162,R19C37C.FCI,R19C37C.FCO,SLICE_50:ROUTE, 0.000,R19C37C.FCO,R19C37D.FCI,n12447:FCITOFCO_DEL, 0.162,R19C37D.FCI,R19C37D.FCO,SLICE_49:ROUTE, 0.000,R19C37D.FCO,R19C38A.FCI,n12448:FCITOFCO_DEL, 0.162,R19C38A.FCI,R19C38A.FCO,SLICE_48:ROUTE, 0.000,R19C38A.FCO,R19C38B.FCI,n12449:FCITOFCO_DEL, 0.162,R19C38B.FCI,R19C38B.FCO,SLICE_47:ROUTE, 0.000,R19C38B.FCO,R19C38C.FCI,n12450:FCITOFCO_DEL, 0.162,R19C38C.FCI,R19C38C.FCO,SLICE_46:ROUTE, 0.000,R19C38C.FCO,R19C38D.FCI,n12451:FCITOFCO_DEL, 0.162,R19C38D.FCI,R19C38D.FCO,SLICE_45:ROUTE, 0.000,R19C38D.FCO,R19C39A.FCI,n12452:FCITOFCO_DEL, 0.162,R19C39A.FCI,R19C39A.FCO,SLICE_44:ROUTE, 0.000,R19C39A.FCO,R19C39B.FCI,n12453:FCITOFCO_DEL, 0.162,R19C39B.FCI,R19C39B.FCO,SLICE_43:ROUTE, 0.000,R19C39B.FCO,R19C39C.FCI,n12454:FCITOFCO_DEL, 0.162,R19C39C.FCI,R19C39C.FCO,SLICE_42:ROUTE, 0.000,R19C39C.FCO,R19C39D.FCI,n12455:FCITOFCO_DEL, 0.162,R19C39D.FCI,R19C39D.FCO,SLICE_41:ROUTE, 0.000,R19C39D.FCO,R19C40A.FCI,n12456:FCITOFCO_DEL, 0.162,R19C40A.FCI,R19C40A.FCO,SLICE_40:ROUTE, 0.000,R19C40A.FCO,R19C40B.FCI,n12457:FCITOFCO_DEL, 0.162,R19C40B.FCI,R19C40B.FCO,SLICE_39:ROUTE, 0.000,R19C40B.FCO,R19C40C.FCI,n12458:FCITOFCO_DEL, 0.162,R19C40C.FCI,R19C40C.FCO,SLICE_38:ROUTE, 0.000,R19C40C.FCO,R19C40D.FCI,n12459:FCITOF1_DEL, 0.643,R19C40D.FCI,R19C40D.F1,SLICE_37:ROUTE, 0.000,R19C40D.F1,R19C40D.DI1,n3115">Data path</A> uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34A.CLK to     R15C34A.Q0 <A href="#@comp:uart_rx1/SLICE_2290">uart_rx1/SLICE_2290</A> (from <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>)
ROUTE         6     1.036<A href="#@net:o_Rx_Byte_c_5:R15C34A.Q0:R17C34B.B0:1.036">     R15C34A.Q0 to R17C34B.B0    </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495     R17C34B.B0 to     R17C34B.F0 <A href="#@comp:uart_tx1/SLICE_2502">uart_tx1/SLICE_2502</A>
ROUTE         1     0.436<A href="#@net:uart_tx1/n13387:R17C34B.F0:R17C34D.C0:0.436">     R17C34B.F0 to R17C34D.C0    </A> <A href="#@net:uart_tx1/n13387">uart_tx1/n13387</A>
CTOF_DEL    ---     0.495     R17C34D.C0 to     R17C34D.F0 <A href="#@comp:uart_tx1/SLICE_2397">uart_tx1/SLICE_2397</A>
ROUTE         4     0.761<A href="#@net:n13112:R17C34D.F0:R16C34B.C1:0.761">     R17C34D.F0 to R16C34B.C1    </A> <A href="#@net:n13112">n13112</A>
CTOF_DEL    ---     0.495     R16C34B.C1 to     R16C34B.F1 <A href="#@comp:SLICE_2399">SLICE_2399</A>
ROUTE        55     1.514<A href="#@net:n13997:R16C34B.F1:R18C32D.A0:1.514">     R16C34B.F1 to R18C32D.A0    </A> <A href="#@net:n13997">n13997</A>
CTOF_DEL    ---     0.495     R18C32D.A0 to     R18C32D.F0 <A href="#@comp:SLICE_2504">SLICE_2504</A>
ROUTE         1     1.193<A href="#@net:n2514:R18C32D.F0:R19C33D.C0:1.193">     R18C32D.F0 to R19C33D.C0    </A> <A href="#@net:n2514">n2514</A>
C0TOFCO_DE  ---     1.023     R19C33D.C0 to    R19C33D.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n12432:R19C33D.FCO:R19C34A.FCI:0.000">    R19C33D.FCO to R19C34A.FCI   </A> <A href="#@net:n12432">n12432</A>
FCITOFCO_D  ---     0.162    R19C34A.FCI to    R19C34A.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n12433:R19C34A.FCO:R19C34B.FCI:0.000">    R19C34A.FCO to R19C34B.FCI   </A> <A href="#@net:n12433">n12433</A>
FCITOFCO_D  ---     0.162    R19C34B.FCI to    R19C34B.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n12434:R19C34B.FCO:R19C34C.FCI:0.000">    R19C34B.FCO to R19C34C.FCI   </A> <A href="#@net:n12434">n12434</A>
FCITOFCO_D  ---     0.162    R19C34C.FCI to    R19C34C.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n12435:R19C34C.FCO:R19C34D.FCI:0.000">    R19C34C.FCO to R19C34D.FCI   </A> <A href="#@net:n12435">n12435</A>
FCITOFCO_D  ---     0.162    R19C34D.FCI to    R19C34D.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n12436:R19C34D.FCO:R19C35A.FCI:0.000">    R19C34D.FCO to R19C35A.FCI   </A> <A href="#@net:n12436">n12436</A>
FCITOFCO_D  ---     0.162    R19C35A.FCI to    R19C35A.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n12437:R19C35A.FCO:R19C35B.FCI:0.000">    R19C35A.FCO to R19C35B.FCI   </A> <A href="#@net:n12437">n12437</A>
FCITOFCO_D  ---     0.162    R19C35B.FCI to    R19C35B.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n12438:R19C35B.FCO:R19C35C.FCI:0.000">    R19C35B.FCO to R19C35C.FCI   </A> <A href="#@net:n12438">n12438</A>
FCITOFCO_D  ---     0.162    R19C35C.FCI to    R19C35C.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n12439:R19C35C.FCO:R19C35D.FCI:0.000">    R19C35C.FCO to R19C35D.FCI   </A> <A href="#@net:n12439">n12439</A>
FCITOFCO_D  ---     0.162    R19C35D.FCI to    R19C35D.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n12440:R19C35D.FCO:R19C36A.FCI:0.000">    R19C35D.FCO to R19C36A.FCI   </A> <A href="#@net:n12440">n12440</A>
FCITOFCO_D  ---     0.162    R19C36A.FCI to    R19C36A.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n12441:R19C36A.FCO:R19C36B.FCI:0.000">    R19C36A.FCO to R19C36B.FCI   </A> <A href="#@net:n12441">n12441</A>
FCITOFCO_D  ---     0.162    R19C36B.FCI to    R19C36B.FCO <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n12442:R19C36B.FCO:R19C36C.FCI:0.000">    R19C36B.FCO to R19C36C.FCI   </A> <A href="#@net:n12442">n12442</A>
FCITOFCO_D  ---     0.162    R19C36C.FCI to    R19C36C.FCO <A href="#@comp:SLICE_54">SLICE_54</A>
ROUTE         1     0.000<A href="#@net:n12443:R19C36C.FCO:R19C36D.FCI:0.000">    R19C36C.FCO to R19C36D.FCI   </A> <A href="#@net:n12443">n12443</A>
FCITOFCO_D  ---     0.162    R19C36D.FCI to    R19C36D.FCO <A href="#@comp:SLICE_53">SLICE_53</A>
ROUTE         1     0.000<A href="#@net:n12444:R19C36D.FCO:R19C37A.FCI:0.000">    R19C36D.FCO to R19C37A.FCI   </A> <A href="#@net:n12444">n12444</A>
FCITOFCO_D  ---     0.162    R19C37A.FCI to    R19C37A.FCO <A href="#@comp:SLICE_52">SLICE_52</A>
ROUTE         1     0.000<A href="#@net:n12445:R19C37A.FCO:R19C37B.FCI:0.000">    R19C37A.FCO to R19C37B.FCI   </A> <A href="#@net:n12445">n12445</A>
FCITOFCO_D  ---     0.162    R19C37B.FCI to    R19C37B.FCO <A href="#@comp:SLICE_51">SLICE_51</A>
ROUTE         1     0.000<A href="#@net:n12446:R19C37B.FCO:R19C37C.FCI:0.000">    R19C37B.FCO to R19C37C.FCI   </A> <A href="#@net:n12446">n12446</A>
FCITOFCO_D  ---     0.162    R19C37C.FCI to    R19C37C.FCO <A href="#@comp:SLICE_50">SLICE_50</A>
ROUTE         1     0.000<A href="#@net:n12447:R19C37C.FCO:R19C37D.FCI:0.000">    R19C37C.FCO to R19C37D.FCI   </A> <A href="#@net:n12447">n12447</A>
FCITOFCO_D  ---     0.162    R19C37D.FCI to    R19C37D.FCO <A href="#@comp:SLICE_49">SLICE_49</A>
ROUTE         1     0.000<A href="#@net:n12448:R19C37D.FCO:R19C38A.FCI:0.000">    R19C37D.FCO to R19C38A.FCI   </A> <A href="#@net:n12448">n12448</A>
FCITOFCO_D  ---     0.162    R19C38A.FCI to    R19C38A.FCO <A href="#@comp:SLICE_48">SLICE_48</A>
ROUTE         1     0.000<A href="#@net:n12449:R19C38A.FCO:R19C38B.FCI:0.000">    R19C38A.FCO to R19C38B.FCI   </A> <A href="#@net:n12449">n12449</A>
FCITOFCO_D  ---     0.162    R19C38B.FCI to    R19C38B.FCO <A href="#@comp:SLICE_47">SLICE_47</A>
ROUTE         1     0.000<A href="#@net:n12450:R19C38B.FCO:R19C38C.FCI:0.000">    R19C38B.FCO to R19C38C.FCI   </A> <A href="#@net:n12450">n12450</A>
FCITOFCO_D  ---     0.162    R19C38C.FCI to    R19C38C.FCO <A href="#@comp:SLICE_46">SLICE_46</A>
ROUTE         1     0.000<A href="#@net:n12451:R19C38C.FCO:R19C38D.FCI:0.000">    R19C38C.FCO to R19C38D.FCI   </A> <A href="#@net:n12451">n12451</A>
FCITOFCO_D  ---     0.162    R19C38D.FCI to    R19C38D.FCO <A href="#@comp:SLICE_45">SLICE_45</A>
ROUTE         1     0.000<A href="#@net:n12452:R19C38D.FCO:R19C39A.FCI:0.000">    R19C38D.FCO to R19C39A.FCI   </A> <A href="#@net:n12452">n12452</A>
FCITOFCO_D  ---     0.162    R19C39A.FCI to    R19C39A.FCO <A href="#@comp:SLICE_44">SLICE_44</A>
ROUTE         1     0.000<A href="#@net:n12453:R19C39A.FCO:R19C39B.FCI:0.000">    R19C39A.FCO to R19C39B.FCI   </A> <A href="#@net:n12453">n12453</A>
FCITOFCO_D  ---     0.162    R19C39B.FCI to    R19C39B.FCO <A href="#@comp:SLICE_43">SLICE_43</A>
ROUTE         1     0.000<A href="#@net:n12454:R19C39B.FCO:R19C39C.FCI:0.000">    R19C39B.FCO to R19C39C.FCI   </A> <A href="#@net:n12454">n12454</A>
FCITOFCO_D  ---     0.162    R19C39C.FCI to    R19C39C.FCO <A href="#@comp:SLICE_42">SLICE_42</A>
ROUTE         1     0.000<A href="#@net:n12455:R19C39C.FCO:R19C39D.FCI:0.000">    R19C39C.FCO to R19C39D.FCI   </A> <A href="#@net:n12455">n12455</A>
FCITOFCO_D  ---     0.162    R19C39D.FCI to    R19C39D.FCO <A href="#@comp:SLICE_41">SLICE_41</A>
ROUTE         1     0.000<A href="#@net:n12456:R19C39D.FCO:R19C40A.FCI:0.000">    R19C39D.FCO to R19C40A.FCI   </A> <A href="#@net:n12456">n12456</A>
FCITOFCO_D  ---     0.162    R19C40A.FCI to    R19C40A.FCO <A href="#@comp:SLICE_40">SLICE_40</A>
ROUTE         1     0.000<A href="#@net:n12457:R19C40A.FCO:R19C40B.FCI:0.000">    R19C40A.FCO to R19C40B.FCI   </A> <A href="#@net:n12457">n12457</A>
FCITOFCO_D  ---     0.162    R19C40B.FCI to    R19C40B.FCO <A href="#@comp:SLICE_39">SLICE_39</A>
ROUTE         1     0.000<A href="#@net:n12458:R19C40B.FCO:R19C40C.FCI:0.000">    R19C40B.FCO to R19C40C.FCI   </A> <A href="#@net:n12458">n12458</A>
FCITOFCO_D  ---     0.162    R19C40C.FCI to    R19C40C.FCO <A href="#@comp:SLICE_38">SLICE_38</A>
ROUTE         1     0.000<A href="#@net:n12459:R19C40C.FCO:R19C40D.FCI:0.000">    R19C40C.FCO to R19C40D.FCI   </A> <A href="#@net:n12459">n12459</A>
FCITOF1_DE  ---     0.643    R19C40D.FCI to     R19C40D.F1 <A href="#@comp:SLICE_37">SLICE_37</A>
ROUTE         1     0.000<A href="#@net:n3115:R19C40D.F1:R19C40D.DI1:0.000">     R19C40D.F1 to R19C40D.DI1   </A> <A href="#@net:n3115">n3115</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   13.412   (63.2% logic, 36.8% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.842,LPLL.CLKOP,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_tx1/SLICE_35:ROUTE, 3.213,R21C2B.Q1,R15C34A.CLK,uart_tx1/UartClk[2]">Source Clock Path</A> XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.842<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:1.842">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_tx1/SLICE_35">uart_tx1/SLICE_35</A>
ROUTE        48     3.213<A href="#@net:uart_tx1/UartClk[2]:R21C2B.Q1:R15C34A.CLK:3.213">      R21C2B.Q1 to R15C34A.CLK   </A> <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>
                  --------
                    7.662   (23.8% logic, 76.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 80.000000 MHz ;:PADI_DEL, 1.372,3.PAD,3.PADDI,XIn:ROUTE, 0.783,3.PADDI,LPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.880,LPLL.CLKOP,R19C40D.CLK,osc_clk">Destination Clock Path</A> XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     0.783<A href="#@net:XIn_c:3.PADDI:LPLL.CLKI:0.783">        3.PADDI to LPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C40D.CLK:1.880">     LPLL.CLKOP to R19C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       999     2.052<A href="#@net:osc_clk:LPLL.CLKOP:LPLL.CLKFB:2.052">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  57.773MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'XIn_c' 8.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ncoGen/SLICE_724">ncoGen/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sinGen">sinGen</A>

   Data Path Delay:    10.533ns  (41.7% logic, 58.3% route), 3 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to ncoGen/SLICE_724 and
     10.533ns delay ncoGen/SLICE_724 to sinGen (totaling 12.413ns) meets
     20.000ns offset PLL1/PLLInst_0 to sinGen by 7.587ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R14C40D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to ncoGen/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R14C40D.CLK:1.880">     LPLL.CLKOP to R14C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R14C40D.CLK,R14C40D.Q1,ncoGen/SLICE_724:ROUTE, 4.191,R14C40D.Q1,R2C14C.D0,phase_accum_63:CTOF_DEL, 0.495,R2C14C.D0,R2C14C.F0,ncoGen/SLICE_2554:ROUTE, 1.947,R2C14C.F0,142.PADDO,sinGen_c:DOPAD_DEL, 3.448,142.PADDO,142.PAD,sinGen">Data path</A> ncoGen/SLICE_724 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C40D.CLK to     R14C40D.Q1 <A href="#@comp:ncoGen/SLICE_724">ncoGen/SLICE_724</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     4.191<A href="#@net:phase_accum_63:R14C40D.Q1:R2C14C.D0:4.191">     R14C40D.Q1 to R2C14C.D0     </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.495      R2C14C.D0 to      R2C14C.F0 <A href="#@comp:ncoGen/SLICE_2554">ncoGen/SLICE_2554</A>
ROUTE         1     1.947<A href="#@net:sinGen_c:R2C14C.F0:142.PADDO:1.947">      R2C14C.F0 to 142.PADDO     </A> <A href="#@net:sinGen_c">sinGen_c</A>
DOPAD_DEL   ---     3.448      142.PADDO to        142.PAD <A href="#@comp:sinGen">sinGen</A>
                  --------
                   10.533   (41.7% logic, 58.3% route), 3 logic levels.


Passed:  The following path meets requirements by 10.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_14">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     8.109ns  (48.1% logic, 51.9% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to PWM1/SLICE_14 and
      8.109ns delay PWM1/SLICE_14 to PWMOut (totaling 9.989ns) meets
     20.000ns offset PLL1/PLLInst_0 to PWMOut by 10.011ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R8C24B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R8C24B.CLK:1.880">     LPLL.CLKOP to R8C24B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R8C24B.CLK,R8C24B.Q1,PWM1/SLICE_14:ROUTE, 4.209,R8C24B.Q1,43.PADDO,PWMOut_c:DOPAD_DEL, 3.448,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_14 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C24B.CLK to      R8C24B.Q1 <A href="#@comp:PWM1/SLICE_14">PWM1/SLICE_14</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     4.209<A href="#@net:PWMOut_c:R8C24B.Q1:43.PADDO:4.209">      R8C24B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    8.109   (48.1% logic, 51.9% route), 2 logic levels.


Passed:  The following path meets requirements by 10.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2292">uart_rx1/o_Rx_DV_59</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_Rx_DV">o_Rx_DV</A>

   Data Path Delay:     8.052ns  (48.4% logic, 51.6% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to uart_rx1/SLICE_2292 and
      8.052ns delay uart_rx1/SLICE_2292 to o_Rx_DV (totaling 9.932ns) meets
     20.000ns offset PLL1/PLLInst_0 to o_Rx_DV by 10.068ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R15C34D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to uart_rx1/SLICE_2292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R15C34D.CLK:1.880">     LPLL.CLKOP to R15C34D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C34D.CLK,R15C34D.Q0,uart_rx1/SLICE_2292:ROUTE, 4.152,R15C34D.Q0,70.PADDO,o_Rx_DV_c_0:DOPAD_DEL, 3.448,70.PADDO,70.PAD,o_Rx_DV">Data path</A> uart_rx1/SLICE_2292 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C34D.CLK to     R15C34D.Q0 <A href="#@comp:uart_rx1/SLICE_2292">uart_rx1/SLICE_2292</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         7     4.152<A href="#@net:o_Rx_DV_c_0:R15C34D.Q0:70.PADDO:4.152">     R15C34D.Q0 to 70.PADDO      </A> <A href="#@net:o_Rx_DV_c_0">o_Rx_DV_c_0</A>
DOPAD_DEL   ---     3.448       70.PADDO to         70.PAD <A href="#@comp:o_Rx_DV">o_Rx_DV</A>
                  --------
                    8.052   (48.4% logic, 51.6% route), 2 logic levels.


Passed:  The following path meets requirements by 10.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2226">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     7.915ns  (41.0% logic, 59.0% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2226 and
      7.915ns delay CIC1Sin/SLICE_2226 to MYLED[4] (totaling 9.795ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[4] by 10.205ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R19C26A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C26A.CLK:1.880">     LPLL.CLKOP to R19C26A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R19C26A.CLK,R19C26A.Q0,CIC1Sin/SLICE_2226:ROUTE, 4.666,R19C26A.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 2.797,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2226 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C26A.CLK to     R19C26A.Q0 <A href="#@comp:CIC1Sin/SLICE_2226">CIC1Sin/SLICE_2226</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     4.666<A href="#@net:MYLED_c_4:R19C26A.Q0:104.PADDO:4.666">     R19C26A.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     2.797      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    7.915   (41.0% logic, 59.0% route), 2 logic levels.


Passed:  The following path meets requirements by 10.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     7.833ns  (41.5% logic, 58.5% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      7.833ns delay CIC1Sin/SLICE_2224 to MYLED[1] (totaling 9.713ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[1] by 10.287ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R18C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C27C.CLK:1.880">     LPLL.CLKOP to R18C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R18C27C.CLK,R18C27C.Q1,CIC1Sin/SLICE_2224:ROUTE, 4.584,R18C27C.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 2.797,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2224 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C27C.CLK to     R18C27C.Q1 <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     4.584<A href="#@net:MYLED_c_1:R18C27C.Q1:98.PADDO:4.584">     R18C27C.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     2.797       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    7.833   (41.5% logic, 58.5% route), 2 logic levels.


Passed:  The following path meets requirements by 10.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     7.560ns  (43.0% logic, 57.0% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      7.560ns delay CIC1Sin/SLICE_2225 to MYLED[2] (totaling 9.440ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[2] by 10.560ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R18C27B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C27B.CLK:1.880">     LPLL.CLKOP to R18C27B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R18C27B.CLK,R18C27B.Q0,CIC1Sin/SLICE_2225:ROUTE, 4.311,R18C27B.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 2.797,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2225 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C27B.CLK to     R18C27B.Q0 <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/SLICE_2225</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     4.311<A href="#@net:MYLED_c_2:R18C27B.Q0:99.PADDO:4.311">     R18C27B.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     2.797       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    7.560   (43.0% logic, 57.0% route), 2 logic levels.


Passed:  The following path meets requirements by 10.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     7.133ns  (45.5% logic, 54.5% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      7.133ns delay CIC1Sin/SLICE_2224 to MYLED[0] (totaling 9.013ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[0] by 10.987ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R18C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C27C.CLK:1.880">     LPLL.CLKOP to R18C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R18C27C.CLK,R18C27C.Q0,CIC1Sin/SLICE_2224:ROUTE, 3.884,R18C27C.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 2.797,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2224 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C27C.CLK to     R18C27C.Q0 <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.884<A href="#@net:MYLED_c_0:R18C27C.Q0:97.PADDO:3.884">     R18C27C.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     2.797       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    7.133   (45.5% logic, 54.5% route), 2 logic levels.


Passed:  The following path meets requirements by 11.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2227">CIC1Sin/d_out_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     7.061ns  (46.0% logic, 54.0% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2227 and
      7.061ns delay CIC1Sin/SLICE_2227 to MYLED[5] (totaling 8.941ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[5] by 11.059ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R19C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R19C27C.CLK:1.880">     LPLL.CLKOP to R19C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R19C27C.CLK,R19C27C.Q0,CIC1Sin/SLICE_2227:ROUTE, 3.812,R19C27C.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 2.797,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1Sin/SLICE_2227 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27C.CLK to     R19C27C.Q0 <A href="#@comp:CIC1Sin/SLICE_2227">CIC1Sin/SLICE_2227</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.812<A href="#@net:MYLED_c_5:R19C27C.Q0:105.PADDO:3.812">     R19C27C.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     2.797      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    7.061   (46.0% logic, 54.0% route), 2 logic levels.


Passed:  The following path meets requirements by 11.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     7.019ns  (46.3% logic, 53.7% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      7.019ns delay CIC1Sin/SLICE_2225 to MYLED[3] (totaling 8.899ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[3] by 11.101ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R18C27B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R18C27B.CLK:1.880">     LPLL.CLKOP to R18C27B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R18C27B.CLK,R18C27B.Q1,CIC1Sin/SLICE_2225:ROUTE, 3.770,R18C27B.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 2.797,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2225 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C27B.CLK to     R18C27B.Q1 <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/SLICE_2225</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.770<A href="#@net:MYLED_c_3:R18C27B.Q1:100.PADDO:3.770">     R18C27B.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     2.797      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    7.019   (46.3% logic, 53.7% route), 2 logic levels.


Passed:  The following path meets requirements by 12.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2228">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     5.926ns  (65.8% logic, 34.2% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to Mixer1/SLICE_2228 and
      5.926ns delay Mixer1/SLICE_2228 to DiffOut (totaling 7.806ns) meets
     20.000ns offset PLL1/PLLInst_0 to DiffOut by 12.194ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.880,LPLL.CLKOP,R4C19D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_2228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880<A href="#@net:osc_clk:LPLL.CLKOP:R4C19D.CLK:1.880">     LPLL.CLKOP to R4C19D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R4C19D.CLK,R4C19D.Q1,Mixer1/SLICE_2228:ROUTE, 2.026,R4C19D.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 3.448,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2228 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C19D.CLK to      R4C19D.Q1 <A href="#@comp:Mixer1/SLICE_2228">Mixer1/SLICE_2228</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.026<A href="#@net:DiffOut_c:R4C19D.Q1:122.PADDO:2.026">      R4C19D.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.448      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    5.926   (65.8% logic, 34.2% route), 2 logic levels.

Report:   12.413ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2228">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     5.346ns  (67.6% logic, 32.4% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to Mixer1/SLICE_2228 and
      5.346ns delay Mixer1/SLICE_2228 to DiffOut (totaling 7.079ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 7.079ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R4C19D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_2228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R4C19D.CLK:1.733">     LPLL.CLKOP to R4C19D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R4C19D.CLK,R4C19D.Q1,Mixer1/SLICE_2228:ROUTE, 1.734,R4C19D.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 3.220,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2228 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R4C19D.CLK to      R4C19D.Q1 <A href="#@comp:Mixer1/SLICE_2228">Mixer1/SLICE_2228</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.734<A href="#@net:DiffOut_c:R4C19D.Q1:122.PADDO:1.734">      R4C19D.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.220      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    5.346   (67.6% logic, 32.4% route), 2 logic levels.


Passed:  The following path meets requirements by 7.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     6.156ns  (48.8% logic, 51.2% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      6.156ns delay CIC1Sin/SLICE_2225 to MYLED[3] (totaling 7.889ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[3] by 7.889ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R18C27B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R18C27B.CLK:1.733">     LPLL.CLKOP to R18C27B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R18C27B.CLK,R18C27B.Q1,CIC1Sin/SLICE_2225:ROUTE, 3.153,R18C27B.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 2.611,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2225 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R18C27B.CLK to     R18C27B.Q1 <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/SLICE_2225</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.153<A href="#@net:MYLED_c_3:R18C27B.Q1:100.PADDO:3.153">     R18C27B.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     2.611      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    6.156   (48.8% logic, 51.2% route), 2 logic levels.


Passed:  The following path meets requirements by 7.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2227">CIC1Sin/d_out_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     6.172ns  (48.7% logic, 51.3% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2227 and
      6.172ns delay CIC1Sin/SLICE_2227 to MYLED[5] (totaling 7.905ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[5] by 7.905ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R19C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R19C27C.CLK:1.733">     LPLL.CLKOP to R19C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R19C27C.CLK,R19C27C.Q0,CIC1Sin/SLICE_2227:ROUTE, 3.169,R19C27C.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 2.611,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1Sin/SLICE_2227 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R19C27C.CLK to     R19C27C.Q0 <A href="#@comp:CIC1Sin/SLICE_2227">CIC1Sin/SLICE_2227</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.169<A href="#@net:MYLED_c_5:R19C27C.Q0:105.PADDO:3.169">     R19C27C.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     2.611      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    6.172   (48.7% logic, 51.3% route), 2 logic levels.


Passed:  The following path meets requirements by 7.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     6.254ns  (48.0% logic, 52.0% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      6.254ns delay CIC1Sin/SLICE_2224 to MYLED[0] (totaling 7.987ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[0] by 7.987ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R18C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R18C27C.CLK:1.733">     LPLL.CLKOP to R18C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R18C27C.CLK,R18C27C.Q0,CIC1Sin/SLICE_2224:ROUTE, 3.251,R18C27C.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 2.611,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2224 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R18C27C.CLK to     R18C27C.Q0 <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.251<A href="#@net:MYLED_c_0:R18C27C.Q0:97.PADDO:3.251">     R18C27C.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     2.611       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    6.254   (48.0% logic, 52.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     6.618ns  (45.4% logic, 54.6% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      6.618ns delay CIC1Sin/SLICE_2225 to MYLED[2] (totaling 8.351ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[2] by 8.351ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R18C27B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R18C27B.CLK:1.733">     LPLL.CLKOP to R18C27B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R18C27B.CLK,R18C27B.Q0,CIC1Sin/SLICE_2225:ROUTE, 3.615,R18C27B.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 2.611,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2225 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R18C27B.CLK to     R18C27B.Q0 <A href="#@comp:CIC1Sin/SLICE_2225">CIC1Sin/SLICE_2225</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.615<A href="#@net:MYLED_c_2:R18C27B.Q0:99.PADDO:3.615">     R18C27B.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     2.611       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    6.618   (45.4% logic, 54.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     6.837ns  (43.9% logic, 56.1% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      6.837ns delay CIC1Sin/SLICE_2224 to MYLED[1] (totaling 8.570ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[1] by 8.570ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R18C27C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R18C27C.CLK:1.733">     LPLL.CLKOP to R18C27C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R18C27C.CLK,R18C27C.Q1,CIC1Sin/SLICE_2224:ROUTE, 3.834,R18C27C.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 2.611,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2224 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R18C27C.CLK to     R18C27C.Q1 <A href="#@comp:CIC1Sin/SLICE_2224">CIC1Sin/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.834<A href="#@net:MYLED_c_1:R18C27C.Q1:98.PADDO:3.834">     R18C27C.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     2.611       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    6.837   (43.9% logic, 56.1% route), 2 logic levels.


Passed:  The following path meets requirements by 8.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2226">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     6.900ns  (43.5% logic, 56.5% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2226 and
      6.900ns delay CIC1Sin/SLICE_2226 to MYLED[4] (totaling 8.633ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[4] by 8.633ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R19C26A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R19C26A.CLK:1.733">     LPLL.CLKOP to R19C26A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R19C26A.CLK,R19C26A.Q0,CIC1Sin/SLICE_2226:ROUTE, 3.897,R19C26A.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 2.611,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2226 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R19C26A.CLK to     R19C26A.Q0 <A href="#@comp:CIC1Sin/SLICE_2226">CIC1Sin/SLICE_2226</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.897<A href="#@net:MYLED_c_4:R19C26A.Q0:104.PADDO:3.897">     R19C26A.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     2.611      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    6.900   (43.5% logic, 56.5% route), 2 logic levels.


Passed:  The following path meets requirements by 8.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2292">uart_rx1/o_Rx_DV_59</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_Rx_DV">o_Rx_DV</A>

   Data Path Delay:     7.161ns  (50.4% logic, 49.6% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to uart_rx1/SLICE_2292 and
      7.161ns delay uart_rx1/SLICE_2292 to o_Rx_DV (totaling 8.894ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to o_Rx_DV by 8.894ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R15C34D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to uart_rx1/SLICE_2292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R15C34D.CLK:1.733">     LPLL.CLKOP to R15C34D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R15C34D.CLK,R15C34D.Q0,uart_rx1/SLICE_2292:ROUTE, 3.549,R15C34D.Q0,70.PADDO,o_Rx_DV_c_0:DOPAD_DEL, 3.220,70.PADDO,70.PAD,o_Rx_DV">Data path</A> uart_rx1/SLICE_2292 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R15C34D.CLK to     R15C34D.Q0 <A href="#@comp:uart_rx1/SLICE_2292">uart_rx1/SLICE_2292</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         7     3.549<A href="#@net:o_Rx_DV_c_0:R15C34D.Q0:70.PADDO:3.549">     R15C34D.Q0 to 70.PADDO      </A> <A href="#@net:o_Rx_DV_c_0">o_Rx_DV_c_0</A>
DOPAD_DEL   ---     3.220       70.PADDO to         70.PAD <A href="#@comp:o_Rx_DV">o_Rx_DV</A>
                  --------
                    7.161   (50.4% logic, 49.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.975ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_14">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     7.242ns  (49.9% logic, 50.1% route), 2 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to PWM1/SLICE_14 and
      7.242ns delay PWM1/SLICE_14 to PWMOut (totaling 8.975ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 8.975ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R8C24B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R8C24B.CLK:1.733">     LPLL.CLKOP to R8C24B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C24B.CLK,R8C24B.Q1,PWM1/SLICE_14:ROUTE, 3.630,R8C24B.Q1,43.PADDO,PWMOut_c:DOPAD_DEL, 3.220,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_14 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C24B.CLK to      R8C24B.Q1 <A href="#@comp:PWM1/SLICE_14">PWM1/SLICE_14</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     3.630<A href="#@net:PWMOut_c:R8C24B.Q1:43.PADDO:3.630">      R8C24B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.220       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    7.242   (49.9% logic, 50.1% route), 2 logic levels.


Passed:  The following path meets requirements by 11.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ncoGen/SLICE_724">ncoGen/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sinGen">sinGen</A>

   Data Path Delay:     9.298ns  (42.8% logic, 57.2% route), 3 logic levels.

   Clock Path Delay:    1.733ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.733ns delay PLL1/PLLInst_0 to ncoGen/SLICE_724 and
      9.298ns delay ncoGen/SLICE_724 to sinGen (totaling 11.031ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to sinGen by 11.031ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.733,LPLL.CLKOP,R14C40D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to ncoGen/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.733<A href="#@net:osc_clk:LPLL.CLKOP:R14C40D.CLK:1.733">     LPLL.CLKOP to R14C40D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R14C40D.CLK,R14C40D.Q1,ncoGen/SLICE_724:ROUTE, 3.670,R14C40D.Q1,R2C14C.D0,phase_accum_63:CTOF_DEL, 0.367,R2C14C.D0,R2C14C.F0,ncoGen/SLICE_2554:ROUTE, 1.649,R2C14C.F0,142.PADDO,sinGen_c:DOPAD_DEL, 3.220,142.PADDO,142.PAD,sinGen">Data path</A> ncoGen/SLICE_724 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R14C40D.CLK to     R14C40D.Q1 <A href="#@comp:ncoGen/SLICE_724">ncoGen/SLICE_724</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     3.670<A href="#@net:phase_accum_63:R14C40D.Q1:R2C14C.D0:3.670">     R14C40D.Q1 to R2C14C.D0     </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.367      R2C14C.D0 to      R2C14C.F0 <A href="#@comp:ncoGen/SLICE_2554">ncoGen/SLICE_2554</A>
ROUTE         1     1.649<A href="#@net:sinGen_c:R2C14C.F0:142.PADDO:1.649">      R2C14C.F0 to 142.PADDO     </A> <A href="#@net:sinGen_c">sinGen_c</A>
DOPAD_DEL   ---     3.220      142.PADDO to        142.PAD <A href="#@comp:sinGen">sinGen</A>
                  --------
                    9.298   (42.8% logic, 57.2% route), 3 logic levels.

Report:    7.079ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 80.000000 MHz ; |   80.000 MHz|   57.773 MHz|  35 *
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    20.000 ns|    12.413 ns|   3  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     7.079 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n12432                                  |       1|      10|    100.00%
                                        |        |        |
n12433                                  |       1|      10|    100.00%
                                        |        |        |
n12434                                  |       1|      10|    100.00%
                                        |        |        |
n12435                                  |       1|      10|    100.00%
                                        |        |        |
n12436                                  |       1|      10|    100.00%
                                        |        |        |
n12437                                  |       1|      10|    100.00%
                                        |        |        |
n12438                                  |       1|      10|    100.00%
                                        |        |        |
n12439                                  |       1|      10|    100.00%
                                        |        |        |
n12440                                  |       1|      10|    100.00%
                                        |        |        |
n12441                                  |       1|      10|    100.00%
                                        |        |        |
n12442                                  |       1|      10|    100.00%
                                        |        |        |
n12443                                  |       1|      10|    100.00%
                                        |        |        |
n12444                                  |       1|      10|    100.00%
                                        |        |        |
n12445                                  |       1|      10|    100.00%
                                        |        |        |
n12446                                  |       1|      10|    100.00%
                                        |        |        |
n12447                                  |       1|      10|    100.00%
                                        |        |        |
n12448                                  |       1|      10|    100.00%
                                        |        |        |
n12449                                  |       1|      10|    100.00%
                                        |        |        |
n12450                                  |       1|      10|    100.00%
                                        |        |        |
n12451                                  |       1|      10|    100.00%
                                        |        |        |
n12452                                  |       1|      10|    100.00%
                                        |        |        |
n12453                                  |       1|      10|    100.00%
                                        |        |        |
n12454                                  |       1|      10|    100.00%
                                        |        |        |
n12455                                  |       1|      10|    100.00%
                                        |        |        |
n12456                                  |       1|      10|    100.00%
                                        |        |        |
n12457                                  |       1|      10|    100.00%
                                        |        |        |
n12458                                  |       1|      10|    100.00%
                                        |        |        |
n12459                                  |       1|      10|    100.00%
                                        |        |        |
uart_tx1/n13387                         |       1|      10|    100.00%
                                        |        |        |
n13112                                  |       4|      10|    100.00%
                                        |        |        |
n13997                                  |      55|      10|    100.00%
                                        |        |        |
n12431                                  |       1|       9|     90.00%
                                        |        |        |
n3115                                   |       1|       7|     70.00%
                                        |        |        |
o_Rx_Byte_c_5                           |       6|       6|     60.00%
                                        |        |        |
n2516                                   |       1|       4|     40.00%
                                        |        |        |
o_Rx_Byte_c_6                           |       8|       4|     40.00%
                                        |        |        |
n3116                                   |       1|       3|     30.00%
                                        |        |        |
n2515                                   |       1|       3|     30.00%
                                        |        |        |
n12430                                  |       1|       2|     20.00%
                                        |        |        |
n2517                                   |       1|       2|     20.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>   Source: uart_tx1/SLICE_35.Q1   Loads: 48
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 1359
   Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>   Source: uart_tx1/SLICE_35.Q1
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2203.Q0
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 10

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2203.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 10  Score: 47407
Cumulative negative slack: 47407

Constraints cover 1540554 paths, 2 nets, and 14398 connections (85.78% coverage)

