
01_simple_periodic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000706c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  08007178  08007178  00017178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a4  080077a4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080077a4  080077a4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080077a4  080077a4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a4  080077a4  000177a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077a8  080077a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080077ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000078  08007824  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08007824  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016568  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bc4  00000000  00000000  00036609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  000391d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  0003a4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001985f  00000000  00000000  0003b6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016332  00000000  00000000  00054f07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094466  00000000  00000000  0006b239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ff69f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005990  00000000  00000000  000ff6f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08007160 	.word	0x08007160

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08007160 	.word	0x08007160

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2uiz>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	d20e      	bcs.n	800063a <__aeabi_f2uiz+0x22>
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000620:	d30b      	bcc.n	800063a <__aeabi_f2uiz+0x22>
 8000622:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d409      	bmi.n	8000640 <__aeabi_f2uiz+0x28>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000634:	fa23 f002 	lsr.w	r0, r3, r2
 8000638:	4770      	bx	lr
 800063a:	f04f 0000 	mov.w	r0, #0
 800063e:	4770      	bx	lr
 8000640:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000644:	d101      	bne.n	800064a <__aeabi_f2uiz+0x32>
 8000646:	0242      	lsls	r2, r0, #9
 8000648:	d102      	bne.n	8000650 <__aeabi_f2uiz+0x38>
 800064a:	f04f 30ff 	mov.w	r0, #4294967295
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <aht10_init>:
extern I2C_HandleTypeDef hi2c1;
extern ADC_HandleTypeDef hadc1;


void aht10_init()
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af02      	add	r7, sp, #8
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 800065e:	4a0b      	ldr	r2, [pc, #44]	; (800068c <aht10_init+0x34>)
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	6812      	ldr	r2, [r2, #0]
 8000664:	4611      	mov	r1, r2
 8000666:	8019      	strh	r1, [r3, #0]
 8000668:	3302      	adds	r3, #2
 800066a:	0c12      	lsrs	r2, r2, #16
 800066c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, AHT10_ADDRESS, init_cmd, sizeof(init_cmd), 100);
 800066e:	1d3a      	adds	r2, r7, #4
 8000670:	2364      	movs	r3, #100	; 0x64
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	2303      	movs	r3, #3
 8000676:	2170      	movs	r1, #112	; 0x70
 8000678:	4805      	ldr	r0, [pc, #20]	; (8000690 <aht10_init+0x38>)
 800067a:	f002 fa83 	bl	8002b84 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 800067e:	2050      	movs	r0, #80	; 0x50
 8000680:	f001 f964 	bl	800194c <HAL_Delay>
}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08007178 	.word	0x08007178
 8000690:	200000f0 	.word	0x200000f0

08000694 <aht10_get_data>:

int aht10_get_data(sensor_typedef *m_sensor)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b088      	sub	sp, #32
 8000698:	af02      	add	r7, sp, #8
 800069a:	6078      	str	r0, [r7, #4]
	uint8_t receive_buff[6] = {0};
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	2300      	movs	r3, #0
 80006a2:	81bb      	strh	r3, [r7, #12]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init();
 80006a4:	f7ff ffd8 	bl	8000658 <aht10_init>

	HAL_I2C_Master_Receive(&hi2c1, AHT10_ADDRESS, receive_buff, sizeof(receive_buff), 100);
 80006a8:	f107 0208 	add.w	r2, r7, #8
 80006ac:	2364      	movs	r3, #100	; 0x64
 80006ae:	9300      	str	r3, [sp, #0]
 80006b0:	2306      	movs	r3, #6
 80006b2:	2170      	movs	r1, #112	; 0x70
 80006b4:	482e      	ldr	r0, [pc, #184]	; (8000770 <aht10_get_data+0xdc>)
 80006b6:	f002 fb63 	bl	8002d80 <HAL_I2C_Master_Receive>

	if (!(receive_buff[0] & 0x80))
 80006ba:	7a3b      	ldrb	r3, [r7, #8]
 80006bc:	b25b      	sxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	db50      	blt.n	8000764 <aht10_get_data+0xd0>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006c2:	7a7b      	ldrb	r3, [r7, #9]
 80006c4:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006c6:	7abb      	ldrb	r3, [r7, #10]
 80006c8:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006ca:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80006cc:	7afa      	ldrb	r2, [r7, #11]
 80006ce:	0912      	lsrs	r2, r2, #4
 80006d0:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006d2:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006d4:	617b      	str	r3, [r7, #20]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80006d6:	6978      	ldr	r0, [r7, #20]
 80006d8:	f7ff fdf6 	bl	80002c8 <__aeabi_ui2f>
 80006dc:	4603      	mov	r3, r0
 80006de:	4925      	ldr	r1, [pc, #148]	; (8000774 <aht10_get_data+0xe0>)
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fe49 	bl	8000378 <__aeabi_fmul>
 80006e6:	4603      	mov	r3, r0
 80006e8:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff fef7 	bl	80004e0 <__aeabi_fdiv>
 80006f2:	4603      	mov	r3, r0
 80006f4:	491f      	ldr	r1, [pc, #124]	; (8000774 <aht10_get_data+0xe0>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff fe3e 	bl	8000378 <__aeabi_fmul>
 80006fc:	4603      	mov	r3, r0
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff8a 	bl	8000618 <__aeabi_f2uiz>
 8000704:	4603      	mov	r3, r0
 8000706:	b29a      	uxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	041b      	lsls	r3, r3, #16
 8000710:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000714:	7b3b      	ldrb	r3, [r7, #12]
 8000716:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000718:	4313      	orrs	r3, r2
		                     receive_buff[5];
 800071a:	7b7a      	ldrb	r2, [r7, #13]
		                    ((uint16_t)receive_buff[4] << 8)         |
 800071c:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 800071e:	613b      	str	r3, [r7, #16]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000720:	6938      	ldr	r0, [r7, #16]
 8000722:	f7ff fdd1 	bl	80002c8 <__aeabi_ui2f>
 8000726:	4603      	mov	r3, r0
 8000728:	4913      	ldr	r1, [pc, #76]	; (8000778 <aht10_get_data+0xe4>)
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fe24 	bl	8000378 <__aeabi_fmul>
 8000730:	4603      	mov	r3, r0
 8000732:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fed2 	bl	80004e0 <__aeabi_fdiv>
 800073c:	4603      	mov	r3, r0
 800073e:	490f      	ldr	r1, [pc, #60]	; (800077c <aht10_get_data+0xe8>)
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff fd0f 	bl	8000164 <__aeabi_fsub>
 8000746:	4603      	mov	r3, r0
 8000748:	490a      	ldr	r1, [pc, #40]	; (8000774 <aht10_get_data+0xe0>)
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff fe14 	bl	8000378 <__aeabi_fmul>
 8000750:	4603      	mov	r3, r0
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff60 	bl	8000618 <__aeabi_f2uiz>
 8000758:	4603      	mov	r3, r0
 800075a:	b29a      	uxth	r2, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000760:	2301      	movs	r3, #1
 8000762:	e000      	b.n	8000766 <aht10_get_data+0xd2>
	}
	return 1;
 8000764:	2301      	movs	r3, #1
}
 8000766:	4618      	mov	r0, r3
 8000768:	3718      	adds	r7, #24
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	200000f0 	.word	0x200000f0
 8000774:	42c80000 	.word	0x42c80000
 8000778:	43480000 	.word	0x43480000
 800077c:	42480000 	.word	0x42480000

08000780 <read_adc_once>:

uint16_t read_adc_once(ADC_HandleTypeDef *hadc)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(hadc);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f001 f9db 	bl	8001b44 <HAL_ADC_Start>

    // wait for conversion
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 800078e:	210a      	movs	r1, #10
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f001 fab1 	bl	8001cf8 <HAL_ADC_PollForConversion>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <read_adc_once+0x20>
        return 0; // timeout or error
 800079c:	2300      	movs	r3, #0
 800079e:	e008      	b.n	80007b2 <read_adc_once+0x32>

    uint16_t val = HAL_ADC_GetValue(hadc);
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f001 fbaf 	bl	8001f04 <HAL_ADC_GetValue>
 80007a6:	4603      	mov	r3, r0
 80007a8:	81fb      	strh	r3, [r7, #14]

    HAL_ADC_Stop(hadc);
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f001 fa78 	bl	8001ca0 <HAL_ADC_Stop>

    return val;
 80007b0:	89fb      	ldrh	r3, [r7, #14]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <moisture_get>:
}

uint16_t moisture_get(
                      uint32_t MOISTURE_DRY,
                      uint32_t MOISTURE_WET, sensor_typedef *m_sensor)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
    uint32_t sum = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61fb      	str	r3, [r7, #28]

    /* ---- Take 10 ADC samples ---- */
    for (uint8_t i = 0; i < 10; i++)
 80007cc:	2300      	movs	r3, #0
 80007ce:	76fb      	strb	r3, [r7, #27]
 80007d0:	e00d      	b.n	80007ee <moisture_get+0x32>
    {
        sum += read_adc_once(&hadc1);
 80007d2:	4827      	ldr	r0, [pc, #156]	; (8000870 <moisture_get+0xb4>)
 80007d4:	f7ff ffd4 	bl	8000780 <read_adc_once>
 80007d8:	4603      	mov	r3, r0
 80007da:	461a      	mov	r2, r3
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	4413      	add	r3, r2
 80007e0:	61fb      	str	r3, [r7, #28]
        HAL_Delay(100);
 80007e2:	2064      	movs	r0, #100	; 0x64
 80007e4:	f001 f8b2 	bl	800194c <HAL_Delay>
    for (uint8_t i = 0; i < 10; i++)
 80007e8:	7efb      	ldrb	r3, [r7, #27]
 80007ea:	3301      	adds	r3, #1
 80007ec:	76fb      	strb	r3, [r7, #27]
 80007ee:	7efb      	ldrb	r3, [r7, #27]
 80007f0:	2b09      	cmp	r3, #9
 80007f2:	d9ee      	bls.n	80007d2 <moisture_get+0x16>
    }

    /* ---- Average ADC value ---- */
    uint32_t adc = sum / 10;
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	4a1f      	ldr	r2, [pc, #124]	; (8000874 <moisture_get+0xb8>)
 80007f8:	fba2 2303 	umull	r2, r3, r2, r3
 80007fc:	08db      	lsrs	r3, r3, #3
 80007fe:	613b      	str	r3, [r7, #16]

    int32_t pct_x100;

    /* ---- ADC → moisture percent ×100 ---- */
    if (MOISTURE_WET < MOISTURE_DRY)
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	429a      	cmp	r2, r3
 8000806:	d20e      	bcs.n	8000826 <moisture_get+0x6a>
    {
        // Typical soil sensor: wet ADC < dry ADC
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	693b      	ldr	r3, [r7, #16]
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	461a      	mov	r2, r3
 8000810:	f242 7310 	movw	r3, #10000	; 0x2710
 8000814:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_DRY - MOISTURE_WET);
 8000818:	68f9      	ldr	r1, [r7, #12]
 800081a:	68ba      	ldr	r2, [r7, #8]
 800081c:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 800081e:	fb93 f3f2 	sdiv	r3, r3, r2
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	e00d      	b.n	8000842 <moisture_get+0x86>
    }
    else
    {
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	461a      	mov	r2, r3
 800082e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000832:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_WET - MOISTURE_DRY);
 8000836:	68b9      	ldr	r1, [r7, #8]
 8000838:	68fa      	ldr	r2, [r7, #12]
 800083a:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 800083c:	fb93 f3f2 	sdiv	r3, r3, r2
 8000840:	617b      	str	r3, [r7, #20]
    }

    /* ---- Clamp to 0–100.00% ---- */
    if (pct_x100 < 0)      pct_x100 = 0;
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	2b00      	cmp	r3, #0
 8000846:	da01      	bge.n	800084c <moisture_get+0x90>
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
    if (pct_x100 > 10000)  pct_x100 = 10000;
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000852:	4293      	cmp	r3, r2
 8000854:	dd02      	ble.n	800085c <moisture_get+0xa0>
 8000856:	f242 7310 	movw	r3, #10000	; 0x2710
 800085a:	617b      	str	r3, [r7, #20]
    m_sensor->soil_moisture = (uint16_t)pct_x100;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	b29a      	uxth	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return (uint16_t)pct_x100;
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	b29b      	uxth	r3, r3
}
 8000868:	4618      	mov	r0, r3
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	2000014c 	.word	0x2000014c
 8000874:	cccccccd 	.word	0xcccccccd

08000878 <HAL_TIM_PeriodElapsedCallback>:
EventQueue uart_event_queue = { .head = 0, .tail = 0 };

uint32_t period = 2000;
uint8_t period_change = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
	static EventType task = EVENT_OLED;
    if (htim->Instance == TIM1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a27      	ldr	r2, [pc, #156]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d144      	bne.n	8000914 <HAL_TIM_PeriodElapsedCallback+0x9c>
    {
    	serial_print("%lu ms interrupt \r\n",period);
 800088a:	4b27      	ldr	r3, [pc, #156]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4619      	mov	r1, r3
 8000890:	4826      	ldr	r0, [pc, #152]	; (800092c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000892:	f000 fe4d 	bl	8001530 <serial_print>
    	task++;
 8000896:	4b26      	ldr	r3, [pc, #152]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	3301      	adds	r3, #1
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4b24      	ldr	r3, [pc, #144]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80008a0:	701a      	strb	r2, [r3, #0]
    	switch (task % 5) {
 80008a2:	4b23      	ldr	r3, [pc, #140]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80008a4:	781a      	ldrb	r2, [r3, #0]
 80008a6:	4b23      	ldr	r3, [pc, #140]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80008a8:	fba3 1302 	umull	r1, r3, r3, r2
 80008ac:	0899      	lsrs	r1, r3, #2
 80008ae:	460b      	mov	r3, r1
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	440b      	add	r3, r1
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	3b01      	subs	r3, #1
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d82c      	bhi.n	8000918 <HAL_TIM_PeriodElapsedCallback+0xa0>
 80008be:	a201      	add	r2, pc, #4	; (adr r2, 80008c4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c4:	080008d5 	.word	0x080008d5
 80008c8:	080008e5 	.word	0x080008e5
 80008cc:	080008f5 	.word	0x080008f5
 80008d0:	08000905 	.word	0x08000905
    	          case EVENT_UART:
    	              serial_print("add task UART\r\n");
 80008d4:	4818      	ldr	r0, [pc, #96]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80008d6:	f000 fe2b 	bl	8001530 <serial_print>
    	              event_queue_push(&uart_event_queue, EVENT_UART);
 80008da:	2101      	movs	r1, #1
 80008dc:	4817      	ldr	r0, [pc, #92]	; (800093c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80008de:	f000 fe55 	bl	800158c <event_queue_push>
    	              break;
 80008e2:	e01a      	b.n	800091a <HAL_TIM_PeriodElapsedCallback+0xa2>
    	          case EVENT_OLED:
    	        	  serial_print("add task OLED\r\n");
 80008e4:	4816      	ldr	r0, [pc, #88]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80008e6:	f000 fe23 	bl	8001530 <serial_print>
    	        	  event_queue_push(&uart_event_queue, EVENT_OLED);
 80008ea:	2102      	movs	r1, #2
 80008ec:	4813      	ldr	r0, [pc, #76]	; (800093c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80008ee:	f000 fe4d 	bl	800158c <event_queue_push>
    	              break;
 80008f2:	e012      	b.n	800091a <HAL_TIM_PeriodElapsedCallback+0xa2>
    	          case EVENT_TEMP:
    	        	  serial_print("add task TEMP\r\n");
 80008f4:	4813      	ldr	r0, [pc, #76]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80008f6:	f000 fe1b 	bl	8001530 <serial_print>
    	        	  event_queue_push(&uart_event_queue, EVENT_TEMP);
 80008fa:	2103      	movs	r1, #3
 80008fc:	480f      	ldr	r0, [pc, #60]	; (800093c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80008fe:	f000 fe45 	bl	800158c <event_queue_push>
    	              break;
 8000902:	e00a      	b.n	800091a <HAL_TIM_PeriodElapsedCallback+0xa2>
    	          case EVENT_MOISTURE:
    	        	  serial_print("add task MOISTURE\r\n");
 8000904:	4810      	ldr	r0, [pc, #64]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000906:	f000 fe13 	bl	8001530 <serial_print>
    	        	  event_queue_push(&uart_event_queue, EVENT_MOISTURE);
 800090a:	2104      	movs	r1, #4
 800090c:	480b      	ldr	r0, [pc, #44]	; (800093c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800090e:	f000 fe3d 	bl	800158c <event_queue_push>
    	              break;
 8000912:	e002      	b.n	800091a <HAL_TIM_PeriodElapsedCallback+0xa2>
    	          default:
    	              break;
    	      }


    }
 8000914:	bf00      	nop
 8000916:	e000      	b.n	800091a <HAL_TIM_PeriodElapsedCallback+0xa2>
    	              break;
 8000918:	bf00      	nop
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40012c00 	.word	0x40012c00
 8000928:	20000000 	.word	0x20000000
 800092c:	0800717c 	.word	0x0800717c
 8000930:	20000004 	.word	0x20000004
 8000934:	cccccccd 	.word	0xcccccccd
 8000938:	08007190 	.word	0x08007190
 800093c:	20000094 	.word	0x20000094
 8000940:	080071a0 	.word	0x080071a0
 8000944:	080071b0 	.word	0x080071b0
 8000948:	080071c0 	.word	0x080071c0

0800094c <task_aht10_read>:


void task_aht10_read()
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	aht10_get_data(&m_sensor);
 8000950:	4802      	ldr	r0, [pc, #8]	; (800095c <task_aht10_read+0x10>)
 8000952:	f7ff fe9f 	bl	8000694 <aht10_get_data>
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000144 	.word	0x20000144

08000960 <task_soil_read>:

void task_soil_read()
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	moisture_get(4500, 1500, &m_sensor);
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <task_soil_read+0x18>)
 8000966:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800096a:	f241 1094 	movw	r0, #4500	; 0x1194
 800096e:	f7ff ff25 	bl	80007bc <moisture_get>
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000144 	.word	0x20000144

0800097c <task_oled_display>:

void task_oled_display()
{
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b089      	sub	sp, #36	; 0x24
 8000980:	af00      	add	r7, sp, #0
	char oled_buf[32];

		  sprintf(oled_buf, "TEMP: %d.%d C", m_sensor.temp/100, m_sensor.temp %100);
 8000982:	4b2f      	ldr	r3, [pc, #188]	; (8000a40 <task_oled_display+0xc4>)
 8000984:	885b      	ldrh	r3, [r3, #2]
 8000986:	4a2f      	ldr	r2, [pc, #188]	; (8000a44 <task_oled_display+0xc8>)
 8000988:	fba2 2303 	umull	r2, r3, r2, r3
 800098c:	095b      	lsrs	r3, r3, #5
 800098e:	b29b      	uxth	r3, r3
 8000990:	461c      	mov	r4, r3
 8000992:	4b2b      	ldr	r3, [pc, #172]	; (8000a40 <task_oled_display+0xc4>)
 8000994:	885b      	ldrh	r3, [r3, #2]
 8000996:	4a2b      	ldr	r2, [pc, #172]	; (8000a44 <task_oled_display+0xc8>)
 8000998:	fba2 1203 	umull	r1, r2, r2, r3
 800099c:	0952      	lsrs	r2, r2, #5
 800099e:	2164      	movs	r1, #100	; 0x64
 80009a0:	fb01 f202 	mul.w	r2, r1, r2
 80009a4:	1a9b      	subs	r3, r3, r2
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	4638      	mov	r0, r7
 80009aa:	4622      	mov	r2, r4
 80009ac:	4926      	ldr	r1, [pc, #152]	; (8000a48 <task_oled_display+0xcc>)
 80009ae:	f005 fa8f 	bl	8005ed0 <siprintf>
		  oled_msg(3, 20, oled_buf);
 80009b2:	463b      	mov	r3, r7
 80009b4:	461a      	mov	r2, r3
 80009b6:	2114      	movs	r1, #20
 80009b8:	2003      	movs	r0, #3
 80009ba:	f000 fbc7 	bl	800114c <oled_msg>
		  sprintf(oled_buf, "HUMID: %d.%d %%", m_sensor.humidity/100, m_sensor.humidity %100);
 80009be:	4b20      	ldr	r3, [pc, #128]	; (8000a40 <task_oled_display+0xc4>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	4a20      	ldr	r2, [pc, #128]	; (8000a44 <task_oled_display+0xc8>)
 80009c4:	fba2 2303 	umull	r2, r3, r2, r3
 80009c8:	095b      	lsrs	r3, r3, #5
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	461c      	mov	r4, r3
 80009ce:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <task_oled_display+0xc4>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <task_oled_display+0xc8>)
 80009d4:	fba2 1203 	umull	r1, r2, r2, r3
 80009d8:	0952      	lsrs	r2, r2, #5
 80009da:	2164      	movs	r1, #100	; 0x64
 80009dc:	fb01 f202 	mul.w	r2, r1, r2
 80009e0:	1a9b      	subs	r3, r3, r2
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	4638      	mov	r0, r7
 80009e6:	4622      	mov	r2, r4
 80009e8:	4918      	ldr	r1, [pc, #96]	; (8000a4c <task_oled_display+0xd0>)
 80009ea:	f005 fa71 	bl	8005ed0 <siprintf>
		  oled_msg(5, 20, oled_buf);
 80009ee:	463b      	mov	r3, r7
 80009f0:	461a      	mov	r2, r3
 80009f2:	2114      	movs	r1, #20
 80009f4:	2005      	movs	r0, #5
 80009f6:	f000 fba9 	bl	800114c <oled_msg>
		  sprintf(oled_buf, "MOISTURE: %d.%d %%", m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <task_oled_display+0xc4>)
 80009fc:	889b      	ldrh	r3, [r3, #4]
 80009fe:	4a11      	ldr	r2, [pc, #68]	; (8000a44 <task_oled_display+0xc8>)
 8000a00:	fba2 2303 	umull	r2, r3, r2, r3
 8000a04:	095b      	lsrs	r3, r3, #5
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	461c      	mov	r4, r3
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <task_oled_display+0xc4>)
 8000a0c:	889b      	ldrh	r3, [r3, #4]
 8000a0e:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <task_oled_display+0xc8>)
 8000a10:	fba2 1203 	umull	r1, r2, r2, r3
 8000a14:	0952      	lsrs	r2, r2, #5
 8000a16:	2164      	movs	r1, #100	; 0x64
 8000a18:	fb01 f202 	mul.w	r2, r1, r2
 8000a1c:	1a9b      	subs	r3, r3, r2
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	4638      	mov	r0, r7
 8000a22:	4622      	mov	r2, r4
 8000a24:	490a      	ldr	r1, [pc, #40]	; (8000a50 <task_oled_display+0xd4>)
 8000a26:	f005 fa53 	bl	8005ed0 <siprintf>
		  oled_msg(7, 20, oled_buf);
 8000a2a:	463b      	mov	r3, r7
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	2114      	movs	r1, #20
 8000a30:	2007      	movs	r0, #7
 8000a32:	f000 fb8b 	bl	800114c <oled_msg>

}
 8000a36:	bf00      	nop
 8000a38:	3724      	adds	r7, #36	; 0x24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd90      	pop	{r4, r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000144 	.word	0x20000144
 8000a44:	51eb851f 	.word	0x51eb851f
 8000a48:	080071d4 	.word	0x080071d4
 8000a4c:	080071e4 	.word	0x080071e4
 8000a50:	080071f4 	.word	0x080071f4

08000a54 <task_uart_send>:

void task_uart_send()
{
 8000a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af04      	add	r7, sp, #16
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
			m_sensor.temp/100, m_sensor.temp %100,
 8000a5a:	4b24      	ldr	r3, [pc, #144]	; (8000aec <task_uart_send+0x98>)
 8000a5c:	885b      	ldrh	r3, [r3, #2]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000a5e:	4a24      	ldr	r2, [pc, #144]	; (8000af0 <task_uart_send+0x9c>)
 8000a60:	fba2 2303 	umull	r2, r3, r2, r3
 8000a64:	095b      	lsrs	r3, r3, #5
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	461d      	mov	r5, r3
			m_sensor.temp/100, m_sensor.temp %100,
 8000a6a:	4b20      	ldr	r3, [pc, #128]	; (8000aec <task_uart_send+0x98>)
 8000a6c:	885b      	ldrh	r3, [r3, #2]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000a6e:	4a20      	ldr	r2, [pc, #128]	; (8000af0 <task_uart_send+0x9c>)
 8000a70:	fba2 1203 	umull	r1, r2, r2, r3
 8000a74:	0952      	lsrs	r2, r2, #5
 8000a76:	2164      	movs	r1, #100	; 0x64
 8000a78:	fb01 f202 	mul.w	r2, r1, r2
 8000a7c:	1a9b      	subs	r3, r3, r2
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	461e      	mov	r6, r3
			m_sensor.humidity/100, m_sensor.humidity %100,
 8000a82:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <task_uart_send+0x98>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000a86:	4a1a      	ldr	r2, [pc, #104]	; (8000af0 <task_uart_send+0x9c>)
 8000a88:	fba2 2303 	umull	r2, r3, r2, r3
 8000a8c:	095b      	lsrs	r3, r3, #5
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	469c      	mov	ip, r3
			m_sensor.humidity/100, m_sensor.humidity %100,
 8000a92:	4b16      	ldr	r3, [pc, #88]	; (8000aec <task_uart_send+0x98>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000a96:	4a16      	ldr	r2, [pc, #88]	; (8000af0 <task_uart_send+0x9c>)
 8000a98:	fba2 1203 	umull	r1, r2, r2, r3
 8000a9c:	0952      	lsrs	r2, r2, #5
 8000a9e:	2164      	movs	r1, #100	; 0x64
 8000aa0:	fb01 f202 	mul.w	r2, r1, r2
 8000aa4:	1a9b      	subs	r3, r3, r2
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	4618      	mov	r0, r3
			m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <task_uart_send+0x98>)
 8000aac:	889b      	ldrh	r3, [r3, #4]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000aae:	4a10      	ldr	r2, [pc, #64]	; (8000af0 <task_uart_send+0x9c>)
 8000ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab4:	095b      	lsrs	r3, r3, #5
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	461c      	mov	r4, r3
			m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <task_uart_send+0x98>)
 8000abc:	889b      	ldrh	r3, [r3, #4]
	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000abe:	4a0c      	ldr	r2, [pc, #48]	; (8000af0 <task_uart_send+0x9c>)
 8000ac0:	fba2 1203 	umull	r1, r2, r2, r3
 8000ac4:	0952      	lsrs	r2, r2, #5
 8000ac6:	2164      	movs	r1, #100	; 0x64
 8000ac8:	fb01 f202 	mul.w	r2, r1, r2
 8000acc:	1a9b      	subs	r3, r3, r2
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	9302      	str	r3, [sp, #8]
 8000ad2:	9401      	str	r4, [sp, #4]
 8000ad4:	9000      	str	r0, [sp, #0]
 8000ad6:	4663      	mov	r3, ip
 8000ad8:	4632      	mov	r2, r6
 8000ada:	4629      	mov	r1, r5
 8000adc:	4805      	ldr	r0, [pc, #20]	; (8000af4 <task_uart_send+0xa0>)
 8000ade:	f000 fd27 	bl	8001530 <serial_print>
}
 8000ae2:	bf00      	nop
 8000ae4:	3704      	adds	r7, #4
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000144 	.word	0x20000144
 8000af0:	51eb851f 	.word	0x51eb851f
 8000af4:	08007208 	.word	0x08007208

08000af8 <event_handle>:

void event_handle(EventType event) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
      switch (event) {
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	3b01      	subs	r3, #1
 8000b06:	2b03      	cmp	r3, #3
 8000b08:	d822      	bhi.n	8000b50 <event_handle+0x58>
 8000b0a:	a201      	add	r2, pc, #4	; (adr r2, 8000b10 <event_handle+0x18>)
 8000b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b10:	08000b21 	.word	0x08000b21
 8000b14:	08000b2d 	.word	0x08000b2d
 8000b18:	08000b39 	.word	0x08000b39
 8000b1c:	08000b45 	.word	0x08000b45
          case EVENT_UART:
              serial_print("Handle task UART\r\n");
 8000b20:	480e      	ldr	r0, [pc, #56]	; (8000b5c <event_handle+0x64>)
 8000b22:	f000 fd05 	bl	8001530 <serial_print>
              task_uart_send();
 8000b26:	f7ff ff95 	bl	8000a54 <task_uart_send>
              break;
 8000b2a:	e012      	b.n	8000b52 <event_handle+0x5a>
          case EVENT_OLED:
        	  serial_print("Handle task OLED\r\n");
 8000b2c:	480c      	ldr	r0, [pc, #48]	; (8000b60 <event_handle+0x68>)
 8000b2e:	f000 fcff 	bl	8001530 <serial_print>
        	  task_oled_display();
 8000b32:	f7ff ff23 	bl	800097c <task_oled_display>
              break;
 8000b36:	e00c      	b.n	8000b52 <event_handle+0x5a>
          case EVENT_TEMP:
        	  serial_print("Handle task TEMP\r\n");
 8000b38:	480a      	ldr	r0, [pc, #40]	; (8000b64 <event_handle+0x6c>)
 8000b3a:	f000 fcf9 	bl	8001530 <serial_print>
              task_aht10_read();
 8000b3e:	f7ff ff05 	bl	800094c <task_aht10_read>
              break;
 8000b42:	e006      	b.n	8000b52 <event_handle+0x5a>
          case EVENT_MOISTURE:
        	  serial_print("Handle task MOISTURE\r\n");
 8000b44:	4808      	ldr	r0, [pc, #32]	; (8000b68 <event_handle+0x70>)
 8000b46:	f000 fcf3 	bl	8001530 <serial_print>
              task_soil_read();
 8000b4a:	f7ff ff09 	bl	8000960 <task_soil_read>
              break;
 8000b4e:	e000      	b.n	8000b52 <event_handle+0x5a>
          default:
              break;
 8000b50:	bf00      	nop
      }
  }
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	08007238 	.word	0x08007238
 8000b60:	0800724c 	.word	0x0800724c
 8000b64:	08007260 	.word	0x08007260
 8000b68:	08007274 	.word	0x08007274

08000b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b72:	f000 fe89 	bl	8001888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b76:	f000 f827 	bl	8000bc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7a:	f000 f993 	bl	8000ea4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b7e:	f000 f8b1 	bl	8000ce4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000b82:	f000 f913 	bl	8000dac <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000b86:	f000 f963 	bl	8000e50 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000b8a:	f000 f8d9 	bl	8000d40 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000b8e:	f000 f86b 	bl	8000c68 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1);
 8000b92:	480b      	ldr	r0, [pc, #44]	; (8000bc0 <main+0x54>)
 8000b94:	f003 ff30 	bl	80049f8 <HAL_TIM_Base_Start_IT>

  oled_init();
 8000b98:	f000 fa0c 	bl	8000fb4 <oled_init>
  oled_clear();
 8000b9c:	f000 fa7b 	bl	8001096 <oled_clear>

  uart_rx_IT();
 8000ba0:	f000 fd4c 	bl	800163c <uart_rx_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  EventType event = event_queue_pop(&uart_event_queue);
 8000ba4:	4807      	ldr	r0, [pc, #28]	; (8000bc4 <main+0x58>)
 8000ba6:	f000 fd1d 	bl	80015e4 <event_queue_pop>
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	 	      if (event != EVENT_NONE)
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d0f7      	beq.n	8000ba4 <main+0x38>
	 	      {
	 	          event_handle(event);
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff ff9e 	bl	8000af8 <event_handle>
  {
 8000bbc:	e7f2      	b.n	8000ba4 <main+0x38>
 8000bbe:	bf00      	nop
 8000bc0:	200001c4 	.word	0x200001c4
 8000bc4:	20000094 	.word	0x20000094

08000bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b094      	sub	sp, #80	; 0x50
 8000bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bd2:	2228      	movs	r2, #40	; 0x28
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f005 f972 	bl	8005ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c00:	2310      	movs	r3, #16
 8000c02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f002 fea9 	bl	8003964 <HAL_RCC_OscConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000c18:	f000 f982 	bl	8000f20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f003 f914 	bl	8003e64 <HAL_RCC_ClockConfig>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000c42:	f000 f96d 	bl	8000f20 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c46:	2302      	movs	r3, #2
 8000c48:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	4618      	mov	r0, r3
 8000c52:	f003 fa95 	bl	8004180 <HAL_RCCEx_PeriphCLKConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c5c:	f000 f960 	bl	8000f20 <Error_Handler>
  }
}
 8000c60:	bf00      	nop
 8000c62:	3750      	adds	r7, #80	; 0x50
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c7a:	4a19      	ldr	r2, [pc, #100]	; (8000ce0 <MX_ADC1_Init+0x78>)
 8000c7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c7e:	4b17      	ldr	r3, [pc, #92]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c84:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c8a:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c90:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c92:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000c96:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c98:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000ca6:	f000 fe75 	bl	8001994 <HAL_ADC_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000cb0:	f000 f936 	bl	8000f20 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4805      	ldr	r0, [pc, #20]	; (8000cdc <MX_ADC1_Init+0x74>)
 8000cc6:	f001 f929 	bl	8001f1c <HAL_ADC_ConfigChannel>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000cd0:	f000 f926 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	2000014c 	.word	0x2000014c
 8000ce0:	40012400 	.word	0x40012400

08000ce4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ce8:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000cea:	4a13      	ldr	r2, [pc, #76]	; (8000d38 <MX_I2C1_Init+0x54>)
 8000cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000cf0:	4a12      	ldr	r2, [pc, #72]	; (8000d3c <MX_I2C1_Init+0x58>)
 8000cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d08:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d0e:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d20:	4804      	ldr	r0, [pc, #16]	; (8000d34 <MX_I2C1_Init+0x50>)
 8000d22:	f001 fdeb 	bl	80028fc <HAL_I2C_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d2c:	f000 f8f8 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200000f0 	.word	0x200000f0
 8000d38:	40005400 	.word	0x40005400
 8000d3c:	000186a0 	.word	0x000186a0

08000d40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d44:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d46:	4a18      	ldr	r2, [pc, #96]	; (8000da8 <MX_SPI1_Init+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d52:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d58:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d5e:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d72:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d78:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d7e:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d84:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000d8a:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d8c:	220a      	movs	r2, #10
 8000d8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d90:	4804      	ldr	r0, [pc, #16]	; (8000da4 <MX_SPI1_Init+0x64>)
 8000d92:	f003 fb61 	bl	8004458 <HAL_SPI_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d9c:	f000 f8c0 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000020c 	.word	0x2000020c
 8000da8:	40013000 	.word	0x40013000

08000dac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000db2:	f107 0308 	add.w	r3, r7, #8
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dc8:	4b1f      	ldr	r3, [pc, #124]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000dca:	4a20      	ldr	r2, [pc, #128]	; (8000e4c <MX_TIM1_Init+0xa0>)
 8000dcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8000dce:	4b1e      	ldr	r3, [pc, #120]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000dd0:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dd4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd6:	4b1c      	ldr	r3, [pc, #112]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8000ddc:	4b1a      	ldr	r3, [pc, #104]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000dde:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000de2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de4:	4b18      	ldr	r3, [pc, #96]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df0:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000df6:	4814      	ldr	r0, [pc, #80]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000df8:	f003 fdaf 	bl	800495a <HAL_TIM_Base_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e02:	f000 f88d 	bl	8000f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e0c:	f107 0308 	add.w	r3, r7, #8
 8000e10:	4619      	mov	r1, r3
 8000e12:	480d      	ldr	r0, [pc, #52]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000e14:	f003 ff60 	bl	8004cd8 <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e1e:	f000 f87f 	bl	8000f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e22:	2300      	movs	r3, #0
 8000e24:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4806      	ldr	r0, [pc, #24]	; (8000e48 <MX_TIM1_Init+0x9c>)
 8000e30:	f004 f942 	bl	80050b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000e3a:	f000 f871 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	200001c4 	.word	0x200001c4
 8000e4c:	40012c00 	.word	0x40012c00

08000e50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e56:	4a12      	ldr	r2, [pc, #72]	; (8000ea0 <MX_USART1_UART_Init+0x50>)
 8000e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e74:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e76:	220c      	movs	r2, #12
 8000e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e86:	4805      	ldr	r0, [pc, #20]	; (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e88:	f004 f986 	bl	8005198 <HAL_UART_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e92:	f000 f845 	bl	8000f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	2000017c 	.word	0x2000017c
 8000ea0:	40013800 	.word	0x40013800

08000ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	f107 0308 	add.w	r3, r7, #8
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b17      	ldr	r3, [pc, #92]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a16      	ldr	r2, [pc, #88]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000ebe:	f043 0304 	orr.w	r3, r3, #4
 8000ec2:	6193      	str	r3, [r2, #24]
 8000ec4:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed0:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	4a10      	ldr	r2, [pc, #64]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000ed6:	f043 0308 	orr.w	r3, r3, #8
 8000eda:	6193      	str	r3, [r2, #24]
 8000edc:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <MX_GPIO_Init+0x74>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	f003 0308 	and.w	r3, r3, #8
 8000ee4:	603b      	str	r3, [r7, #0]
 8000ee6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RES_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2158      	movs	r1, #88	; 0x58
 8000eec:	480b      	ldr	r0, [pc, #44]	; (8000f1c <MX_GPIO_Init+0x78>)
 8000eee:	f001 fced 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RES_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = RES_Pin|CS_Pin|DC_Pin;
 8000ef2:	2358      	movs	r3, #88	; 0x58
 8000ef4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2302      	movs	r3, #2
 8000f00:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 0308 	add.w	r3, r7, #8
 8000f06:	4619      	mov	r1, r3
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <MX_GPIO_Init+0x78>)
 8000f0a:	f001 fb5b 	bl	80025c4 <HAL_GPIO_Init>

}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	40010800 	.word	0x40010800

08000f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f24:	b672      	cpsid	i
}
 8000f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <Error_Handler+0x8>
	...

08000f2c <send_cmd>:
#include "oled.h"

extern SPI_HandleTypeDef hspi1;

void send_cmd(uint8_t cmd)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
	DC_cmd();
 8000f36:	2200      	movs	r2, #0
 8000f38:	2140      	movs	r1, #64	; 0x40
 8000f3a:	480b      	ldr	r0, [pc, #44]	; (8000f68 <send_cmd+0x3c>)
 8000f3c:	f001 fcc6 	bl	80028cc <HAL_GPIO_WritePin>
	CS_write(0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2110      	movs	r1, #16
 8000f44:	4808      	ldr	r0, [pc, #32]	; (8000f68 <send_cmd+0x3c>)
 8000f46:	f001 fcc1 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 8000f4a:	1df9      	adds	r1, r7, #7
 8000f4c:	2364      	movs	r3, #100	; 0x64
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4806      	ldr	r0, [pc, #24]	; (8000f6c <send_cmd+0x40>)
 8000f52:	f003 fb05 	bl	8004560 <HAL_SPI_Transmit>
	CS_write(1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2110      	movs	r1, #16
 8000f5a:	4803      	ldr	r0, [pc, #12]	; (8000f68 <send_cmd+0x3c>)
 8000f5c:	f001 fcb6 	bl	80028cc <HAL_GPIO_WritePin>
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40010800 	.word	0x40010800
 8000f6c:	2000020c 	.word	0x2000020c

08000f70 <send_data>:

void send_data(uint8_t data)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
	DC_data();
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	2140      	movs	r1, #64	; 0x40
 8000f7e:	480b      	ldr	r0, [pc, #44]	; (8000fac <send_data+0x3c>)
 8000f80:	f001 fca4 	bl	80028cc <HAL_GPIO_WritePin>
	CS_write(0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2110      	movs	r1, #16
 8000f88:	4808      	ldr	r0, [pc, #32]	; (8000fac <send_data+0x3c>)
 8000f8a:	f001 fc9f 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8000f8e:	1df9      	adds	r1, r7, #7
 8000f90:	2364      	movs	r3, #100	; 0x64
 8000f92:	2201      	movs	r2, #1
 8000f94:	4806      	ldr	r0, [pc, #24]	; (8000fb0 <send_data+0x40>)
 8000f96:	f003 fae3 	bl	8004560 <HAL_SPI_Transmit>
	CS_write(1);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	4803      	ldr	r0, [pc, #12]	; (8000fac <send_data+0x3c>)
 8000fa0:	f001 fc94 	bl	80028cc <HAL_GPIO_WritePin>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40010800 	.word	0x40010800
 8000fb0:	2000020c 	.word	0x2000020c

08000fb4 <oled_init>:

void oled_init()
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	CS_write(0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2110      	movs	r1, #16
 8000fbc:	4824      	ldr	r0, [pc, #144]	; (8001050 <oled_init+0x9c>)
 8000fbe:	f001 fc85 	bl	80028cc <HAL_GPIO_WritePin>
	RES_write(1);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2108      	movs	r1, #8
 8000fc6:	4822      	ldr	r0, [pc, #136]	; (8001050 <oled_init+0x9c>)
 8000fc8:	f001 fc80 	bl	80028cc <HAL_GPIO_WritePin>
	send_cmd(0xA8);
 8000fcc:	20a8      	movs	r0, #168	; 0xa8
 8000fce:	f7ff ffad 	bl	8000f2c <send_cmd>
		send_cmd(0x3F);
 8000fd2:	203f      	movs	r0, #63	; 0x3f
 8000fd4:	f7ff ffaa 	bl	8000f2c <send_cmd>

		send_cmd(0xD3);
 8000fd8:	20d3      	movs	r0, #211	; 0xd3
 8000fda:	f7ff ffa7 	bl	8000f2c <send_cmd>
		send_cmd(0x00);
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f7ff ffa4 	bl	8000f2c <send_cmd>

		send_cmd(0x40);
 8000fe4:	2040      	movs	r0, #64	; 0x40
 8000fe6:	f7ff ffa1 	bl	8000f2c <send_cmd>

		send_cmd(0xA1);
 8000fea:	20a1      	movs	r0, #161	; 0xa1
 8000fec:	f7ff ff9e 	bl	8000f2c <send_cmd>

		send_cmd(0xC8);
 8000ff0:	20c8      	movs	r0, #200	; 0xc8
 8000ff2:	f7ff ff9b 	bl	8000f2c <send_cmd>

		send_cmd(0xDA);
 8000ff6:	20da      	movs	r0, #218	; 0xda
 8000ff8:	f7ff ff98 	bl	8000f2c <send_cmd>
		send_cmd(0x12);
 8000ffc:	2012      	movs	r0, #18
 8000ffe:	f7ff ff95 	bl	8000f2c <send_cmd>

		send_cmd(0x81);
 8001002:	2081      	movs	r0, #129	; 0x81
 8001004:	f7ff ff92 	bl	8000f2c <send_cmd>
		send_cmd(0x3F);
 8001008:	203f      	movs	r0, #63	; 0x3f
 800100a:	f7ff ff8f 	bl	8000f2c <send_cmd>

		send_cmd(0xA4);
 800100e:	20a4      	movs	r0, #164	; 0xa4
 8001010:	f7ff ff8c 	bl	8000f2c <send_cmd>

		send_cmd(0xA6);
 8001014:	20a6      	movs	r0, #166	; 0xa6
 8001016:	f7ff ff89 	bl	8000f2c <send_cmd>

		send_cmd(0xD5);
 800101a:	20d5      	movs	r0, #213	; 0xd5
 800101c:	f7ff ff86 	bl	8000f2c <send_cmd>
		send_cmd(0x80);
 8001020:	2080      	movs	r0, #128	; 0x80
 8001022:	f7ff ff83 	bl	8000f2c <send_cmd>

		send_cmd(0x8D);
 8001026:	208d      	movs	r0, #141	; 0x8d
 8001028:	f7ff ff80 	bl	8000f2c <send_cmd>
		send_cmd(0x14);
 800102c:	2014      	movs	r0, #20
 800102e:	f7ff ff7d 	bl	8000f2c <send_cmd>

		send_cmd(0xAF);
 8001032:	20af      	movs	r0, #175	; 0xaf
 8001034:	f7ff ff7a 	bl	8000f2c <send_cmd>

		send_cmd(0x20);
 8001038:	2020      	movs	r0, #32
 800103a:	f7ff ff77 	bl	8000f2c <send_cmd>
		send_cmd(0x10);
 800103e:	2010      	movs	r0, #16
 8001040:	f7ff ff74 	bl	8000f2c <send_cmd>
		HAL_Delay(1000);
 8001044:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001048:	f000 fc80 	bl	800194c <HAL_Delay>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40010800 	.word	0x40010800

08001054 <oled_pos>:

void oled_pos(uint8_t y_pos, uint8_t x_pos)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	460a      	mov	r2, r1
 800105e:	71fb      	strb	r3, [r7, #7]
 8001060:	4613      	mov	r3, r2
 8001062:	71bb      	strb	r3, [r7, #6]
	send_cmd(0x00 + (0x0F & x_pos));
 8001064:	79bb      	ldrb	r3, [r7, #6]
 8001066:	f003 030f 	and.w	r3, r3, #15
 800106a:	b2db      	uxtb	r3, r3
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff5d 	bl	8000f2c <send_cmd>

		//Set higher column address
		send_cmd(0x10 + (0x0F & (x_pos>>4)));
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	091b      	lsrs	r3, r3, #4
 8001076:	b2db      	uxtb	r3, r3
 8001078:	3310      	adds	r3, #16
 800107a:	b2db      	uxtb	r3, r3
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff55 	bl	8000f2c <send_cmd>

		//Set row address
		send_cmd(0xB0 + y_pos);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	3b50      	subs	r3, #80	; 0x50
 8001086:	b2db      	uxtb	r3, r3
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff4f 	bl	8000f2c <send_cmd>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <oled_clear>:

void oled_clear()
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
	int i,j;
		oled_pos(0,0);
 800109c:	2100      	movs	r1, #0
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff ffd8 	bl	8001054 <oled_pos>
		for (i = 0;i < 8;i++)
 80010a4:	2300      	movs	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	e016      	b.n	80010d8 <oled_clear+0x42>
				for (j = 0; j < 130; j++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	603b      	str	r3, [r7, #0]
 80010ae:	e00d      	b.n	80010cc <oled_clear+0x36>
							{
								oled_pos(i,j);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	4611      	mov	r1, r2
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff ffca 	bl	8001054 <oled_pos>
								send_data(0x00);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f7ff ff55 	bl	8000f70 <send_data>
				for (j = 0; j < 130; j++)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	3301      	adds	r3, #1
 80010ca:	603b      	str	r3, [r7, #0]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	2b81      	cmp	r3, #129	; 0x81
 80010d0:	ddee      	ble.n	80010b0 <oled_clear+0x1a>
		for (i = 0;i < 8;i++)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3301      	adds	r3, #1
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b07      	cmp	r3, #7
 80010dc:	dde5      	ble.n	80010aa <oled_clear+0x14>
							}

}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <oled_print>:

void oled_print(uint8_t *str)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	 int i,j;
		i=0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
		while(str[i])
 80010f4:	e01d      	b.n	8001132 <oled_print+0x4a>
		{
			for(j=0;j<6;j++)
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	e014      	b.n	8001126 <oled_print+0x3e>
					{
						send_data(ASCII[(str[i]-32)][j]);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	f1a3 0220 	sub.w	r2, r3, #32
 8001108:	490f      	ldr	r1, [pc, #60]	; (8001148 <oled_print+0x60>)
 800110a:	4613      	mov	r3, r2
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	4413      	add	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	18ca      	adds	r2, r1, r3
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4413      	add	r3, r2
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff28 	bl	8000f70 <send_data>
			for(j=0;j<6;j++)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	3301      	adds	r3, #1
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	2b05      	cmp	r3, #5
 800112a:	dde7      	ble.n	80010fc <oled_print+0x14>
					}
					i++;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	3301      	adds	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
		while(str[i])
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	4413      	add	r3, r2
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1db      	bne.n	80010f6 <oled_print+0xe>
		}
}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	08007374 	.word	0x08007374

0800114c <oled_msg>:

void oled_msg(uint8_t y_pos, uint8_t x_pos, char * str)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	603a      	str	r2, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
 8001158:	460b      	mov	r3, r1
 800115a:	71bb      	strb	r3, [r7, #6]
	oled_pos(y_pos, x_pos);
 800115c:	79ba      	ldrb	r2, [r7, #6]
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff76 	bl	8001054 <oled_pos>
	oled_print(str);
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f7ff ffbd 	bl	80010e8 <oled_print>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <HAL_MspInit+0x5c>)
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <HAL_MspInit+0x5c>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6193      	str	r3, [r2, #24]
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_MspInit+0x5c>)
 800118c:	699b      	ldr	r3, [r3, #24]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <HAL_MspInit+0x5c>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	4a0e      	ldr	r2, [pc, #56]	; (80011d4 <HAL_MspInit+0x5c>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a0:	61d3      	str	r3, [r2, #28]
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_MspInit+0x5c>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011ae:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <HAL_MspInit+0x60>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <HAL_MspInit+0x60>)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40010000 	.word	0x40010000

080011dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a14      	ldr	r2, [pc, #80]	; (8001248 <HAL_ADC_MspInit+0x6c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d121      	bne.n	8001240 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011fc:	4b13      	ldr	r3, [pc, #76]	; (800124c <HAL_ADC_MspInit+0x70>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	4a12      	ldr	r2, [pc, #72]	; (800124c <HAL_ADC_MspInit+0x70>)
 8001202:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001206:	6193      	str	r3, [r2, #24]
 8001208:	4b10      	ldr	r3, [pc, #64]	; (800124c <HAL_ADC_MspInit+0x70>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	4b0d      	ldr	r3, [pc, #52]	; (800124c <HAL_ADC_MspInit+0x70>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a0c      	ldr	r2, [pc, #48]	; (800124c <HAL_ADC_MspInit+0x70>)
 800121a:	f043 0304 	orr.w	r3, r3, #4
 800121e:	6193      	str	r3, [r2, #24]
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <HAL_ADC_MspInit+0x70>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800122c:	2304      	movs	r3, #4
 800122e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001230:	2303      	movs	r3, #3
 8001232:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	4619      	mov	r1, r3
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <HAL_ADC_MspInit+0x74>)
 800123c:	f001 f9c2 	bl	80025c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001240:	bf00      	nop
 8001242:	3720      	adds	r7, #32
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40012400 	.word	0x40012400
 800124c:	40021000 	.word	0x40021000
 8001250:	40010800 	.word	0x40010800

08001254 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a15      	ldr	r2, [pc, #84]	; (80012c4 <HAL_I2C_MspInit+0x70>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d123      	bne.n	80012bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 800127a:	f043 0308 	orr.w	r3, r3, #8
 800127e:	6193      	str	r3, [r2, #24]
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800128c:	23c0      	movs	r3, #192	; 0xc0
 800128e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001290:	2312      	movs	r3, #18
 8001292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	4619      	mov	r1, r3
 800129e:	480b      	ldr	r0, [pc, #44]	; (80012cc <HAL_I2C_MspInit+0x78>)
 80012a0:	f001 f990 	bl	80025c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 80012aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012ae:	61d3      	str	r3, [r2, #28]
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <HAL_I2C_MspInit+0x74>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80012bc:	bf00      	nop
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40005400 	.word	0x40005400
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010c00 	.word	0x40010c00

080012d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a15      	ldr	r2, [pc, #84]	; (8001340 <HAL_SPI_MspInit+0x70>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d123      	bne.n	8001338 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012f0:	4b14      	ldr	r3, [pc, #80]	; (8001344 <HAL_SPI_MspInit+0x74>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a13      	ldr	r2, [pc, #76]	; (8001344 <HAL_SPI_MspInit+0x74>)
 80012f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <HAL_SPI_MspInit+0x74>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <HAL_SPI_MspInit+0x74>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a0d      	ldr	r2, [pc, #52]	; (8001344 <HAL_SPI_MspInit+0x74>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <HAL_SPI_MspInit+0x74>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001320:	23a0      	movs	r3, #160	; 0xa0
 8001322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001324:	2302      	movs	r3, #2
 8001326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	4619      	mov	r1, r3
 8001332:	4805      	ldr	r0, [pc, #20]	; (8001348 <HAL_SPI_MspInit+0x78>)
 8001334:	f001 f946 	bl	80025c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001338:	bf00      	nop
 800133a:	3720      	adds	r7, #32
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40013000 	.word	0x40013000
 8001344:	40021000 	.word	0x40021000
 8001348:	40010800 	.word	0x40010800

0800134c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0d      	ldr	r2, [pc, #52]	; (8001390 <HAL_TIM_Base_MspInit+0x44>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d113      	bne.n	8001386 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <HAL_TIM_Base_MspInit+0x48>)
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	4a0c      	ldr	r2, [pc, #48]	; (8001394 <HAL_TIM_Base_MspInit+0x48>)
 8001364:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001368:	6193      	str	r3, [r2, #24]
 800136a:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <HAL_TIM_Base_MspInit+0x48>)
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	2019      	movs	r0, #25
 800137c:	f001 f839 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001380:	2019      	movs	r0, #25
 8001382:	f001 f852 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40012c00 	.word	0x40012c00
 8001394:	40021000 	.word	0x40021000

08001398 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a20      	ldr	r2, [pc, #128]	; (8001434 <HAL_UART_MspInit+0x9c>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d139      	bne.n	800142c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013b8:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b1c      	ldr	r3, [pc, #112]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d0:	4b19      	ldr	r3, [pc, #100]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a18      	ldr	r2, [pc, #96]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b16      	ldr	r3, [pc, #88]	; (8001438 <HAL_UART_MspInit+0xa0>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f2:	2303      	movs	r3, #3
 80013f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0310 	add.w	r3, r7, #16
 80013fa:	4619      	mov	r1, r3
 80013fc:	480f      	ldr	r0, [pc, #60]	; (800143c <HAL_UART_MspInit+0xa4>)
 80013fe:	f001 f8e1 	bl	80025c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001406:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	4619      	mov	r1, r3
 8001416:	4809      	ldr	r0, [pc, #36]	; (800143c <HAL_UART_MspInit+0xa4>)
 8001418:	f001 f8d4 	bl	80025c4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800141c:	2200      	movs	r2, #0
 800141e:	2100      	movs	r1, #0
 8001420:	2025      	movs	r0, #37	; 0x25
 8001422:	f000 ffe6 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001426:	2025      	movs	r0, #37	; 0x25
 8001428:	f000 ffff 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800142c:	bf00      	nop
 800142e:	3720      	adds	r7, #32
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40013800 	.word	0x40013800
 8001438:	40021000 	.word	0x40021000
 800143c:	40010800 	.word	0x40010800

08001440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <NMI_Handler+0x4>

08001446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <HardFault_Handler+0x4>

0800144c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <MemManage_Handler+0x4>

08001452 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001456:	e7fe      	b.n	8001456 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	e7fe      	b.n	800145c <UsageFault_Handler+0x4>

0800145e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001486:	f000 fa45 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001494:	4802      	ldr	r0, [pc, #8]	; (80014a0 <TIM1_UP_IRQHandler+0x10>)
 8001496:	f003 fb2f 	bl	8004af8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200001c4 	.word	0x200001c4

080014a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <USART1_IRQHandler+0x10>)
 80014aa:	f003 ff75 	bl	8005398 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000017c 	.word	0x2000017c

080014b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c0:	4a14      	ldr	r2, [pc, #80]	; (8001514 <_sbrk+0x5c>)
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <_sbrk+0x60>)
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <_sbrk+0x64>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d102      	bne.n	80014da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <_sbrk+0x64>)
 80014d6:	4a12      	ldr	r2, [pc, #72]	; (8001520 <_sbrk+0x68>)
 80014d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <_sbrk+0x64>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4413      	add	r3, r2
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d207      	bcs.n	80014f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014e8:	f004 fcc0 	bl	8005e6c <__errno>
 80014ec:	4603      	mov	r3, r0
 80014ee:	220c      	movs	r2, #12
 80014f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	e009      	b.n	800150c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <_sbrk+0x64>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014fe:	4b07      	ldr	r3, [pc, #28]	; (800151c <_sbrk+0x64>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	4a05      	ldr	r2, [pc, #20]	; (800151c <_sbrk+0x64>)
 8001508:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150a:	68fb      	ldr	r3, [r7, #12]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3718      	adds	r7, #24
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20005000 	.word	0x20005000
 8001518:	00000400 	.word	0x00000400
 800151c:	200000a0 	.word	0x200000a0
 8001520:	20000278 	.word	0x20000278

08001524 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <serial_print>:

extern EventQueue uart_event_queue;


void serial_print(const char *format,...)
{
 8001530:	b40f      	push	{r0, r1, r2, r3}
 8001532:	b580      	push	{r7, lr}
 8001534:	b0a2      	sub	sp, #136	; 0x88
 8001536:	af00      	add	r7, sp, #0
	char buff[128];
	va_list args;
	va_start(args, format);
 8001538:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800153c:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(buff, sizeof(buff), format, args);
 800153e:	1d38      	adds	r0, r7, #4
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001546:	2180      	movs	r1, #128	; 0x80
 8001548:	f004 fd4c 	bl	8005fe4 <vsniprintf>
 800154c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001550:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001554:	2b00      	cmp	r3, #0
 8001556:	dd0f      	ble.n	8001578 <serial_print+0x48>
	    if (len > sizeof(buff)) len = sizeof(buff);
 8001558:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800155c:	2b80      	cmp	r3, #128	; 0x80
 800155e:	d902      	bls.n	8001566 <serial_print+0x36>
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)buff, len, 500);
 8001566:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800156a:	b29a      	uxth	r2, r3
 800156c:	1d39      	adds	r1, r7, #4
 800156e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <serial_print+0x58>)
 8001574:	f003 fe60 	bl	8005238 <HAL_UART_Transmit>
	}
}
 8001578:	bf00      	nop
 800157a:	3788      	adds	r7, #136	; 0x88
 800157c:	46bd      	mov	sp, r7
 800157e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001582:	b004      	add	sp, #16
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	2000017c 	.word	0x2000017c

0800158c <event_queue_push>:

void event_queue_push(EventQueue *q, EventType event) {
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
    uint8_t next = (q->tail + 1) % EVENT_QUEUE_SIZE;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7adb      	ldrb	r3, [r3, #11]
 800159c:	1c5a      	adds	r2, r3, #1
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <event_queue_push+0x54>)
 80015a0:	fb83 1302 	smull	r1, r3, r3, r2
 80015a4:	1099      	asrs	r1, r3, #2
 80015a6:	17d3      	asrs	r3, r2, #31
 80015a8:	1ac9      	subs	r1, r1, r3
 80015aa:	460b      	mov	r3, r1
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	1ad1      	subs	r1, r2, r3
 80015b4:	460b      	mov	r3, r1
 80015b6:	73fb      	strb	r3, [r7, #15]
    if (next != q->head)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7a9b      	ldrb	r3, [r3, #10]
 80015bc:	7bfa      	ldrb	r2, [r7, #15]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d008      	beq.n	80015d4 <event_queue_push+0x48>
    {
        q->buffer[q->tail] = event;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7adb      	ldrb	r3, [r3, #11]
 80015c6:	4619      	mov	r1, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	78fa      	ldrb	r2, [r7, #3]
 80015cc:	545a      	strb	r2, [r3, r1]
        q->tail = next;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	7bfa      	ldrb	r2, [r7, #15]
 80015d2:	72da      	strb	r2, [r3, #11]
    }
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	66666667 	.word	0x66666667

080015e4 <event_queue_pop>:

EventType event_queue_pop(EventQueue *q) {
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
    if (q->head == q->tail) return EVENT_NONE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	7a9a      	ldrb	r2, [r3, #10]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	7adb      	ldrb	r3, [r3, #11]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d101      	bne.n	80015fc <event_queue_pop+0x18>
 80015f8:	2300      	movs	r3, #0
 80015fa:	e017      	b.n	800162c <event_queue_pop+0x48>
    EventType event = q->buffer[q->head];
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	7a9b      	ldrb	r3, [r3, #10]
 8001600:	461a      	mov	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	5c9b      	ldrb	r3, [r3, r2]
 8001606:	73fb      	strb	r3, [r7, #15]
    q->head = (q->head + 1) % EVENT_QUEUE_SIZE;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7a9b      	ldrb	r3, [r3, #10]
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <event_queue_pop+0x54>)
 8001610:	fb83 1302 	smull	r1, r3, r3, r2
 8001614:	1099      	asrs	r1, r3, #2
 8001616:	17d3      	asrs	r3, r2, #31
 8001618:	1ac9      	subs	r1, r1, r3
 800161a:	460b      	mov	r3, r1
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	440b      	add	r3, r1
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	1ad1      	subs	r1, r2, r3
 8001624:	b2ca      	uxtb	r2, r1
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	729a      	strb	r2, [r3, #10]
    return event;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	66666667 	.word	0x66666667

0800163c <uart_rx_IT>:

void uart_rx_IT() {
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
    uart_rx_index = 0;
 8001640:	4b07      	ldr	r3, [pc, #28]	; (8001660 <uart_rx_IT+0x24>)
 8001642:	2200      	movs	r2, #0
 8001644:	801a      	strh	r2, [r3, #0]
    memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 8001646:	2240      	movs	r2, #64	; 0x40
 8001648:	2100      	movs	r1, #0
 800164a:	4806      	ldr	r0, [pc, #24]	; (8001664 <uart_rx_IT+0x28>)
 800164c:	f004 fc38 	bl	8005ec0 <memset>
    HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8001650:	2201      	movs	r2, #1
 8001652:	4905      	ldr	r1, [pc, #20]	; (8001668 <uart_rx_IT+0x2c>)
 8001654:	4805      	ldr	r0, [pc, #20]	; (800166c <uart_rx_IT+0x30>)
 8001656:	f003 fe7a 	bl	800534e <HAL_UART_Receive_IT>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200000e6 	.word	0x200000e6
 8001664:	200000a4 	.word	0x200000a4
 8001668:	200000e4 	.word	0x200000e4
 800166c:	2000017c 	.word	0x2000017c

08001670 <TIM1_SetPeriod>:

void TIM1_SetPeriod(uint32_t period_ms)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    uint32_t psc = 7999;
 8001678:	f641 733f 	movw	r3, #7999	; 0x1f3f
 800167c:	60fb      	str	r3, [r7, #12]
    uint32_t arr = period_ms - 1;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3b01      	subs	r3, #1
 8001682:	60bb      	str	r3, [r7, #8]

    HAL_TIM_Base_Stop_IT(&htim1);
 8001684:	480c      	ldr	r0, [pc, #48]	; (80016b8 <TIM1_SetPeriod+0x48>)
 8001686:	f003 fa09 	bl	8004a9c <HAL_TIM_Base_Stop_IT>

    __HAL_TIM_SET_PRESCALER(&htim1, psc);
 800168a:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <TIM1_SetPeriod+0x48>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <TIM1_SetPeriod+0x48>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	62da      	str	r2, [r3, #44]	; 0x2c
 800169a:	4a07      	ldr	r2, [pc, #28]	; (80016b8 <TIM1_SetPeriod+0x48>)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <TIM1_SetPeriod+0x48>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2200      	movs	r2, #0
 80016a6:	625a      	str	r2, [r3, #36]	; 0x24

    HAL_TIM_Base_Start_IT(&htim1);
 80016a8:	4803      	ldr	r0, [pc, #12]	; (80016b8 <TIM1_SetPeriod+0x48>)
 80016aa:	f003 f9a5 	bl	80049f8 <HAL_TIM_Base_Start_IT>
}
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200001c4 	.word	0x200001c4

080016bc <HAL_UART_RxCpltCallback>:


// Hàm callback ngắt
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a19      	ldr	r2, [pc, #100]	; (8001730 <HAL_UART_RxCpltCallback+0x74>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d12c      	bne.n	8001728 <HAL_UART_RxCpltCallback+0x6c>
        if (uart_rx_index < UART_RX_BUFFER_SIZE - 1) {
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	2b3e      	cmp	r3, #62	; 0x3e
 80016d4:	d820      	bhi.n	8001718 <HAL_UART_RxCpltCallback+0x5c>
            uart_rx_buffer[uart_rx_index++] = uart_rx_data;
 80016d6:	4b17      	ldr	r3, [pc, #92]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	b291      	uxth	r1, r2
 80016de:	4a15      	ldr	r2, [pc, #84]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 80016e0:	8011      	strh	r1, [r2, #0]
 80016e2:	461a      	mov	r2, r3
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 80016e6:	7819      	ldrb	r1, [r3, #0]
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_UART_RxCpltCallback+0x80>)
 80016ea:	5499      	strb	r1, [r3, r2]

            if (uart_rx_data == '.') {
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b2e      	cmp	r3, #46	; 0x2e
 80016f2:	d114      	bne.n	800171e <HAL_UART_RxCpltCallback+0x62>
                uart_rx_buffer[uart_rx_index] = '\0';
 80016f4:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b10      	ldr	r3, [pc, #64]	; (800173c <HAL_UART_RxCpltCallback+0x80>)
 80016fc:	2100      	movs	r1, #0
 80016fe:	5499      	strb	r1, [r3, r2]
                uart_rx_process((char *)uart_rx_buffer);
 8001700:	480e      	ldr	r0, [pc, #56]	; (800173c <HAL_UART_RxCpltCallback+0x80>)
 8001702:	f000 f81f 	bl	8001744 <uart_rx_process>
                uart_rx_index = 0;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 8001708:	2200      	movs	r2, #0
 800170a:	801a      	strh	r2, [r3, #0]
                memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 800170c:	2240      	movs	r2, #64	; 0x40
 800170e:	2100      	movs	r1, #0
 8001710:	480a      	ldr	r0, [pc, #40]	; (800173c <HAL_UART_RxCpltCallback+0x80>)
 8001712:	f004 fbd5 	bl	8005ec0 <memset>
 8001716:	e002      	b.n	800171e <HAL_UART_RxCpltCallback+0x62>
            }
        } else {
            uart_rx_index = 0;
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 800171a:	2200      	movs	r2, #0
 800171c:	801a      	strh	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 800171e:	2201      	movs	r2, #1
 8001720:	4905      	ldr	r1, [pc, #20]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 8001722:	4807      	ldr	r0, [pc, #28]	; (8001740 <HAL_UART_RxCpltCallback+0x84>)
 8001724:	f003 fe13 	bl	800534e <HAL_UART_Receive_IT>
    }
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40013800 	.word	0x40013800
 8001734:	200000e6 	.word	0x200000e6
 8001738:	200000e4 	.word	0x200000e4
 800173c:	200000a4 	.word	0x200000a4
 8001740:	2000017c 	.word	0x2000017c

08001744 <uart_rx_process>:

void uart_rx_process(char *data)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	uint32_t value;
	if (strncmp(data, "task: uart.", sizeof("task: uart.") - 1) == 0)
 800174c:	220b      	movs	r2, #11
 800174e:	492e      	ldr	r1, [pc, #184]	; (8001808 <uart_rx_process+0xc4>)
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f004 fc09 	bl	8005f68 <strncmp>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d107      	bne.n	800176c <uart_rx_process+0x28>
	{
		event_queue_push(&uart_event_queue, EVENT_UART);
 800175c:	2101      	movs	r1, #1
 800175e:	482b      	ldr	r0, [pc, #172]	; (800180c <uart_rx_process+0xc8>)
 8001760:	f7ff ff14 	bl	800158c <event_queue_push>
		serial_print("Queued: UART event\r\n");
 8001764:	482a      	ldr	r0, [pc, #168]	; (8001810 <uart_rx_process+0xcc>)
 8001766:	f7ff fee3 	bl	8001530 <serial_print>

	else
	{
		serial_print("Invalid command format\r\n");
	}
}
 800176a:	e049      	b.n	8001800 <uart_rx_process+0xbc>
	else if (strncmp(data, "task: oled.", sizeof("task: oled.") - 1) == 0)
 800176c:	220b      	movs	r2, #11
 800176e:	4929      	ldr	r1, [pc, #164]	; (8001814 <uart_rx_process+0xd0>)
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f004 fbf9 	bl	8005f68 <strncmp>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d107      	bne.n	800178c <uart_rx_process+0x48>
		event_queue_push(&uart_event_queue, EVENT_OLED);
 800177c:	2102      	movs	r1, #2
 800177e:	4823      	ldr	r0, [pc, #140]	; (800180c <uart_rx_process+0xc8>)
 8001780:	f7ff ff04 	bl	800158c <event_queue_push>
		serial_print("Queued: OLED event\r\n");
 8001784:	4824      	ldr	r0, [pc, #144]	; (8001818 <uart_rx_process+0xd4>)
 8001786:	f7ff fed3 	bl	8001530 <serial_print>
}
 800178a:	e039      	b.n	8001800 <uart_rx_process+0xbc>
	else if (strncmp(data, "task: temp.", sizeof("task: temp.") - 1) == 0)
 800178c:	220b      	movs	r2, #11
 800178e:	4923      	ldr	r1, [pc, #140]	; (800181c <uart_rx_process+0xd8>)
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f004 fbe9 	bl	8005f68 <strncmp>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d107      	bne.n	80017ac <uart_rx_process+0x68>
		event_queue_push(&uart_event_queue, EVENT_TEMP);
 800179c:	2103      	movs	r1, #3
 800179e:	481b      	ldr	r0, [pc, #108]	; (800180c <uart_rx_process+0xc8>)
 80017a0:	f7ff fef4 	bl	800158c <event_queue_push>
		serial_print("Queued: TEMP event\r\n");
 80017a4:	481e      	ldr	r0, [pc, #120]	; (8001820 <uart_rx_process+0xdc>)
 80017a6:	f7ff fec3 	bl	8001530 <serial_print>
}
 80017aa:	e029      	b.n	8001800 <uart_rx_process+0xbc>
	else if (strncmp(data, "task: moist.", sizeof("task: moist.") - 1) == 0)
 80017ac:	220c      	movs	r2, #12
 80017ae:	491d      	ldr	r1, [pc, #116]	; (8001824 <uart_rx_process+0xe0>)
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f004 fbd9 	bl	8005f68 <strncmp>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d107      	bne.n	80017cc <uart_rx_process+0x88>
		event_queue_push(&uart_event_queue, EVENT_MOISTURE);
 80017bc:	2104      	movs	r1, #4
 80017be:	4813      	ldr	r0, [pc, #76]	; (800180c <uart_rx_process+0xc8>)
 80017c0:	f7ff fee4 	bl	800158c <event_queue_push>
		serial_print("Queued: MOISTURE event\r\n");
 80017c4:	4818      	ldr	r0, [pc, #96]	; (8001828 <uart_rx_process+0xe4>)
 80017c6:	f7ff feb3 	bl	8001530 <serial_print>
}
 80017ca:	e019      	b.n	8001800 <uart_rx_process+0xbc>
	else if (sscanf(data, "change_period: %lu.", &value) == 1)
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	461a      	mov	r2, r3
 80017d2:	4916      	ldr	r1, [pc, #88]	; (800182c <uart_rx_process+0xe8>)
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f004 fb9b 	bl	8005f10 <siscanf>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d10c      	bne.n	80017fa <uart_rx_process+0xb6>
		    	    TIM1_SetPeriod(value);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ff44 	bl	8001670 <TIM1_SetPeriod>
		    	    period = value;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4a11      	ldr	r2, [pc, #68]	; (8001830 <uart_rx_process+0xec>)
 80017ec:	6013      	str	r3, [r2, #0]
		    	    serial_print("period = %lu ms\r\n", value);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4810      	ldr	r0, [pc, #64]	; (8001834 <uart_rx_process+0xf0>)
 80017f4:	f7ff fe9c 	bl	8001530 <serial_print>
}
 80017f8:	e002      	b.n	8001800 <uart_rx_process+0xbc>
		serial_print("Invalid command format\r\n");
 80017fa:	480f      	ldr	r0, [pc, #60]	; (8001838 <uart_rx_process+0xf4>)
 80017fc:	f7ff fe98 	bl	8001530 <serial_print>
}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	0800728c 	.word	0x0800728c
 800180c:	20000094 	.word	0x20000094
 8001810:	08007298 	.word	0x08007298
 8001814:	080072b0 	.word	0x080072b0
 8001818:	080072bc 	.word	0x080072bc
 800181c:	080072d4 	.word	0x080072d4
 8001820:	080072e0 	.word	0x080072e0
 8001824:	080072f8 	.word	0x080072f8
 8001828:	08007308 	.word	0x08007308
 800182c:	08007324 	.word	0x08007324
 8001830:	20000000 	.word	0x20000000
 8001834:	08007338 	.word	0x08007338
 8001838:	0800734c 	.word	0x0800734c

0800183c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800183c:	f7ff fe72 	bl	8001524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001840:	480b      	ldr	r0, [pc, #44]	; (8001870 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001842:	490c      	ldr	r1, [pc, #48]	; (8001874 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001844:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001848:	e002      	b.n	8001850 <LoopCopyDataInit>

0800184a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800184a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800184c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184e:	3304      	adds	r3, #4

08001850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001854:	d3f9      	bcc.n	800184a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001856:	4a09      	ldr	r2, [pc, #36]	; (800187c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001858:	4c09      	ldr	r4, [pc, #36]	; (8001880 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800185c:	e001      	b.n	8001862 <LoopFillZerobss>

0800185e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001860:	3204      	adds	r2, #4

08001862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001864:	d3fb      	bcc.n	800185e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001866:	f004 fb07 	bl	8005e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800186a:	f7ff f97f 	bl	8000b6c <main>
  bx lr
 800186e:	4770      	bx	lr
  ldr r0, =_sdata
 8001870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001874:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001878:	080077ac 	.word	0x080077ac
  ldr r2, =_sbss
 800187c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001880:	20000278 	.word	0x20000278

08001884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001884:	e7fe      	b.n	8001884 <ADC1_2_IRQHandler>
	...

08001888 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <HAL_Init+0x28>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <HAL_Init+0x28>)
 8001892:	f043 0310 	orr.w	r3, r3, #16
 8001896:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001898:	2003      	movs	r0, #3
 800189a:	f000 fd9f 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	200f      	movs	r0, #15
 80018a0:	f000 f808 	bl	80018b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a4:	f7ff fc68 	bl	8001178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40022000 	.word	0x40022000

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_InitTick+0x54>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b12      	ldr	r3, [pc, #72]	; (800190c <HAL_InitTick+0x58>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	4619      	mov	r1, r3
 80018c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 fdb7 	bl	8002446 <HAL_SYSTICK_Config>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00e      	b.n	8001900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b0f      	cmp	r3, #15
 80018e6:	d80a      	bhi.n	80018fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e8:	2200      	movs	r2, #0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f000 fd7f 	bl	80023f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f4:	4a06      	ldr	r2, [pc, #24]	; (8001910 <HAL_InitTick+0x5c>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e000      	b.n	8001900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000008 	.word	0x20000008
 800190c:	20000010 	.word	0x20000010
 8001910:	2000000c 	.word	0x2000000c

08001914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_IncTick+0x1c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b05      	ldr	r3, [pc, #20]	; (8001934 <HAL_IncTick+0x20>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a03      	ldr	r2, [pc, #12]	; (8001934 <HAL_IncTick+0x20>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	20000010 	.word	0x20000010
 8001934:	20000264 	.word	0x20000264

08001938 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return uwTick;
 800193c:	4b02      	ldr	r3, [pc, #8]	; (8001948 <HAL_GetTick+0x10>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	20000264 	.word	0x20000264

0800194c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001954:	f7ff fff0 	bl	8001938 <HAL_GetTick>
 8001958:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001964:	d005      	beq.n	8001972 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_Delay+0x44>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4413      	add	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001972:	bf00      	nop
 8001974:	f7ff ffe0 	bl	8001938 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	429a      	cmp	r2, r3
 8001982:	d8f7      	bhi.n	8001974 <HAL_Delay+0x28>
  {
  }
}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000010 	.word	0x20000010

08001994 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e0be      	b.n	8001b34 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d109      	bne.n	80019d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff fc02 	bl	80011dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f000 fbf1 	bl	80021c0 <ADC_ConversionStop_Disable>
 80019de:	4603      	mov	r3, r0
 80019e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f040 8099 	bne.w	8001b22 <HAL_ADC_Init+0x18e>
 80019f0:	7dfb      	ldrb	r3, [r7, #23]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f040 8095 	bne.w	8001b22 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a00:	f023 0302 	bic.w	r3, r3, #2
 8001a04:	f043 0202 	orr.w	r2, r3, #2
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a14:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	7b1b      	ldrb	r3, [r3, #12]
 8001a1a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a1c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a2c:	d003      	beq.n	8001a36 <HAL_ADC_Init+0xa2>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d102      	bne.n	8001a3c <HAL_ADC_Init+0xa8>
 8001a36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a3a:	e000      	b.n	8001a3e <HAL_ADC_Init+0xaa>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7d1b      	ldrb	r3, [r3, #20]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d119      	bne.n	8001a80 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7b1b      	ldrb	r3, [r3, #12]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d109      	bne.n	8001a68 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	035a      	lsls	r2, r3, #13
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	e00b      	b.n	8001a80 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6c:	f043 0220 	orr.w	r2, r3, #32
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a78:	f043 0201 	orr.w	r2, r3, #1
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <HAL_ADC_Init+0x1a8>)
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6812      	ldr	r2, [r2, #0]
 8001aa2:	68b9      	ldr	r1, [r7, #8]
 8001aa4:	430b      	orrs	r3, r1
 8001aa6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ab0:	d003      	beq.n	8001aba <HAL_ADC_Init+0x126>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d104      	bne.n	8001ac4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	051b      	lsls	r3, r3, #20
 8001ac2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	4b18      	ldr	r3, [pc, #96]	; (8001b40 <HAL_ADC_Init+0x1ac>)
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d10b      	bne.n	8001b00 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af2:	f023 0303 	bic.w	r3, r3, #3
 8001af6:	f043 0201 	orr.w	r2, r3, #1
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001afe:	e018      	b.n	8001b32 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b04:	f023 0312 	bic.w	r3, r3, #18
 8001b08:	f043 0210 	orr.w	r2, r3, #16
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b14:	f043 0201 	orr.w	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b20:	e007      	b.n	8001b32 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b26:	f043 0210 	orr.w	r2, r3, #16
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	ffe1f7fd 	.word	0xffe1f7fd
 8001b40:	ff1f0efe 	.word	0xff1f0efe

08001b44 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d101      	bne.n	8001b5e <HAL_ADC_Start+0x1a>
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	e098      	b.n	8001c90 <HAL_ADC_Start+0x14c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 fad0 	bl	800210c <ADC_Enable>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f040 8087 	bne.w	8001c86 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b80:	f023 0301 	bic.w	r3, r3, #1
 8001b84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a41      	ldr	r2, [pc, #260]	; (8001c98 <HAL_ADC_Start+0x154>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d105      	bne.n	8001ba2 <HAL_ADC_Start+0x5e>
 8001b96:	4b41      	ldr	r3, [pc, #260]	; (8001c9c <HAL_ADC_Start+0x158>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d115      	bne.n	8001bce <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d026      	beq.n	8001c0a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bc4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bcc:	e01d      	b.n	8001c0a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a2f      	ldr	r2, [pc, #188]	; (8001c9c <HAL_ADC_Start+0x158>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d004      	beq.n	8001bee <HAL_ADC_Start+0xaa>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a2b      	ldr	r2, [pc, #172]	; (8001c98 <HAL_ADC_Start+0x154>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d10d      	bne.n	8001c0a <HAL_ADC_Start+0xc6>
 8001bee:	4b2b      	ldr	r3, [pc, #172]	; (8001c9c <HAL_ADC_Start+0x158>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d007      	beq.n	8001c0a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d006      	beq.n	8001c24 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1a:	f023 0206 	bic.w	r2, r3, #6
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c22:	e002      	b.n	8001c2a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f06f 0202 	mvn.w	r2, #2
 8001c3a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c46:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c4a:	d113      	bne.n	8001c74 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c50:	4a11      	ldr	r2, [pc, #68]	; (8001c98 <HAL_ADC_Start+0x154>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d105      	bne.n	8001c62 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <HAL_ADC_Start+0x158>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d108      	bne.n	8001c74 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	e00c      	b.n	8001c8e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	e003      	b.n	8001c8e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40012800 	.word	0x40012800
 8001c9c:	40012400 	.word	0x40012400

08001ca0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_Stop+0x1a>
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e01a      	b.n	8001cf0 <HAL_ADC_Stop+0x50>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 fa7c 	bl	80021c0 <ADC_ConversionStop_Disable>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d109      	bne.n	8001ce6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	f043 0201 	orr.w	r2, r3, #1
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001cf8:	b590      	push	{r4, r7, lr}
 8001cfa:	b087      	sub	sp, #28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001d0e:	f7ff fe13 	bl	8001938 <HAL_GetTick>
 8001d12:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00b      	beq.n	8001d3a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d26:	f043 0220 	orr.w	r2, r3, #32
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e0d3      	b.n	8001ee2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d131      	bne.n	8001dac <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d12a      	bne.n	8001dac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d56:	e021      	b.n	8001d9c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5e:	d01d      	beq.n	8001d9c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d007      	beq.n	8001d76 <HAL_ADC_PollForConversion+0x7e>
 8001d66:	f7ff fde7 	bl	8001938 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d212      	bcs.n	8001d9c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10b      	bne.n	8001d9c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d88:	f043 0204 	orr.w	r2, r3, #4
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e0a2      	b.n	8001ee2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0d6      	beq.n	8001d58 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001daa:	e070      	b.n	8001e8e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001dac:	4b4f      	ldr	r3, [pc, #316]	; (8001eec <HAL_ADC_PollForConversion+0x1f4>)
 8001dae:	681c      	ldr	r4, [r3, #0]
 8001db0:	2002      	movs	r0, #2
 8001db2:	f002 fa9b 	bl	80042ec <HAL_RCCEx_GetPeriphCLKFreq>
 8001db6:	4603      	mov	r3, r0
 8001db8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6919      	ldr	r1, [r3, #16]
 8001dc2:	4b4b      	ldr	r3, [pc, #300]	; (8001ef0 <HAL_ADC_PollForConversion+0x1f8>)
 8001dc4:	400b      	ands	r3, r1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d118      	bne.n	8001dfc <HAL_ADC_PollForConversion+0x104>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68d9      	ldr	r1, [r3, #12]
 8001dd0:	4b48      	ldr	r3, [pc, #288]	; (8001ef4 <HAL_ADC_PollForConversion+0x1fc>)
 8001dd2:	400b      	ands	r3, r1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d111      	bne.n	8001dfc <HAL_ADC_PollForConversion+0x104>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	6919      	ldr	r1, [r3, #16]
 8001dde:	4b46      	ldr	r3, [pc, #280]	; (8001ef8 <HAL_ADC_PollForConversion+0x200>)
 8001de0:	400b      	ands	r3, r1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d108      	bne.n	8001df8 <HAL_ADC_PollForConversion+0x100>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68d9      	ldr	r1, [r3, #12]
 8001dec:	4b43      	ldr	r3, [pc, #268]	; (8001efc <HAL_ADC_PollForConversion+0x204>)
 8001dee:	400b      	ands	r3, r1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_ADC_PollForConversion+0x100>
 8001df4:	2314      	movs	r3, #20
 8001df6:	e020      	b.n	8001e3a <HAL_ADC_PollForConversion+0x142>
 8001df8:	2329      	movs	r3, #41	; 0x29
 8001dfa:	e01e      	b.n	8001e3a <HAL_ADC_PollForConversion+0x142>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6919      	ldr	r1, [r3, #16]
 8001e02:	4b3d      	ldr	r3, [pc, #244]	; (8001ef8 <HAL_ADC_PollForConversion+0x200>)
 8001e04:	400b      	ands	r3, r1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <HAL_ADC_PollForConversion+0x120>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68d9      	ldr	r1, [r3, #12]
 8001e10:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <HAL_ADC_PollForConversion+0x204>)
 8001e12:	400b      	ands	r3, r1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00d      	beq.n	8001e34 <HAL_ADC_PollForConversion+0x13c>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6919      	ldr	r1, [r3, #16]
 8001e1e:	4b38      	ldr	r3, [pc, #224]	; (8001f00 <HAL_ADC_PollForConversion+0x208>)
 8001e20:	400b      	ands	r3, r1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d108      	bne.n	8001e38 <HAL_ADC_PollForConversion+0x140>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68d9      	ldr	r1, [r3, #12]
 8001e2c:	4b34      	ldr	r3, [pc, #208]	; (8001f00 <HAL_ADC_PollForConversion+0x208>)
 8001e2e:	400b      	ands	r3, r1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d101      	bne.n	8001e38 <HAL_ADC_PollForConversion+0x140>
 8001e34:	2354      	movs	r3, #84	; 0x54
 8001e36:	e000      	b.n	8001e3a <HAL_ADC_PollForConversion+0x142>
 8001e38:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001e3a:	fb02 f303 	mul.w	r3, r2, r3
 8001e3e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e40:	e021      	b.n	8001e86 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d01a      	beq.n	8001e80 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d007      	beq.n	8001e60 <HAL_ADC_PollForConversion+0x168>
 8001e50:	f7ff fd72 	bl	8001938 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d20f      	bcs.n	8001e80 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d90b      	bls.n	8001e80 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f043 0204 	orr.w	r2, r3, #4
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e030      	b.n	8001ee2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	3301      	adds	r3, #1
 8001e84:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d8d9      	bhi.n	8001e42 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f06f 0212 	mvn.w	r2, #18
 8001e96:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001eae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001eb2:	d115      	bne.n	8001ee0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d111      	bne.n	8001ee0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ecc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d105      	bne.n	8001ee0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed8:	f043 0201 	orr.w	r2, r3, #1
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	371c      	adds	r7, #28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	24924924 	.word	0x24924924
 8001ef4:	00924924 	.word	0x00924924
 8001ef8:	12492492 	.word	0x12492492
 8001efc:	00492492 	.word	0x00492492
 8001f00:	00249249 	.word	0x00249249

08001f04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr

08001f1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f26:	2300      	movs	r3, #0
 8001f28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <HAL_ADC_ConfigChannel+0x20>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	e0dc      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x1da>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b06      	cmp	r3, #6
 8001f4a:	d81c      	bhi.n	8001f86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3b05      	subs	r3, #5
 8001f5e:	221f      	movs	r2, #31
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	4019      	ands	r1, r3
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	6818      	ldr	r0, [r3, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	3b05      	subs	r3, #5
 8001f78:	fa00 f203 	lsl.w	r2, r0, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	635a      	str	r2, [r3, #52]	; 0x34
 8001f84:	e03c      	b.n	8002000 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b0c      	cmp	r3, #12
 8001f8c:	d81c      	bhi.n	8001fc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b23      	subs	r3, #35	; 0x23
 8001fa0:	221f      	movs	r2, #31
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	4019      	ands	r1, r3
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b23      	subs	r3, #35	; 0x23
 8001fba:	fa00 f203 	lsl.w	r2, r0, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc6:	e01b      	b.n	8002000 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b41      	subs	r3, #65	; 0x41
 8001fda:	221f      	movs	r2, #31
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	4019      	ands	r1, r3
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3b41      	subs	r3, #65	; 0x41
 8001ff4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b09      	cmp	r3, #9
 8002006:	d91c      	bls.n	8002042 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68d9      	ldr	r1, [r3, #12]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4613      	mov	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4413      	add	r3, r2
 8002018:	3b1e      	subs	r3, #30
 800201a:	2207      	movs	r2, #7
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	4019      	ands	r1, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	6898      	ldr	r0, [r3, #8]
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	3b1e      	subs	r3, #30
 8002034:	fa00 f203 	lsl.w	r2, r0, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	60da      	str	r2, [r3, #12]
 8002040:	e019      	b.n	8002076 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	6919      	ldr	r1, [r3, #16]
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	2207      	movs	r2, #7
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	4019      	ands	r1, r3
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	6898      	ldr	r0, [r3, #8]
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4613      	mov	r3, r2
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4413      	add	r3, r2
 800206a:	fa00 f203 	lsl.w	r2, r0, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2b10      	cmp	r3, #16
 800207c:	d003      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002082:	2b11      	cmp	r3, #17
 8002084:	d132      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1d      	ldr	r2, [pc, #116]	; (8002100 <HAL_ADC_ConfigChannel+0x1e4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d125      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d126      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80020ac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d11a      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020b6:	4b13      	ldr	r3, [pc, #76]	; (8002104 <HAL_ADC_ConfigChannel+0x1e8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a13      	ldr	r2, [pc, #76]	; (8002108 <HAL_ADC_ConfigChannel+0x1ec>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	0c9a      	lsrs	r2, r3, #18
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020cc:	e002      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	3b01      	subs	r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f9      	bne.n	80020ce <HAL_ADC_ConfigChannel+0x1b2>
 80020da:	e007      	b.n	80020ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	f043 0220 	orr.w	r2, r3, #32
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr
 8002100:	40012400 	.word	0x40012400
 8002104:	20000008 	.word	0x20000008
 8002108:	431bde83 	.word	0x431bde83

0800210c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b01      	cmp	r3, #1
 8002128:	d040      	beq.n	80021ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f042 0201 	orr.w	r2, r2, #1
 8002138:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800213a:	4b1f      	ldr	r3, [pc, #124]	; (80021b8 <ADC_Enable+0xac>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a1f      	ldr	r2, [pc, #124]	; (80021bc <ADC_Enable+0xb0>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	0c9b      	lsrs	r3, r3, #18
 8002146:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002148:	e002      	b.n	8002150 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	3b01      	subs	r3, #1
 800214e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f9      	bne.n	800214a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002156:	f7ff fbef 	bl	8001938 <HAL_GetTick>
 800215a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800215c:	e01f      	b.n	800219e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800215e:	f7ff fbeb 	bl	8001938 <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d918      	bls.n	800219e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b01      	cmp	r3, #1
 8002178:	d011      	beq.n	800219e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	f043 0210 	orr.w	r2, r3, #16
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e007      	b.n	80021ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d1d8      	bne.n	800215e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000008 	.word	0x20000008
 80021bc:	431bde83 	.word	0x431bde83

080021c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d12e      	bne.n	8002238 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 0201 	bic.w	r2, r2, #1
 80021e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021ea:	f7ff fba5 	bl	8001938 <HAL_GetTick>
 80021ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021f0:	e01b      	b.n	800222a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021f2:	f7ff fba1 	bl	8001938 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d914      	bls.n	800222a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b01      	cmp	r3, #1
 800220c:	d10d      	bne.n	800222a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002212:	f043 0210 	orr.w	r2, r3, #16
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221e:	f043 0201 	orr.w	r2, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e007      	b.n	800223a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d0dc      	beq.n	80021f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002254:	4b0c      	ldr	r3, [pc, #48]	; (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800226c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002270:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002276:	4a04      	ldr	r2, [pc, #16]	; (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	60d3      	str	r3, [r2, #12]
}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	bc80      	pop	{r7}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002290:	4b04      	ldr	r3, [pc, #16]	; (80022a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0a1b      	lsrs	r3, r3, #8
 8002296:	f003 0307 	and.w	r3, r3, #7
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	db0b      	blt.n	80022d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	4906      	ldr	r1, [pc, #24]	; (80022dc <__NVIC_EnableIRQ+0x34>)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2001      	movs	r0, #1
 80022ca:	fa00 f202 	lsl.w	r2, r0, r2
 80022ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	e000e100 	.word	0xe000e100

080022e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	6039      	str	r1, [r7, #0]
 80022ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	db0a      	blt.n	800230a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	490c      	ldr	r1, [pc, #48]	; (800232c <__NVIC_SetPriority+0x4c>)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	0112      	lsls	r2, r2, #4
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	440b      	add	r3, r1
 8002304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002308:	e00a      	b.n	8002320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	b2da      	uxtb	r2, r3
 800230e:	4908      	ldr	r1, [pc, #32]	; (8002330 <__NVIC_SetPriority+0x50>)
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	f003 030f 	and.w	r3, r3, #15
 8002316:	3b04      	subs	r3, #4
 8002318:	0112      	lsls	r2, r2, #4
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	440b      	add	r3, r1
 800231e:	761a      	strb	r2, [r3, #24]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000e100 	.word	0xe000e100
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002334:	b480      	push	{r7}
 8002336:	b089      	sub	sp, #36	; 0x24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f1c3 0307 	rsb	r3, r3, #7
 800234e:	2b04      	cmp	r3, #4
 8002350:	bf28      	it	cs
 8002352:	2304      	movcs	r3, #4
 8002354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3304      	adds	r3, #4
 800235a:	2b06      	cmp	r3, #6
 800235c:	d902      	bls.n	8002364 <NVIC_EncodePriority+0x30>
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3b03      	subs	r3, #3
 8002362:	e000      	b.n	8002366 <NVIC_EncodePriority+0x32>
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	f04f 32ff 	mov.w	r2, #4294967295
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43da      	mvns	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	401a      	ands	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800237c:	f04f 31ff 	mov.w	r1, #4294967295
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	fa01 f303 	lsl.w	r3, r1, r3
 8002386:	43d9      	mvns	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800238c:	4313      	orrs	r3, r2
         );
}
 800238e:	4618      	mov	r0, r3
 8002390:	3724      	adds	r7, #36	; 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a8:	d301      	bcc.n	80023ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00f      	b.n	80023ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ae:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <SysTick_Config+0x40>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b6:	210f      	movs	r1, #15
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f7ff ff90 	bl	80022e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <SysTick_Config+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c6:	4b04      	ldr	r3, [pc, #16]	; (80023d8 <SysTick_Config+0x40>)
 80023c8:	2207      	movs	r2, #7
 80023ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	e000e010 	.word	0xe000e010

080023dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff2d 	bl	8002244 <__NVIC_SetPriorityGrouping>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002404:	f7ff ff42 	bl	800228c <__NVIC_GetPriorityGrouping>
 8002408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f7ff ff90 	bl	8002334 <NVIC_EncodePriority>
 8002414:	4602      	mov	r2, r0
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff5f 	bl	80022e0 <__NVIC_SetPriority>
}
 8002422:	bf00      	nop
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff35 	bl	80022a8 <__NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffa2 	bl	8002398 <SysTick_Config>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800245e:	b480      	push	{r7}
 8002460:	b085      	sub	sp, #20
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d008      	beq.n	8002488 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2204      	movs	r2, #4
 800247a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e020      	b.n	80024ca <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 020e 	bic.w	r2, r2, #14
 8002496:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 0201 	bic.w	r2, r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b0:	2101      	movs	r1, #1
 80024b2:	fa01 f202 	lsl.w	r2, r1, r2
 80024b6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d005      	beq.n	80024f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2204      	movs	r2, #4
 80024f0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
 80024f6:	e051      	b.n	800259c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 020e 	bic.w	r2, r2, #14
 8002506:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0201 	bic.w	r2, r2, #1
 8002516:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a22      	ldr	r2, [pc, #136]	; (80025a8 <HAL_DMA_Abort_IT+0xd4>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d029      	beq.n	8002576 <HAL_DMA_Abort_IT+0xa2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a21      	ldr	r2, [pc, #132]	; (80025ac <HAL_DMA_Abort_IT+0xd8>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d022      	beq.n	8002572 <HAL_DMA_Abort_IT+0x9e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1f      	ldr	r2, [pc, #124]	; (80025b0 <HAL_DMA_Abort_IT+0xdc>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d01a      	beq.n	800256c <HAL_DMA_Abort_IT+0x98>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a1e      	ldr	r2, [pc, #120]	; (80025b4 <HAL_DMA_Abort_IT+0xe0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d012      	beq.n	8002566 <HAL_DMA_Abort_IT+0x92>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <HAL_DMA_Abort_IT+0xe4>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d00a      	beq.n	8002560 <HAL_DMA_Abort_IT+0x8c>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1b      	ldr	r2, [pc, #108]	; (80025bc <HAL_DMA_Abort_IT+0xe8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d102      	bne.n	800255a <HAL_DMA_Abort_IT+0x86>
 8002554:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002558:	e00e      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 800255a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800255e:	e00b      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 8002560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002564:	e008      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 8002566:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800256a:	e005      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 800256c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002570:	e002      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 8002572:	2310      	movs	r3, #16
 8002574:	e000      	b.n	8002578 <HAL_DMA_Abort_IT+0xa4>
 8002576:	2301      	movs	r3, #1
 8002578:	4a11      	ldr	r2, [pc, #68]	; (80025c0 <HAL_DMA_Abort_IT+0xec>)
 800257a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
    } 
  }
  return status;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40020008 	.word	0x40020008
 80025ac:	4002001c 	.word	0x4002001c
 80025b0:	40020030 	.word	0x40020030
 80025b4:	40020044 	.word	0x40020044
 80025b8:	40020058 	.word	0x40020058
 80025bc:	4002006c 	.word	0x4002006c
 80025c0:	40020000 	.word	0x40020000

080025c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b08b      	sub	sp, #44	; 0x2c
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025d2:	2300      	movs	r3, #0
 80025d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025d6:	e169      	b.n	80028ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025d8:	2201      	movs	r2, #1
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	69fa      	ldr	r2, [r7, #28]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	f040 8158 	bne.w	80028a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4a9a      	ldr	r2, [pc, #616]	; (8002864 <HAL_GPIO_Init+0x2a0>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d05e      	beq.n	80026be <HAL_GPIO_Init+0xfa>
 8002600:	4a98      	ldr	r2, [pc, #608]	; (8002864 <HAL_GPIO_Init+0x2a0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d875      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 8002606:	4a98      	ldr	r2, [pc, #608]	; (8002868 <HAL_GPIO_Init+0x2a4>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d058      	beq.n	80026be <HAL_GPIO_Init+0xfa>
 800260c:	4a96      	ldr	r2, [pc, #600]	; (8002868 <HAL_GPIO_Init+0x2a4>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d86f      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 8002612:	4a96      	ldr	r2, [pc, #600]	; (800286c <HAL_GPIO_Init+0x2a8>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d052      	beq.n	80026be <HAL_GPIO_Init+0xfa>
 8002618:	4a94      	ldr	r2, [pc, #592]	; (800286c <HAL_GPIO_Init+0x2a8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d869      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 800261e:	4a94      	ldr	r2, [pc, #592]	; (8002870 <HAL_GPIO_Init+0x2ac>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d04c      	beq.n	80026be <HAL_GPIO_Init+0xfa>
 8002624:	4a92      	ldr	r2, [pc, #584]	; (8002870 <HAL_GPIO_Init+0x2ac>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d863      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 800262a:	4a92      	ldr	r2, [pc, #584]	; (8002874 <HAL_GPIO_Init+0x2b0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d046      	beq.n	80026be <HAL_GPIO_Init+0xfa>
 8002630:	4a90      	ldr	r2, [pc, #576]	; (8002874 <HAL_GPIO_Init+0x2b0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d85d      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 8002636:	2b12      	cmp	r3, #18
 8002638:	d82a      	bhi.n	8002690 <HAL_GPIO_Init+0xcc>
 800263a:	2b12      	cmp	r3, #18
 800263c:	d859      	bhi.n	80026f2 <HAL_GPIO_Init+0x12e>
 800263e:	a201      	add	r2, pc, #4	; (adr r2, 8002644 <HAL_GPIO_Init+0x80>)
 8002640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002644:	080026bf 	.word	0x080026bf
 8002648:	08002699 	.word	0x08002699
 800264c:	080026ab 	.word	0x080026ab
 8002650:	080026ed 	.word	0x080026ed
 8002654:	080026f3 	.word	0x080026f3
 8002658:	080026f3 	.word	0x080026f3
 800265c:	080026f3 	.word	0x080026f3
 8002660:	080026f3 	.word	0x080026f3
 8002664:	080026f3 	.word	0x080026f3
 8002668:	080026f3 	.word	0x080026f3
 800266c:	080026f3 	.word	0x080026f3
 8002670:	080026f3 	.word	0x080026f3
 8002674:	080026f3 	.word	0x080026f3
 8002678:	080026f3 	.word	0x080026f3
 800267c:	080026f3 	.word	0x080026f3
 8002680:	080026f3 	.word	0x080026f3
 8002684:	080026f3 	.word	0x080026f3
 8002688:	080026a1 	.word	0x080026a1
 800268c:	080026b5 	.word	0x080026b5
 8002690:	4a79      	ldr	r2, [pc, #484]	; (8002878 <HAL_GPIO_Init+0x2b4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d013      	beq.n	80026be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002696:	e02c      	b.n	80026f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	623b      	str	r3, [r7, #32]
          break;
 800269e:	e029      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	3304      	adds	r3, #4
 80026a6:	623b      	str	r3, [r7, #32]
          break;
 80026a8:	e024      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	3308      	adds	r3, #8
 80026b0:	623b      	str	r3, [r7, #32]
          break;
 80026b2:	e01f      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	330c      	adds	r3, #12
 80026ba:	623b      	str	r3, [r7, #32]
          break;
 80026bc:	e01a      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026c6:	2304      	movs	r3, #4
 80026c8:	623b      	str	r3, [r7, #32]
          break;
 80026ca:	e013      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d105      	bne.n	80026e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026d4:	2308      	movs	r3, #8
 80026d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69fa      	ldr	r2, [r7, #28]
 80026dc:	611a      	str	r2, [r3, #16]
          break;
 80026de:	e009      	b.n	80026f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026e0:	2308      	movs	r3, #8
 80026e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	69fa      	ldr	r2, [r7, #28]
 80026e8:	615a      	str	r2, [r3, #20]
          break;
 80026ea:	e003      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026ec:	2300      	movs	r3, #0
 80026ee:	623b      	str	r3, [r7, #32]
          break;
 80026f0:	e000      	b.n	80026f4 <HAL_GPIO_Init+0x130>
          break;
 80026f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	2bff      	cmp	r3, #255	; 0xff
 80026f8:	d801      	bhi.n	80026fe <HAL_GPIO_Init+0x13a>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	e001      	b.n	8002702 <HAL_GPIO_Init+0x13e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3304      	adds	r3, #4
 8002702:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	2bff      	cmp	r3, #255	; 0xff
 8002708:	d802      	bhi.n	8002710 <HAL_GPIO_Init+0x14c>
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	e002      	b.n	8002716 <HAL_GPIO_Init+0x152>
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002712:	3b08      	subs	r3, #8
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	210f      	movs	r1, #15
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	fa01 f303 	lsl.w	r3, r1, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	401a      	ands	r2, r3
 8002728:	6a39      	ldr	r1, [r7, #32]
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	fa01 f303 	lsl.w	r3, r1, r3
 8002730:	431a      	orrs	r2, r3
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 80b1 	beq.w	80028a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002744:	4b4d      	ldr	r3, [pc, #308]	; (800287c <HAL_GPIO_Init+0x2b8>)
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	4a4c      	ldr	r2, [pc, #304]	; (800287c <HAL_GPIO_Init+0x2b8>)
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	6193      	str	r3, [r2, #24]
 8002750:	4b4a      	ldr	r3, [pc, #296]	; (800287c <HAL_GPIO_Init+0x2b8>)
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800275c:	4a48      	ldr	r2, [pc, #288]	; (8002880 <HAL_GPIO_Init+0x2bc>)
 800275e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002760:	089b      	lsrs	r3, r3, #2
 8002762:	3302      	adds	r3, #2
 8002764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002768:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	4013      	ands	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a40      	ldr	r2, [pc, #256]	; (8002884 <HAL_GPIO_Init+0x2c0>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d013      	beq.n	80027b0 <HAL_GPIO_Init+0x1ec>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a3f      	ldr	r2, [pc, #252]	; (8002888 <HAL_GPIO_Init+0x2c4>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d00d      	beq.n	80027ac <HAL_GPIO_Init+0x1e8>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a3e      	ldr	r2, [pc, #248]	; (800288c <HAL_GPIO_Init+0x2c8>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d007      	beq.n	80027a8 <HAL_GPIO_Init+0x1e4>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3d      	ldr	r2, [pc, #244]	; (8002890 <HAL_GPIO_Init+0x2cc>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d101      	bne.n	80027a4 <HAL_GPIO_Init+0x1e0>
 80027a0:	2303      	movs	r3, #3
 80027a2:	e006      	b.n	80027b2 <HAL_GPIO_Init+0x1ee>
 80027a4:	2304      	movs	r3, #4
 80027a6:	e004      	b.n	80027b2 <HAL_GPIO_Init+0x1ee>
 80027a8:	2302      	movs	r3, #2
 80027aa:	e002      	b.n	80027b2 <HAL_GPIO_Init+0x1ee>
 80027ac:	2301      	movs	r3, #1
 80027ae:	e000      	b.n	80027b2 <HAL_GPIO_Init+0x1ee>
 80027b0:	2300      	movs	r3, #0
 80027b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b4:	f002 0203 	and.w	r2, r2, #3
 80027b8:	0092      	lsls	r2, r2, #2
 80027ba:	4093      	lsls	r3, r2
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	4313      	orrs	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027c2:	492f      	ldr	r1, [pc, #188]	; (8002880 <HAL_GPIO_Init+0x2bc>)
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	089b      	lsrs	r3, r3, #2
 80027c8:	3302      	adds	r3, #2
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027dc:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	492c      	ldr	r1, [pc, #176]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	608b      	str	r3, [r1, #8]
 80027e8:	e006      	b.n	80027f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027ea:	4b2a      	ldr	r3, [pc, #168]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	43db      	mvns	r3, r3
 80027f2:	4928      	ldr	r1, [pc, #160]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d006      	beq.n	8002812 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002804:	4b23      	ldr	r3, [pc, #140]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	4922      	ldr	r1, [pc, #136]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	60cb      	str	r3, [r1, #12]
 8002810:	e006      	b.n	8002820 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002812:	4b20      	ldr	r3, [pc, #128]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	43db      	mvns	r3, r3
 800281a:	491e      	ldr	r1, [pc, #120]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 800281c:	4013      	ands	r3, r2
 800281e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d006      	beq.n	800283a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800282c:	4b19      	ldr	r3, [pc, #100]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	4918      	ldr	r1, [pc, #96]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
 8002838:	e006      	b.n	8002848 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800283a:	4b16      	ldr	r3, [pc, #88]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	43db      	mvns	r3, r3
 8002842:	4914      	ldr	r1, [pc, #80]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 8002844:	4013      	ands	r3, r2
 8002846:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d021      	beq.n	8002898 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002854:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	490e      	ldr	r1, [pc, #56]	; (8002894 <HAL_GPIO_Init+0x2d0>)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	600b      	str	r3, [r1, #0]
 8002860:	e021      	b.n	80028a6 <HAL_GPIO_Init+0x2e2>
 8002862:	bf00      	nop
 8002864:	10320000 	.word	0x10320000
 8002868:	10310000 	.word	0x10310000
 800286c:	10220000 	.word	0x10220000
 8002870:	10210000 	.word	0x10210000
 8002874:	10120000 	.word	0x10120000
 8002878:	10110000 	.word	0x10110000
 800287c:	40021000 	.word	0x40021000
 8002880:	40010000 	.word	0x40010000
 8002884:	40010800 	.word	0x40010800
 8002888:	40010c00 	.word	0x40010c00
 800288c:	40011000 	.word	0x40011000
 8002890:	40011400 	.word	0x40011400
 8002894:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002898:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <HAL_GPIO_Init+0x304>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	43db      	mvns	r3, r3
 80028a0:	4909      	ldr	r1, [pc, #36]	; (80028c8 <HAL_GPIO_Init+0x304>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	3301      	adds	r3, #1
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b2:	fa22 f303 	lsr.w	r3, r2, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f47f ae8e 	bne.w	80025d8 <HAL_GPIO_Init+0x14>
  }
}
 80028bc:	bf00      	nop
 80028be:	bf00      	nop
 80028c0:	372c      	adds	r7, #44	; 0x2c
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr
 80028c8:	40010400 	.word	0x40010400

080028cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
 80028d8:	4613      	mov	r3, r2
 80028da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e2:	887a      	ldrh	r2, [r7, #2]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028e8:	e003      	b.n	80028f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028ea:	887b      	ldrh	r3, [r7, #2]
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	611a      	str	r2, [r3, #16]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e12b      	b.n	8002b66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d106      	bne.n	8002928 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7fe fc96 	bl	8001254 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2224      	movs	r2, #36	; 0x24
 800292c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0201 	bic.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800294e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800295e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002960:	f001 fbc8 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 8002964:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4a81      	ldr	r2, [pc, #516]	; (8002b70 <HAL_I2C_Init+0x274>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d807      	bhi.n	8002980 <HAL_I2C_Init+0x84>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4a80      	ldr	r2, [pc, #512]	; (8002b74 <HAL_I2C_Init+0x278>)
 8002974:	4293      	cmp	r3, r2
 8002976:	bf94      	ite	ls
 8002978:	2301      	movls	r3, #1
 800297a:	2300      	movhi	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	e006      	b.n	800298e <HAL_I2C_Init+0x92>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4a7d      	ldr	r2, [pc, #500]	; (8002b78 <HAL_I2C_Init+0x27c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	bf94      	ite	ls
 8002988:	2301      	movls	r3, #1
 800298a:	2300      	movhi	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0e7      	b.n	8002b66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	4a78      	ldr	r2, [pc, #480]	; (8002b7c <HAL_I2C_Init+0x280>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	0c9b      	lsrs	r3, r3, #18
 80029a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4a6a      	ldr	r2, [pc, #424]	; (8002b70 <HAL_I2C_Init+0x274>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d802      	bhi.n	80029d0 <HAL_I2C_Init+0xd4>
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	3301      	adds	r3, #1
 80029ce:	e009      	b.n	80029e4 <HAL_I2C_Init+0xe8>
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029d6:	fb02 f303 	mul.w	r3, r2, r3
 80029da:	4a69      	ldr	r2, [pc, #420]	; (8002b80 <HAL_I2C_Init+0x284>)
 80029dc:	fba2 2303 	umull	r2, r3, r2, r3
 80029e0:	099b      	lsrs	r3, r3, #6
 80029e2:	3301      	adds	r3, #1
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	430b      	orrs	r3, r1
 80029ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	495c      	ldr	r1, [pc, #368]	; (8002b70 <HAL_I2C_Init+0x274>)
 8002a00:	428b      	cmp	r3, r1
 8002a02:	d819      	bhi.n	8002a38 <HAL_I2C_Init+0x13c>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	1e59      	subs	r1, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a12:	1c59      	adds	r1, r3, #1
 8002a14:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a18:	400b      	ands	r3, r1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00a      	beq.n	8002a34 <HAL_I2C_Init+0x138>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	1e59      	subs	r1, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a32:	e051      	b.n	8002ad8 <HAL_I2C_Init+0x1dc>
 8002a34:	2304      	movs	r3, #4
 8002a36:	e04f      	b.n	8002ad8 <HAL_I2C_Init+0x1dc>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d111      	bne.n	8002a64 <HAL_I2C_Init+0x168>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	1e58      	subs	r0, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6859      	ldr	r1, [r3, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	440b      	add	r3, r1
 8002a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a52:	3301      	adds	r3, #1
 8002a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	e012      	b.n	8002a8a <HAL_I2C_Init+0x18e>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	1e58      	subs	r0, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6859      	ldr	r1, [r3, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	0099      	lsls	r1, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	bf0c      	ite	eq
 8002a84:	2301      	moveq	r3, #1
 8002a86:	2300      	movne	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_I2C_Init+0x196>
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e022      	b.n	8002ad8 <HAL_I2C_Init+0x1dc>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10e      	bne.n	8002ab8 <HAL_I2C_Init+0x1bc>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1e58      	subs	r0, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6859      	ldr	r1, [r3, #4]
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	440b      	add	r3, r1
 8002aa8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aac:	3301      	adds	r3, #1
 8002aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ab6:	e00f      	b.n	8002ad8 <HAL_I2C_Init+0x1dc>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	6809      	ldr	r1, [r1, #0]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69da      	ldr	r2, [r3, #28]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6911      	ldr	r1, [r2, #16]
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68d2      	ldr	r2, [r2, #12]
 8002b12:	4311      	orrs	r1, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0201 	orr.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	000186a0 	.word	0x000186a0
 8002b74:	001e847f 	.word	0x001e847f
 8002b78:	003d08ff 	.word	0x003d08ff
 8002b7c:	431bde83 	.word	0x431bde83
 8002b80:	10624dd3 	.word	0x10624dd3

08002b84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	607a      	str	r2, [r7, #4]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	460b      	mov	r3, r1
 8002b92:	817b      	strh	r3, [r7, #10]
 8002b94:	4613      	mov	r3, r2
 8002b96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b98:	f7fe fece 	bl	8001938 <HAL_GetTick>
 8002b9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b20      	cmp	r3, #32
 8002ba8:	f040 80e0 	bne.w	8002d6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	2319      	movs	r3, #25
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4970      	ldr	r1, [pc, #448]	; (8002d78 <HAL_I2C_Master_Transmit+0x1f4>)
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 fc9e 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	e0d3      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_I2C_Master_Transmit+0x50>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	e0cc      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d007      	beq.n	8002bfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f042 0201 	orr.w	r2, r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2221      	movs	r2, #33	; 0x21
 8002c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2210      	movs	r2, #16
 8002c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	893a      	ldrh	r2, [r7, #8]
 8002c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	4a50      	ldr	r2, [pc, #320]	; (8002d7c <HAL_I2C_Master_Transmit+0x1f8>)
 8002c3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c3c:	8979      	ldrh	r1, [r7, #10]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	6a3a      	ldr	r2, [r7, #32]
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f000 fb08 	bl	8003258 <I2C_MasterRequestWrite>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e08d      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c52:	2300      	movs	r3, #0
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c68:	e066      	b.n	8002d38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	6a39      	ldr	r1, [r7, #32]
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fd5c 	bl	800372c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00d      	beq.n	8002c96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d107      	bne.n	8002c92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e06b      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9a:	781a      	ldrb	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d11b      	bne.n	8002d0c <HAL_I2C_Master_Transmit+0x188>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d017      	beq.n	8002d0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce0:	781a      	ldrb	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	6a39      	ldr	r1, [r7, #32]
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 fd53 	bl	80037bc <I2C_WaitOnBTFFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00d      	beq.n	8002d38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d107      	bne.n	8002d34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e01a      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d194      	bne.n	8002c6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	00100002 	.word	0x00100002
 8002d7c:	ffff0000 	.word	0xffff0000

08002d80 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08c      	sub	sp, #48	; 0x30
 8002d84:	af02      	add	r7, sp, #8
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	607a      	str	r2, [r7, #4]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	817b      	strh	r3, [r7, #10]
 8002d90:	4613      	mov	r3, r2
 8002d92:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d98:	f7fe fdce 	bl	8001938 <HAL_GetTick>
 8002d9c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b20      	cmp	r3, #32
 8002da8:	f040 824b 	bne.w	8003242 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	2319      	movs	r3, #25
 8002db2:	2201      	movs	r2, #1
 8002db4:	497f      	ldr	r1, [pc, #508]	; (8002fb4 <HAL_I2C_Master_Receive+0x234>)
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 fb9e 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e23e      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_I2C_Master_Receive+0x54>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e237      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d007      	beq.n	8002dfa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0201 	orr.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2222      	movs	r2, #34	; 0x22
 8002e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2210      	movs	r2, #16
 8002e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	893a      	ldrh	r2, [r7, #8]
 8002e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4a5f      	ldr	r2, [pc, #380]	; (8002fb8 <HAL_I2C_Master_Receive+0x238>)
 8002e3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e3c:	8979      	ldrh	r1, [r7, #10]
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 fa8a 	bl	800335c <I2C_MasterRequestRead>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e1f8      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d113      	bne.n	8002e82 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	e1cc      	b.n	800321c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d11e      	bne.n	8002ec8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e9a:	b672      	cpsid	i
}
 8002e9c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	61bb      	str	r3, [r7, #24]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ec4:	b662      	cpsie	i
}
 8002ec6:	e035      	b.n	8002f34 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d11e      	bne.n	8002f0e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ede:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ee0:	b672      	cpsid	i
}
 8002ee2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f0a:	b662      	cpsie	i
}
 8002f0c:	e012      	b.n	8002f34 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f1e:	2300      	movs	r3, #0
 8002f20:	613b      	str	r3, [r7, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002f34:	e172      	b.n	800321c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	f200 811f 	bhi.w	800317e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d123      	bne.n	8002f90 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 fc7d 	bl	800384c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e173      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f8e:	e145      	b.n	800321c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d152      	bne.n	800303e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	4906      	ldr	r1, [pc, #24]	; (8002fbc <HAL_I2C_Master_Receive+0x23c>)
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 faa8 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e148      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
 8002fb2:	bf00      	nop
 8002fb4:	00100002 	.word	0x00100002
 8002fb8:	ffff0000 	.word	0xffff0000
 8002fbc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc0:	b672      	cpsid	i
}
 8002fc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	1c5a      	adds	r2, r3, #1
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003006:	b662      	cpsie	i
}
 8003008:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	b2d2      	uxtb	r2, r2
 8003016:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003026:	3b01      	subs	r3, #1
 8003028:	b29a      	uxth	r2, r3
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003032:	b29b      	uxth	r3, r3
 8003034:	3b01      	subs	r3, #1
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800303c:	e0ee      	b.n	800321c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003044:	2200      	movs	r2, #0
 8003046:	4981      	ldr	r1, [pc, #516]	; (800324c <HAL_I2C_Master_Receive+0x4cc>)
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	f000 fa55 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0f5      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003066:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003068:	b672      	cpsid	i
}
 800306a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800309e:	4b6c      	ldr	r3, [pc, #432]	; (8003250 <HAL_I2C_Master_Receive+0x4d0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	08db      	lsrs	r3, r3, #3
 80030a4:	4a6b      	ldr	r2, [pc, #428]	; (8003254 <HAL_I2C_Master_Receive+0x4d4>)
 80030a6:	fba2 2303 	umull	r2, r3, r2, r3
 80030aa:	0a1a      	lsrs	r2, r3, #8
 80030ac:	4613      	mov	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	00da      	lsls	r2, r3, #3
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d118      	bne.n	80030f6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f043 0220 	orr.w	r2, r3, #32
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80030e6:	b662      	cpsie	i
}
 80030e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e0a6      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b04      	cmp	r3, #4
 8003102:	d1d9      	bne.n	80030b8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003112:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003130:	3b01      	subs	r3, #1
 8003132:	b29a      	uxth	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313c:	b29b      	uxth	r3, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003146:	b662      	cpsie	i
}
 8003148:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003166:	3b01      	subs	r3, #1
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800317c:	e04e      	b.n	800321c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800317e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003180:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fb62 	bl	800384c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e058      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ae:	3b01      	subs	r3, #1
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	d124      	bne.n	800321c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d107      	bne.n	80031ea <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003212:	b29b      	uxth	r3, r3
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003220:	2b00      	cmp	r3, #0
 8003222:	f47f ae88 	bne.w	8002f36 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	e000      	b.n	8003244 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003242:	2302      	movs	r3, #2
  }
}
 8003244:	4618      	mov	r0, r3
 8003246:	3728      	adds	r7, #40	; 0x28
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	00010004 	.word	0x00010004
 8003250:	20000008 	.word	0x20000008
 8003254:	14f8b589 	.word	0x14f8b589

08003258 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af02      	add	r7, sp, #8
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	607a      	str	r2, [r7, #4]
 8003262:	603b      	str	r3, [r7, #0]
 8003264:	460b      	mov	r3, r1
 8003266:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2b08      	cmp	r3, #8
 8003272:	d006      	beq.n	8003282 <I2C_MasterRequestWrite+0x2a>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d003      	beq.n	8003282 <I2C_MasterRequestWrite+0x2a>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003280:	d108      	bne.n	8003294 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	e00b      	b.n	80032ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003298:	2b12      	cmp	r3, #18
 800329a:	d107      	bne.n	80032ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f000 f91d 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00d      	beq.n	80032e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032d2:	d103      	bne.n	80032dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e035      	b.n	800334c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032e8:	d108      	bne.n	80032fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032ea:	897b      	ldrh	r3, [r7, #10]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	461a      	mov	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032f8:	611a      	str	r2, [r3, #16]
 80032fa:	e01b      	b.n	8003334 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032fc:	897b      	ldrh	r3, [r7, #10]
 80032fe:	11db      	asrs	r3, r3, #7
 8003300:	b2db      	uxtb	r3, r3
 8003302:	f003 0306 	and.w	r3, r3, #6
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f063 030f 	orn	r3, r3, #15
 800330c:	b2da      	uxtb	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	490e      	ldr	r1, [pc, #56]	; (8003354 <I2C_MasterRequestWrite+0xfc>)
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 f966 	bl	80035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e010      	b.n	800334c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800332a:	897b      	ldrh	r3, [r7, #10]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4907      	ldr	r1, [pc, #28]	; (8003358 <I2C_MasterRequestWrite+0x100>)
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f956 	bl	80035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	00010008 	.word	0x00010008
 8003358:	00010002 	.word	0x00010002

0800335c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b088      	sub	sp, #32
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	607a      	str	r2, [r7, #4]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	460b      	mov	r3, r1
 800336a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003380:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b08      	cmp	r3, #8
 8003386:	d006      	beq.n	8003396 <I2C_MasterRequestRead+0x3a>
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d003      	beq.n	8003396 <I2C_MasterRequestRead+0x3a>
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003394:	d108      	bne.n	80033a8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	e00b      	b.n	80033c0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ac:	2b11      	cmp	r3, #17
 80033ae:	d107      	bne.n	80033c0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 f893 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00d      	beq.n	80033f4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033e6:	d103      	bne.n	80033f0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e079      	b.n	80034e8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033fc:	d108      	bne.n	8003410 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033fe:	897b      	ldrh	r3, [r7, #10]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	b2da      	uxtb	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	611a      	str	r2, [r3, #16]
 800340e:	e05f      	b.n	80034d0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003410:	897b      	ldrh	r3, [r7, #10]
 8003412:	11db      	asrs	r3, r3, #7
 8003414:	b2db      	uxtb	r3, r3
 8003416:	f003 0306 	and.w	r3, r3, #6
 800341a:	b2db      	uxtb	r3, r3
 800341c:	f063 030f 	orn	r3, r3, #15
 8003420:	b2da      	uxtb	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4930      	ldr	r1, [pc, #192]	; (80034f0 <I2C_MasterRequestRead+0x194>)
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f8dc 	bl	80035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e054      	b.n	80034e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800343e:	897b      	ldrh	r3, [r7, #10]
 8003440:	b2da      	uxtb	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	4929      	ldr	r1, [pc, #164]	; (80034f4 <I2C_MasterRequestRead+0x198>)
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8cc 	bl	80035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e044      	b.n	80034e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800345e:	2300      	movs	r3, #0
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003482:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 f831 	bl	80034f8 <I2C_WaitOnFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034aa:	d103      	bne.n	80034b4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e017      	b.n	80034e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80034b8:	897b      	ldrh	r3, [r7, #10]
 80034ba:	11db      	asrs	r3, r3, #7
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	f003 0306 	and.w	r3, r3, #6
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	f063 030e 	orn	r3, r3, #14
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	4907      	ldr	r1, [pc, #28]	; (80034f4 <I2C_MasterRequestRead+0x198>)
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f888 	bl	80035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	00010008 	.word	0x00010008
 80034f4:	00010002 	.word	0x00010002

080034f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	603b      	str	r3, [r7, #0]
 8003504:	4613      	mov	r3, r2
 8003506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003508:	e048      	b.n	800359c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003510:	d044      	beq.n	800359c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003512:	f7fe fa11 	bl	8001938 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d302      	bcc.n	8003528 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d139      	bne.n	800359c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d10d      	bne.n	800354e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf0c      	ite	eq
 8003544:	2301      	moveq	r3, #1
 8003546:	2300      	movne	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	461a      	mov	r2, r3
 800354c:	e00c      	b.n	8003568 <I2C_WaitOnFlagUntilTimeout+0x70>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	43da      	mvns	r2, r3
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	4013      	ands	r3, r2
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf0c      	ite	eq
 8003560:	2301      	moveq	r3, #1
 8003562:	2300      	movne	r3, #0
 8003564:	b2db      	uxtb	r3, r3
 8003566:	461a      	mov	r2, r3
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	429a      	cmp	r2, r3
 800356c:	d116      	bne.n	800359c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	f043 0220 	orr.w	r2, r3, #32
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e023      	b.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	0c1b      	lsrs	r3, r3, #16
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d10d      	bne.n	80035c2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	43da      	mvns	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	4013      	ands	r3, r2
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bf0c      	ite	eq
 80035b8:	2301      	moveq	r3, #1
 80035ba:	2300      	movne	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	e00c      	b.n	80035dc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	43da      	mvns	r2, r3
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	4013      	ands	r3, r2
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf0c      	ite	eq
 80035d4:	2301      	moveq	r3, #1
 80035d6:	2300      	movne	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d093      	beq.n	800350a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035fa:	e071      	b.n	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800360a:	d123      	bne.n	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800361a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003624:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f043 0204 	orr.w	r2, r3, #4
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e067      	b.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365a:	d041      	beq.n	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365c:	f7fe f96c 	bl	8001938 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	429a      	cmp	r2, r3
 800366a:	d302      	bcc.n	8003672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d136      	bne.n	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	0c1b      	lsrs	r3, r3, #16
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d10c      	bne.n	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	4013      	ands	r3, r2
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	bf14      	ite	ne
 800368e:	2301      	movne	r3, #1
 8003690:	2300      	moveq	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	e00b      	b.n	80036ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	43da      	mvns	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	4013      	ands	r3, r2
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bf14      	ite	ne
 80036a8:	2301      	movne	r3, #1
 80036aa:	2300      	moveq	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d016      	beq.n	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e021      	b.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	0c1b      	lsrs	r3, r3, #16
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d10c      	bne.n	8003704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	43da      	mvns	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	4013      	ands	r3, r2
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf14      	ite	ne
 80036fc:	2301      	movne	r3, #1
 80036fe:	2300      	moveq	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	e00b      	b.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	43da      	mvns	r2, r3
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	4013      	ands	r3, r2
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf14      	ite	ne
 8003716:	2301      	movne	r3, #1
 8003718:	2300      	moveq	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	f47f af6d 	bne.w	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003738:	e034      	b.n	80037a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 f8e3 	bl	8003906 <I2C_IsAcknowledgeFailed>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e034      	b.n	80037b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003750:	d028      	beq.n	80037a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003752:	f7fe f8f1 	bl	8001938 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	429a      	cmp	r2, r3
 8003760:	d302      	bcc.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d11d      	bne.n	80037a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003772:	2b80      	cmp	r3, #128	; 0x80
 8003774:	d016      	beq.n	80037a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e007      	b.n	80037b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ae:	2b80      	cmp	r3, #128	; 0x80
 80037b0:	d1c3      	bne.n	800373a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037c8:	e034      	b.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f89b 	bl	8003906 <I2C_IsAcknowledgeFailed>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e034      	b.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e0:	d028      	beq.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e2:	f7fe f8a9 	bl	8001938 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d302      	bcc.n	80037f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d11d      	bne.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b04      	cmp	r3, #4
 8003804:	d016      	beq.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e007      	b.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b04      	cmp	r3, #4
 8003840:	d1c3      	bne.n	80037ca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003858:	e049      	b.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	f003 0310 	and.w	r3, r3, #16
 8003864:	2b10      	cmp	r3, #16
 8003866:	d119      	bne.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f06f 0210 	mvn.w	r2, #16
 8003870:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e030      	b.n	80038fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389c:	f7fe f84c 	bl	8001938 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d302      	bcc.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d11d      	bne.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038bc:	2b40      	cmp	r3, #64	; 0x40
 80038be:	d016      	beq.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e007      	b.n	80038fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f8:	2b40      	cmp	r3, #64	; 0x40
 80038fa:	d1ae      	bne.n	800385a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800391c:	d11b      	bne.n	8003956 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003926:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	f043 0204 	orr.w	r2, r3, #4
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
	...

08003964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e26c      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 8087 	beq.w	8003a92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003984:	4b92      	ldr	r3, [pc, #584]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 030c 	and.w	r3, r3, #12
 800398c:	2b04      	cmp	r3, #4
 800398e:	d00c      	beq.n	80039aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003990:	4b8f      	ldr	r3, [pc, #572]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 030c 	and.w	r3, r3, #12
 8003998:	2b08      	cmp	r3, #8
 800399a:	d112      	bne.n	80039c2 <HAL_RCC_OscConfig+0x5e>
 800399c:	4b8c      	ldr	r3, [pc, #560]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a8:	d10b      	bne.n	80039c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039aa:	4b89      	ldr	r3, [pc, #548]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d06c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x12c>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d168      	bne.n	8003a90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e246      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ca:	d106      	bne.n	80039da <HAL_RCC_OscConfig+0x76>
 80039cc:	4b80      	ldr	r3, [pc, #512]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a7f      	ldr	r2, [pc, #508]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	e02e      	b.n	8003a38 <HAL_RCC_OscConfig+0xd4>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10c      	bne.n	80039fc <HAL_RCC_OscConfig+0x98>
 80039e2:	4b7b      	ldr	r3, [pc, #492]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a7a      	ldr	r2, [pc, #488]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	4b78      	ldr	r3, [pc, #480]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a77      	ldr	r2, [pc, #476]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 80039f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	e01d      	b.n	8003a38 <HAL_RCC_OscConfig+0xd4>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0xbc>
 8003a06:	4b72      	ldr	r3, [pc, #456]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a71      	ldr	r2, [pc, #452]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	4b6f      	ldr	r3, [pc, #444]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a6e      	ldr	r2, [pc, #440]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	e00b      	b.n	8003a38 <HAL_RCC_OscConfig+0xd4>
 8003a20:	4b6b      	ldr	r3, [pc, #428]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a6a      	ldr	r2, [pc, #424]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b68      	ldr	r3, [pc, #416]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a67      	ldr	r2, [pc, #412]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d013      	beq.n	8003a68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a40:	f7fd ff7a 	bl	8001938 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a48:	f7fd ff76 	bl	8001938 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	; 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e1fa      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5a:	4b5d      	ldr	r3, [pc, #372]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f0      	beq.n	8003a48 <HAL_RCC_OscConfig+0xe4>
 8003a66:	e014      	b.n	8003a92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fd ff66 	bl	8001938 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a70:	f7fd ff62 	bl	8001938 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	; 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e1e6      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a82:	4b53      	ldr	r3, [pc, #332]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x10c>
 8003a8e:	e000      	b.n	8003a92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d063      	beq.n	8003b66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a9e:	4b4c      	ldr	r3, [pc, #304]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00b      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003aaa:	4b49      	ldr	r3, [pc, #292]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 030c 	and.w	r3, r3, #12
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d11c      	bne.n	8003af0 <HAL_RCC_OscConfig+0x18c>
 8003ab6:	4b46      	ldr	r3, [pc, #280]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d116      	bne.n	8003af0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac2:	4b43      	ldr	r3, [pc, #268]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <HAL_RCC_OscConfig+0x176>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d001      	beq.n	8003ada <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e1ba      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ada:	4b3d      	ldr	r3, [pc, #244]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4939      	ldr	r1, [pc, #228]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aee:	e03a      	b.n	8003b66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d020      	beq.n	8003b3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003af8:	4b36      	ldr	r3, [pc, #216]	; (8003bd4 <HAL_RCC_OscConfig+0x270>)
 8003afa:	2201      	movs	r2, #1
 8003afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afe:	f7fd ff1b 	bl	8001938 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b06:	f7fd ff17 	bl	8001938 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e19b      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b18:	4b2d      	ldr	r3, [pc, #180]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0f0      	beq.n	8003b06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b24:	4b2a      	ldr	r3, [pc, #168]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	4927      	ldr	r1, [pc, #156]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	600b      	str	r3, [r1, #0]
 8003b38:	e015      	b.n	8003b66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b3a:	4b26      	ldr	r3, [pc, #152]	; (8003bd4 <HAL_RCC_OscConfig+0x270>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b40:	f7fd fefa 	bl	8001938 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b48:	f7fd fef6 	bl	8001938 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e17a      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5a:	4b1d      	ldr	r3, [pc, #116]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1f0      	bne.n	8003b48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d03a      	beq.n	8003be8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d019      	beq.n	8003bae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b7a:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <HAL_RCC_OscConfig+0x274>)
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b80:	f7fd feda 	bl	8001938 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b88:	f7fd fed6 	bl	8001938 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e15a      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0f0      	beq.n	8003b88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ba6:	2001      	movs	r0, #1
 8003ba8:	f000 facc 	bl	8004144 <RCC_Delay>
 8003bac:	e01c      	b.n	8003be8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bae:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <HAL_RCC_OscConfig+0x274>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb4:	f7fd fec0 	bl	8001938 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bba:	e00f      	b.n	8003bdc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bbc:	f7fd febc 	bl	8001938 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d908      	bls.n	8003bdc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e140      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
 8003bce:	bf00      	nop
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	42420000 	.word	0x42420000
 8003bd8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bdc:	4b9e      	ldr	r3, [pc, #632]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1e9      	bne.n	8003bbc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80a6 	beq.w	8003d42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfa:	4b97      	ldr	r3, [pc, #604]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10d      	bne.n	8003c22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c06:	4b94      	ldr	r3, [pc, #592]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	4a93      	ldr	r2, [pc, #588]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c10:	61d3      	str	r3, [r2, #28]
 8003c12:	4b91      	ldr	r3, [pc, #580]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	60bb      	str	r3, [r7, #8]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c22:	4b8e      	ldr	r3, [pc, #568]	; (8003e5c <HAL_RCC_OscConfig+0x4f8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d118      	bne.n	8003c60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c2e:	4b8b      	ldr	r3, [pc, #556]	; (8003e5c <HAL_RCC_OscConfig+0x4f8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a8a      	ldr	r2, [pc, #552]	; (8003e5c <HAL_RCC_OscConfig+0x4f8>)
 8003c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3a:	f7fd fe7d 	bl	8001938 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c42:	f7fd fe79 	bl	8001938 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b64      	cmp	r3, #100	; 0x64
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e0fd      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c54:	4b81      	ldr	r3, [pc, #516]	; (8003e5c <HAL_RCC_OscConfig+0x4f8>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d0f0      	beq.n	8003c42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d106      	bne.n	8003c76 <HAL_RCC_OscConfig+0x312>
 8003c68:	4b7b      	ldr	r3, [pc, #492]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	4a7a      	ldr	r2, [pc, #488]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	6213      	str	r3, [r2, #32]
 8003c74:	e02d      	b.n	8003cd2 <HAL_RCC_OscConfig+0x36e>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10c      	bne.n	8003c98 <HAL_RCC_OscConfig+0x334>
 8003c7e:	4b76      	ldr	r3, [pc, #472]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	4a75      	ldr	r2, [pc, #468]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c84:	f023 0301 	bic.w	r3, r3, #1
 8003c88:	6213      	str	r3, [r2, #32]
 8003c8a:	4b73      	ldr	r3, [pc, #460]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	4a72      	ldr	r2, [pc, #456]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003c90:	f023 0304 	bic.w	r3, r3, #4
 8003c94:	6213      	str	r3, [r2, #32]
 8003c96:	e01c      	b.n	8003cd2 <HAL_RCC_OscConfig+0x36e>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	2b05      	cmp	r3, #5
 8003c9e:	d10c      	bne.n	8003cba <HAL_RCC_OscConfig+0x356>
 8003ca0:	4b6d      	ldr	r3, [pc, #436]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	4a6c      	ldr	r2, [pc, #432]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003ca6:	f043 0304 	orr.w	r3, r3, #4
 8003caa:	6213      	str	r3, [r2, #32]
 8003cac:	4b6a      	ldr	r3, [pc, #424]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	4a69      	ldr	r2, [pc, #420]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	6213      	str	r3, [r2, #32]
 8003cb8:	e00b      	b.n	8003cd2 <HAL_RCC_OscConfig+0x36e>
 8003cba:	4b67      	ldr	r3, [pc, #412]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	4a66      	ldr	r2, [pc, #408]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6213      	str	r3, [r2, #32]
 8003cc6:	4b64      	ldr	r3, [pc, #400]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4a63      	ldr	r2, [pc, #396]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003ccc:	f023 0304 	bic.w	r3, r3, #4
 8003cd0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d015      	beq.n	8003d06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cda:	f7fd fe2d 	bl	8001938 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce0:	e00a      	b.n	8003cf8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce2:	f7fd fe29 	bl	8001938 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e0ab      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	4b57      	ldr	r3, [pc, #348]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0ee      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x37e>
 8003d04:	e014      	b.n	8003d30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d06:	f7fd fe17 	bl	8001938 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d0c:	e00a      	b.n	8003d24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d0e:	f7fd fe13 	bl	8001938 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e095      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d24:	4b4c      	ldr	r3, [pc, #304]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1ee      	bne.n	8003d0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d105      	bne.n	8003d42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d36:	4b48      	ldr	r3, [pc, #288]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	4a47      	ldr	r2, [pc, #284]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 8081 	beq.w	8003e4e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d4c:	4b42      	ldr	r3, [pc, #264]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 030c 	and.w	r3, r3, #12
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d061      	beq.n	8003e1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d146      	bne.n	8003dee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d60:	4b3f      	ldr	r3, [pc, #252]	; (8003e60 <HAL_RCC_OscConfig+0x4fc>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fd fde7 	bl	8001938 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fd fde3 	bl	8001938 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e067      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d80:	4b35      	ldr	r3, [pc, #212]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1f0      	bne.n	8003d6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d94:	d108      	bne.n	8003da8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d96:	4b30      	ldr	r3, [pc, #192]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	492d      	ldr	r1, [pc, #180]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da8:	4b2b      	ldr	r3, [pc, #172]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a19      	ldr	r1, [r3, #32]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	430b      	orrs	r3, r1
 8003dba:	4927      	ldr	r1, [pc, #156]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc0:	4b27      	ldr	r3, [pc, #156]	; (8003e60 <HAL_RCC_OscConfig+0x4fc>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc6:	f7fd fdb7 	bl	8001938 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dce:	f7fd fdb3 	bl	8001938 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e037      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de0:	4b1d      	ldr	r3, [pc, #116]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <HAL_RCC_OscConfig+0x46a>
 8003dec:	e02f      	b.n	8003e4e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dee:	4b1c      	ldr	r3, [pc, #112]	; (8003e60 <HAL_RCC_OscConfig+0x4fc>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df4:	f7fd fda0 	bl	8001938 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfc:	f7fd fd9c 	bl	8001938 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e020      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e0e:	4b12      	ldr	r3, [pc, #72]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f0      	bne.n	8003dfc <HAL_RCC_OscConfig+0x498>
 8003e1a:	e018      	b.n	8003e4e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e013      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e28:	4b0b      	ldr	r3, [pc, #44]	; (8003e58 <HAL_RCC_OscConfig+0x4f4>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d106      	bne.n	8003e4a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d001      	beq.n	8003e4e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	40007000 	.word	0x40007000
 8003e60:	42420060 	.word	0x42420060

08003e64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0d0      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e78:	4b6a      	ldr	r3, [pc, #424]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d910      	bls.n	8003ea8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b67      	ldr	r3, [pc, #412]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f023 0207 	bic.w	r2, r3, #7
 8003e8e:	4965      	ldr	r1, [pc, #404]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b63      	ldr	r3, [pc, #396]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0b8      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d020      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec0:	4b59      	ldr	r3, [pc, #356]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	4a58      	ldr	r2, [pc, #352]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003eca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0308 	and.w	r3, r3, #8
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d005      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ed8:	4b53      	ldr	r3, [pc, #332]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4a52      	ldr	r2, [pc, #328]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ee2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee4:	4b50      	ldr	r3, [pc, #320]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	494d      	ldr	r1, [pc, #308]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d040      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d107      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0a:	4b47      	ldr	r3, [pc, #284]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d115      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e07f      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d107      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f22:	4b41      	ldr	r3, [pc, #260]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d109      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e073      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f32:	4b3d      	ldr	r3, [pc, #244]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e06b      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f42:	4b39      	ldr	r3, [pc, #228]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f023 0203 	bic.w	r2, r3, #3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	4936      	ldr	r1, [pc, #216]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f54:	f7fd fcf0 	bl	8001938 <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5c:	f7fd fcec 	bl	8001938 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e053      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f72:	4b2d      	ldr	r3, [pc, #180]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f003 020c 	and.w	r2, r3, #12
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d1eb      	bne.n	8003f5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f84:	4b27      	ldr	r3, [pc, #156]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d210      	bcs.n	8003fb4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b24      	ldr	r3, [pc, #144]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 0207 	bic.w	r2, r3, #7
 8003f9a:	4922      	ldr	r1, [pc, #136]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa2:	4b20      	ldr	r3, [pc, #128]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e032      	b.n	800401a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc0:	4b19      	ldr	r3, [pc, #100]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	4916      	ldr	r1, [pc, #88]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0308 	and.w	r3, r3, #8
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d009      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	490e      	ldr	r1, [pc, #56]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ff2:	f000 f821 	bl	8004038 <HAL_RCC_GetSysClockFreq>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	091b      	lsrs	r3, r3, #4
 8003ffe:	f003 030f 	and.w	r3, r3, #15
 8004002:	490a      	ldr	r1, [pc, #40]	; (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8004004:	5ccb      	ldrb	r3, [r1, r3]
 8004006:	fa22 f303 	lsr.w	r3, r2, r3
 800400a:	4a09      	ldr	r2, [pc, #36]	; (8004030 <HAL_RCC_ClockConfig+0x1cc>)
 800400c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800400e:	4b09      	ldr	r3, [pc, #36]	; (8004034 <HAL_RCC_ClockConfig+0x1d0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f7fd fc4e 	bl	80018b4 <HAL_InitTick>

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	40022000 	.word	0x40022000
 8004028:	40021000 	.word	0x40021000
 800402c:	080075b4 	.word	0x080075b4
 8004030:	20000008 	.word	0x20000008
 8004034:	2000000c 	.word	0x2000000c

08004038 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
 8004042:	2300      	movs	r3, #0
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	2300      	movs	r3, #0
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	2300      	movs	r3, #0
 800404c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800404e:	2300      	movs	r3, #0
 8004050:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004052:	4b1e      	ldr	r3, [pc, #120]	; (80040cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f003 030c 	and.w	r3, r3, #12
 800405e:	2b04      	cmp	r3, #4
 8004060:	d002      	beq.n	8004068 <HAL_RCC_GetSysClockFreq+0x30>
 8004062:	2b08      	cmp	r3, #8
 8004064:	d003      	beq.n	800406e <HAL_RCC_GetSysClockFreq+0x36>
 8004066:	e027      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004068:	4b19      	ldr	r3, [pc, #100]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800406a:	613b      	str	r3, [r7, #16]
      break;
 800406c:	e027      	b.n	80040be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	0c9b      	lsrs	r3, r3, #18
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004078:	5cd3      	ldrb	r3, [r2, r3]
 800407a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d010      	beq.n	80040a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004086:	4b11      	ldr	r3, [pc, #68]	; (80040cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	0c5b      	lsrs	r3, r3, #17
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004092:	5cd3      	ldrb	r3, [r2, r3]
 8004094:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a0d      	ldr	r2, [pc, #52]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800409a:	fb02 f203 	mul.w	r2, r2, r3
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	e004      	b.n	80040b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80040ac:	fb02 f303 	mul.w	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	613b      	str	r3, [r7, #16]
      break;
 80040b6:	e002      	b.n	80040be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040b8:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ba:	613b      	str	r3, [r7, #16]
      break;
 80040bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040be:	693b      	ldr	r3, [r7, #16]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	371c      	adds	r7, #28
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40021000 	.word	0x40021000
 80040d0:	007a1200 	.word	0x007a1200
 80040d4:	080075cc 	.word	0x080075cc
 80040d8:	080075dc 	.word	0x080075dc
 80040dc:	003d0900 	.word	0x003d0900

080040e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e4:	4b02      	ldr	r3, [pc, #8]	; (80040f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80040e6:	681b      	ldr	r3, [r3, #0]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr
 80040f0:	20000008 	.word	0x20000008

080040f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040f8:	f7ff fff2 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b05      	ldr	r3, [pc, #20]	; (8004114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	0a1b      	lsrs	r3, r3, #8
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4903      	ldr	r1, [pc, #12]	; (8004118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40021000 	.word	0x40021000
 8004118:	080075c4 	.word	0x080075c4

0800411c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004120:	f7ff ffde 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	4b05      	ldr	r3, [pc, #20]	; (800413c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	0adb      	lsrs	r3, r3, #11
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	4903      	ldr	r1, [pc, #12]	; (8004140 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004132:	5ccb      	ldrb	r3, [r1, r3]
 8004134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004138:	4618      	mov	r0, r3
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40021000 	.word	0x40021000
 8004140:	080075c4 	.word	0x080075c4

08004144 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800414c:	4b0a      	ldr	r3, [pc, #40]	; (8004178 <RCC_Delay+0x34>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0a      	ldr	r2, [pc, #40]	; (800417c <RCC_Delay+0x38>)
 8004152:	fba2 2303 	umull	r2, r3, r2, r3
 8004156:	0a5b      	lsrs	r3, r3, #9
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004160:	bf00      	nop
  }
  while (Delay --);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1e5a      	subs	r2, r3, #1
 8004166:	60fa      	str	r2, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f9      	bne.n	8004160 <RCC_Delay+0x1c>
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr
 8004178:	20000008 	.word	0x20000008
 800417c:	10624dd3 	.word	0x10624dd3

08004180 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	613b      	str	r3, [r7, #16]
 800418c:	2300      	movs	r3, #0
 800418e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	d07d      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800419c:	2300      	movs	r3, #0
 800419e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a0:	4b4f      	ldr	r3, [pc, #316]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10d      	bne.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ac:	4b4c      	ldr	r3, [pc, #304]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	4a4b      	ldr	r2, [pc, #300]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b6:	61d3      	str	r3, [r2, #28]
 80041b8:	4b49      	ldr	r3, [pc, #292]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c0:	60bb      	str	r3, [r7, #8]
 80041c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041c4:	2301      	movs	r3, #1
 80041c6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c8:	4b46      	ldr	r3, [pc, #280]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d118      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041d4:	4b43      	ldr	r3, [pc, #268]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a42      	ldr	r2, [pc, #264]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e0:	f7fd fbaa 	bl	8001938 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e6:	e008      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e8:	f7fd fba6 	bl	8001938 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b64      	cmp	r3, #100	; 0x64
 80041f4:	d901      	bls.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e06d      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041fa:	4b3a      	ldr	r3, [pc, #232]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004206:	4b36      	ldr	r3, [pc, #216]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d02e      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	429a      	cmp	r2, r3
 8004222:	d027      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004224:	4b2e      	ldr	r3, [pc, #184]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800422c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800422e:	4b2e      	ldr	r3, [pc, #184]	; (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004230:	2201      	movs	r2, #1
 8004232:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004234:	4b2c      	ldr	r3, [pc, #176]	; (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800423a:	4a29      	ldr	r2, [pc, #164]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d014      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424a:	f7fd fb75 	bl	8001938 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004250:	e00a      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004252:	f7fd fb71 	bl	8001938 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004260:	4293      	cmp	r3, r2
 8004262:	d901      	bls.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e036      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004268:	4b1d      	ldr	r3, [pc, #116]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0ee      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004274:	4b1a      	ldr	r3, [pc, #104]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	4917      	ldr	r1, [pc, #92]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004282:	4313      	orrs	r3, r2
 8004284:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004286:	7dfb      	ldrb	r3, [r7, #23]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d105      	bne.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428c:	4b14      	ldr	r3, [pc, #80]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	4a13      	ldr	r2, [pc, #76]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004296:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042a4:	4b0e      	ldr	r3, [pc, #56]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	490b      	ldr	r1, [pc, #44]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0310 	and.w	r3, r3, #16
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d008      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042c2:	4b07      	ldr	r3, [pc, #28]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	4904      	ldr	r1, [pc, #16]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	40021000 	.word	0x40021000
 80042e4:	40007000 	.word	0x40007000
 80042e8:	42420440 	.word	0x42420440

080042ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	2300      	movs	r3, #0
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	2300      	movs	r3, #0
 80042fe:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	2300      	movs	r3, #0
 8004306:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b10      	cmp	r3, #16
 800430c:	d00a      	beq.n	8004324 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b10      	cmp	r3, #16
 8004312:	f200 808a 	bhi.w	800442a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d045      	beq.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d075      	beq.n	800440e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004322:	e082      	b.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004324:	4b46      	ldr	r3, [pc, #280]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800432a:	4b45      	ldr	r3, [pc, #276]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d07b      	beq.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	0c9b      	lsrs	r3, r3, #18
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	4a41      	ldr	r2, [pc, #260]	; (8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004340:	5cd3      	ldrb	r3, [r2, r3]
 8004342:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d015      	beq.n	800437a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800434e:	4b3c      	ldr	r3, [pc, #240]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	0c5b      	lsrs	r3, r3, #17
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	4a3b      	ldr	r2, [pc, #236]	; (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800435a:	5cd3      	ldrb	r3, [r2, r3]
 800435c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00d      	beq.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004368:	4a38      	ldr	r2, [pc, #224]	; (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	61fb      	str	r3, [r7, #28]
 8004378:	e004      	b.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	4a34      	ldr	r2, [pc, #208]	; (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004384:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800438c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004390:	d102      	bne.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	61bb      	str	r3, [r7, #24]
      break;
 8004396:	e04a      	b.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	005b      	lsls	r3, r3, #1
 800439c:	4a2d      	ldr	r2, [pc, #180]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800439e:	fba2 2303 	umull	r2, r3, r2, r3
 80043a2:	085b      	lsrs	r3, r3, #1
 80043a4:	61bb      	str	r3, [r7, #24]
      break;
 80043a6:	e042      	b.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80043a8:	4b25      	ldr	r3, [pc, #148]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043b8:	d108      	bne.n	80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80043c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	e01f      	b.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043d6:	d109      	bne.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80043d8:	4b19      	ldr	r3, [pc, #100]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80043e4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80043e8:	61bb      	str	r3, [r7, #24]
 80043ea:	e00f      	b.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043f6:	d11c      	bne.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043f8:	4b11      	ldr	r3, [pc, #68]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d016      	beq.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004404:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004408:	61bb      	str	r3, [r7, #24]
      break;
 800440a:	e012      	b.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800440c:	e011      	b.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800440e:	f7ff fe85 	bl	800411c <HAL_RCC_GetPCLK2Freq>
 8004412:	4602      	mov	r2, r0
 8004414:	4b0a      	ldr	r3, [pc, #40]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	0b9b      	lsrs	r3, r3, #14
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	3301      	adds	r3, #1
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	fbb2 f3f3 	udiv	r3, r2, r3
 8004426:	61bb      	str	r3, [r7, #24]
      break;
 8004428:	e004      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800442a:	bf00      	nop
 800442c:	e002      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800442e:	bf00      	nop
 8004430:	e000      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004432:	bf00      	nop
    }
  }
  return (frequency);
 8004434:	69bb      	ldr	r3, [r7, #24]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40021000 	.word	0x40021000
 8004444:	080075e0 	.word	0x080075e0
 8004448:	080075f0 	.word	0x080075f0
 800444c:	007a1200 	.word	0x007a1200
 8004450:	003d0900 	.word	0x003d0900
 8004454:	aaaaaaab 	.word	0xaaaaaaab

08004458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e076      	b.n	8004558 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	2b00      	cmp	r3, #0
 8004470:	d108      	bne.n	8004484 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800447a:	d009      	beq.n	8004490 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	61da      	str	r2, [r3, #28]
 8004482:	e005      	b.n	8004490 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d106      	bne.n	80044b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f7fc ff10 	bl	80012d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004514:	ea42 0103 	orr.w	r1, r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	0c1a      	lsrs	r2, r3, #16
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f002 0204 	and.w	r2, r2, #4
 8004536:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69da      	ldr	r2, [r3, #28]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004546:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	4613      	mov	r3, r2
 800456e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004570:	f7fd f9e2 	bl	8001938 <HAL_GetTick>
 8004574:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004576:	88fb      	ldrh	r3, [r7, #6]
 8004578:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b01      	cmp	r3, #1
 8004584:	d001      	beq.n	800458a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004586:	2302      	movs	r3, #2
 8004588:	e12a      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d002      	beq.n	8004596 <HAL_SPI_Transmit+0x36>
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e122      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_SPI_Transmit+0x48>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e11b      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2203      	movs	r2, #3
 80045b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	88fa      	ldrh	r2, [r7, #6]
 80045c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	88fa      	ldrh	r2, [r7, #6]
 80045ce:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045f6:	d10f      	bne.n	8004618 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004606:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004616:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004622:	2b40      	cmp	r3, #64	; 0x40
 8004624:	d007      	beq.n	8004636 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004634:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800463e:	d152      	bne.n	80046e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_SPI_Transmit+0xee>
 8004648:	8b7b      	ldrh	r3, [r7, #26]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d145      	bne.n	80046da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	881a      	ldrh	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465e:	1c9a      	adds	r2, r3, #2
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004668:	b29b      	uxth	r3, r3
 800466a:	3b01      	subs	r3, #1
 800466c:	b29a      	uxth	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004672:	e032      	b.n	80046da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b02      	cmp	r3, #2
 8004680:	d112      	bne.n	80046a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004686:	881a      	ldrh	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	1c9a      	adds	r2, r3, #2
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	86da      	strh	r2, [r3, #54]	; 0x36
 80046a6:	e018      	b.n	80046da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046a8:	f7fd f946 	bl	8001938 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d803      	bhi.n	80046c0 <HAL_SPI_Transmit+0x160>
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d102      	bne.n	80046c6 <HAL_SPI_Transmit+0x166>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d109      	bne.n	80046da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e082      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046de:	b29b      	uxth	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1c7      	bne.n	8004674 <HAL_SPI_Transmit+0x114>
 80046e4:	e053      	b.n	800478e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d002      	beq.n	80046f4 <HAL_SPI_Transmit+0x194>
 80046ee:	8b7b      	ldrh	r3, [r7, #26]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d147      	bne.n	8004784 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	330c      	adds	r3, #12
 80046fe:	7812      	ldrb	r2, [r2, #0]
 8004700:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800471a:	e033      	b.n	8004784 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d113      	bne.n	8004752 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	330c      	adds	r3, #12
 8004734:	7812      	ldrb	r2, [r2, #0]
 8004736:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004750:	e018      	b.n	8004784 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004752:	f7fd f8f1 	bl	8001938 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d803      	bhi.n	800476a <HAL_SPI_Transmit+0x20a>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004768:	d102      	bne.n	8004770 <HAL_SPI_Transmit+0x210>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d109      	bne.n	8004784 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e02d      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1c6      	bne.n	800471c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800478e:	69fa      	ldr	r2, [r7, #28]
 8004790:	6839      	ldr	r1, [r7, #0]
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 f8b0 	bl	80048f8 <SPI_EndRxTxTransaction>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2220      	movs	r2, #32
 80047a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10a      	bne.n	80047c2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e000      	b.n	80047e0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80047de:	2300      	movs	r3, #0
  }
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3720      	adds	r7, #32
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b088      	sub	sp, #32
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	4613      	mov	r3, r2
 80047f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047f8:	f7fd f89e 	bl	8001938 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	4413      	add	r3, r2
 8004806:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004808:	f7fd f896 	bl	8001938 <HAL_GetTick>
 800480c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800480e:	4b39      	ldr	r3, [pc, #228]	; (80048f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	015b      	lsls	r3, r3, #5
 8004814:	0d1b      	lsrs	r3, r3, #20
 8004816:	69fa      	ldr	r2, [r7, #28]
 8004818:	fb02 f303 	mul.w	r3, r2, r3
 800481c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800481e:	e054      	b.n	80048ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004826:	d050      	beq.n	80048ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004828:	f7fd f886 	bl	8001938 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	69fa      	ldr	r2, [r7, #28]
 8004834:	429a      	cmp	r2, r3
 8004836:	d902      	bls.n	800483e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d13d      	bne.n	80048ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800484c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004856:	d111      	bne.n	800487c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004860:	d004      	beq.n	800486c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800486a:	d107      	bne.n	800487c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800487a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004880:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004884:	d10f      	bne.n	80048a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e017      	b.n	80048ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	4013      	ands	r3, r2
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	bf0c      	ite	eq
 80048da:	2301      	moveq	r3, #1
 80048dc:	2300      	movne	r3, #0
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	461a      	mov	r2, r3
 80048e2:	79fb      	ldrb	r3, [r7, #7]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d19b      	bne.n	8004820 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3720      	adds	r7, #32
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	20000008 	.word	0x20000008

080048f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af02      	add	r7, sp, #8
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	2201      	movs	r2, #1
 800490c:	2102      	movs	r1, #2
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f7ff ff6a 	bl	80047e8 <SPI_WaitFlagStateUntilTimeout>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d007      	beq.n	800492a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800491e:	f043 0220 	orr.w	r2, r3, #32
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e013      	b.n	8004952 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2200      	movs	r2, #0
 8004932:	2180      	movs	r1, #128	; 0x80
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f7ff ff57 	bl	80047e8 <SPI_WaitFlagStateUntilTimeout>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004944:	f043 0220 	orr.w	r2, r3, #32
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e000      	b.n	8004952 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b082      	sub	sp, #8
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d101      	bne.n	800496c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e041      	b.n	80049f0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d106      	bne.n	8004986 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7fc fce3 	bl	800134c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2202      	movs	r2, #2
 800498a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f000 fa89 	bl	8004eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d001      	beq.n	8004a10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e03a      	b.n	8004a86 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a18      	ldr	r2, [pc, #96]	; (8004a90 <HAL_TIM_Base_Start_IT+0x98>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00e      	beq.n	8004a50 <HAL_TIM_Base_Start_IT+0x58>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3a:	d009      	beq.n	8004a50 <HAL_TIM_Base_Start_IT+0x58>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a14      	ldr	r2, [pc, #80]	; (8004a94 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d004      	beq.n	8004a50 <HAL_TIM_Base_Start_IT+0x58>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a13      	ldr	r2, [pc, #76]	; (8004a98 <HAL_TIM_Base_Start_IT+0xa0>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d111      	bne.n	8004a74 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 0307 	and.w	r3, r3, #7
 8004a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b06      	cmp	r3, #6
 8004a60:	d010      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0201 	orr.w	r2, r2, #1
 8004a70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a72:	e007      	b.n	8004a84 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3714      	adds	r7, #20
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr
 8004a90:	40012c00 	.word	0x40012c00
 8004a94:	40000400 	.word	0x40000400
 8004a98:	40000800 	.word	0x40000800

08004a9c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0201 	bic.w	r2, r2, #1
 8004ab2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6a1a      	ldr	r2, [r3, #32]
 8004aba:	f241 1311 	movw	r3, #4369	; 0x1111
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10f      	bne.n	8004ae4 <HAL_TIM_Base_Stop_IT+0x48>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6a1a      	ldr	r2, [r3, #32]
 8004aca:	f240 4344 	movw	r3, #1092	; 0x444
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d107      	bne.n	8004ae4 <HAL_TIM_Base_Stop_IT+0x48>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bc80      	pop	{r7}
 8004af6:	4770      	bx	lr

08004af8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d020      	beq.n	8004b5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01b      	beq.n	8004b5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f06f 0202 	mvn.w	r2, #2
 8004b2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f998 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8004b48:	e005      	b.n	8004b56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f98b 	bl	8004e66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f99a 	bl	8004e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	f003 0304 	and.w	r3, r3, #4
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d020      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f003 0304 	and.w	r3, r3, #4
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d01b      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f06f 0204 	mvn.w	r2, #4
 8004b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f972 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8004b94:	e005      	b.n	8004ba2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f965 	bl	8004e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f974 	bl	8004e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d020      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f003 0308 	and.w	r3, r3, #8
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d01b      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0208 	mvn.w	r2, #8
 8004bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2204      	movs	r2, #4
 8004bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f94c 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8004be0:	e005      	b.n	8004bee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f93f 	bl	8004e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 f94e 	bl	8004e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 0310 	and.w	r3, r3, #16
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d020      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f003 0310 	and.w	r3, r3, #16
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d01b      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f06f 0210 	mvn.w	r2, #16
 8004c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2208      	movs	r2, #8
 8004c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f926 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8004c2c:	e005      	b.n	8004c3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f919 	bl	8004e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 f928 	bl	8004e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0201 	mvn.w	r2, #1
 8004c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7fb fe0a 	bl	8000878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00c      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fa7f 	bl	8005186 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00c      	beq.n	8004cac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d007      	beq.n	8004cac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f8f8 	bl	8004e9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 0320 	and.w	r3, r3, #32
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00c      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f003 0320 	and.w	r3, r3, #32
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f06f 0220 	mvn.w	r2, #32
 8004cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 fa52 	bl	8005174 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cd0:	bf00      	nop
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d101      	bne.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1c>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	e0b4      	b.n	8004e5e <HAL_TIM_ConfigClockSource+0x186>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d2c:	d03e      	beq.n	8004dac <HAL_TIM_ConfigClockSource+0xd4>
 8004d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d32:	f200 8087 	bhi.w	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d3a:	f000 8086 	beq.w	8004e4a <HAL_TIM_ConfigClockSource+0x172>
 8004d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d42:	d87f      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d44:	2b70      	cmp	r3, #112	; 0x70
 8004d46:	d01a      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0xa6>
 8004d48:	2b70      	cmp	r3, #112	; 0x70
 8004d4a:	d87b      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4c:	2b60      	cmp	r3, #96	; 0x60
 8004d4e:	d050      	beq.n	8004df2 <HAL_TIM_ConfigClockSource+0x11a>
 8004d50:	2b60      	cmp	r3, #96	; 0x60
 8004d52:	d877      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d54:	2b50      	cmp	r3, #80	; 0x50
 8004d56:	d03c      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0xfa>
 8004d58:	2b50      	cmp	r3, #80	; 0x50
 8004d5a:	d873      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d5c:	2b40      	cmp	r3, #64	; 0x40
 8004d5e:	d058      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x13a>
 8004d60:	2b40      	cmp	r3, #64	; 0x40
 8004d62:	d86f      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d64:	2b30      	cmp	r3, #48	; 0x30
 8004d66:	d064      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0x15a>
 8004d68:	2b30      	cmp	r3, #48	; 0x30
 8004d6a:	d86b      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d6c:	2b20      	cmp	r3, #32
 8004d6e:	d060      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0x15a>
 8004d70:	2b20      	cmp	r3, #32
 8004d72:	d867      	bhi.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d05c      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0x15a>
 8004d78:	2b10      	cmp	r3, #16
 8004d7a:	d05a      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0x15a>
 8004d7c:	e062      	b.n	8004e44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	6899      	ldr	r1, [r3, #8]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f000 f974 	bl	800507a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004da0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	609a      	str	r2, [r3, #8]
      break;
 8004daa:	e04f      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6818      	ldr	r0, [r3, #0]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	6899      	ldr	r1, [r3, #8]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f000 f95d 	bl	800507a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dce:	609a      	str	r2, [r3, #8]
      break;
 8004dd0:	e03c      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	6859      	ldr	r1, [r3, #4]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	461a      	mov	r2, r3
 8004de0:	f000 f8d4 	bl	8004f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2150      	movs	r1, #80	; 0x50
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 f92b 	bl	8005046 <TIM_ITRx_SetConfig>
      break;
 8004df0:	e02c      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	6859      	ldr	r1, [r3, #4]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f000 f8f2 	bl	8004fe8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2160      	movs	r1, #96	; 0x60
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 f91b 	bl	8005046 <TIM_ITRx_SetConfig>
      break;
 8004e10:	e01c      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6818      	ldr	r0, [r3, #0]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	6859      	ldr	r1, [r3, #4]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	461a      	mov	r2, r3
 8004e20:	f000 f8b4 	bl	8004f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2140      	movs	r1, #64	; 0x40
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 f90b 	bl	8005046 <TIM_ITRx_SetConfig>
      break;
 8004e30:	e00c      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	f000 f902 	bl	8005046 <TIM_ITRx_SetConfig>
      break;
 8004e42:	e003      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	73fb      	strb	r3, [r7, #15]
      break;
 8004e48:	e000      	b.n	8004e4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e66:	b480      	push	{r7}
 8004e68:	b083      	sub	sp, #12
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e6e:	bf00      	nop
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bc80      	pop	{r7}
 8004e76:	4770      	bx	lr

08004e78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc80      	pop	{r7}
 8004e88:	4770      	bx	lr

08004e8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bc80      	pop	{r7}
 8004eac:	4770      	bx	lr
	...

08004eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a2f      	ldr	r2, [pc, #188]	; (8004f80 <TIM_Base_SetConfig+0xd0>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00b      	beq.n	8004ee0 <TIM_Base_SetConfig+0x30>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ece:	d007      	beq.n	8004ee0 <TIM_Base_SetConfig+0x30>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a2c      	ldr	r2, [pc, #176]	; (8004f84 <TIM_Base_SetConfig+0xd4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d003      	beq.n	8004ee0 <TIM_Base_SetConfig+0x30>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a2b      	ldr	r2, [pc, #172]	; (8004f88 <TIM_Base_SetConfig+0xd8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d108      	bne.n	8004ef2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a22      	ldr	r2, [pc, #136]	; (8004f80 <TIM_Base_SetConfig+0xd0>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d00b      	beq.n	8004f12 <TIM_Base_SetConfig+0x62>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f00:	d007      	beq.n	8004f12 <TIM_Base_SetConfig+0x62>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a1f      	ldr	r2, [pc, #124]	; (8004f84 <TIM_Base_SetConfig+0xd4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d003      	beq.n	8004f12 <TIM_Base_SetConfig+0x62>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a1e      	ldr	r2, [pc, #120]	; (8004f88 <TIM_Base_SetConfig+0xd8>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d108      	bne.n	8004f24 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a0d      	ldr	r2, [pc, #52]	; (8004f80 <TIM_Base_SetConfig+0xd0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d103      	bne.n	8004f58 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f023 0201 	bic.w	r2, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	611a      	str	r2, [r3, #16]
  }
}
 8004f76:	bf00      	nop
 8004f78:	3714      	adds	r7, #20
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr
 8004f80:	40012c00 	.word	0x40012c00
 8004f84:	40000400 	.word	0x40000400
 8004f88:	40000800 	.word	0x40000800

08004f8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	f023 0201 	bic.w	r2, r3, #1
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f023 030a 	bic.w	r3, r3, #10
 8004fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	621a      	str	r2, [r3, #32]
}
 8004fde:	bf00      	nop
 8004fe0:	371c      	adds	r7, #28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc80      	pop	{r7}
 8004fe6:	4770      	bx	lr

08004fe8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 0210 	bic.w	r2, r3, #16
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	031b      	lsls	r3, r3, #12
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005024:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	011b      	lsls	r3, r3, #4
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	4313      	orrs	r3, r2
 800502e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	621a      	str	r2, [r3, #32]
}
 800503c:	bf00      	nop
 800503e:	371c      	adds	r7, #28
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr

08005046 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005046:	b480      	push	{r7}
 8005048:	b085      	sub	sp, #20
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
 800504e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	f043 0307 	orr.w	r3, r3, #7
 8005068:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	609a      	str	r2, [r3, #8]
}
 8005070:	bf00      	nop
 8005072:	3714      	adds	r7, #20
 8005074:	46bd      	mov	sp, r7
 8005076:	bc80      	pop	{r7}
 8005078:	4770      	bx	lr

0800507a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800507a:	b480      	push	{r7}
 800507c:	b087      	sub	sp, #28
 800507e:	af00      	add	r7, sp, #0
 8005080:	60f8      	str	r0, [r7, #12]
 8005082:	60b9      	str	r1, [r7, #8]
 8005084:	607a      	str	r2, [r7, #4]
 8005086:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005094:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	021a      	lsls	r2, r3, #8
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	431a      	orrs	r2, r3
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	609a      	str	r2, [r3, #8]
}
 80050ae:	bf00      	nop
 80050b0:	371c      	adds	r7, #28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d101      	bne.n	80050d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050cc:	2302      	movs	r3, #2
 80050ce:	e046      	b.n	800515e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a16      	ldr	r2, [pc, #88]	; (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00e      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800511c:	d009      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a12      	ldr	r2, [pc, #72]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d004      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a10      	ldr	r2, [pc, #64]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d10c      	bne.n	800514c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	4313      	orrs	r3, r2
 8005142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	bc80      	pop	{r7}
 8005166:	4770      	bx	lr
 8005168:	40012c00 	.word	0x40012c00
 800516c:	40000400 	.word	0x40000400
 8005170:	40000800 	.word	0x40000800

08005174 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	bc80      	pop	{r7}
 8005196:	4770      	bx	lr

08005198 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e042      	b.n	8005230 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fc f8ea 	bl	8001398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2224      	movs	r2, #36	; 0x24
 80051c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 fdb7 	bl	8005d50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695a      	ldr	r2, [r3, #20]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005200:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005210:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3708      	adds	r7, #8
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08a      	sub	sp, #40	; 0x28
 800523c:	af02      	add	r7, sp, #8
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	603b      	str	r3, [r7, #0]
 8005244:	4613      	mov	r3, r2
 8005246:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b20      	cmp	r3, #32
 8005256:	d175      	bne.n	8005344 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <HAL_UART_Transmit+0x2c>
 800525e:	88fb      	ldrh	r3, [r7, #6]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d101      	bne.n	8005268 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e06e      	b.n	8005346 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2221      	movs	r2, #33	; 0x21
 8005272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005276:	f7fc fb5f 	bl	8001938 <HAL_GetTick>
 800527a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	88fa      	ldrh	r2, [r7, #6]
 8005280:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	88fa      	ldrh	r2, [r7, #6]
 8005286:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005290:	d108      	bne.n	80052a4 <HAL_UART_Transmit+0x6c>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d104      	bne.n	80052a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800529a:	2300      	movs	r3, #0
 800529c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	61bb      	str	r3, [r7, #24]
 80052a2:	e003      	b.n	80052ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052a8:	2300      	movs	r3, #0
 80052aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052ac:	e02e      	b.n	800530c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	2200      	movs	r2, #0
 80052b6:	2180      	movs	r1, #128	; 0x80
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 fb1c 	bl	80058f6 <UART_WaitOnFlagUntilTimeout>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e03a      	b.n	8005346 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10b      	bne.n	80052ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	3302      	adds	r3, #2
 80052ea:	61bb      	str	r3, [r7, #24]
 80052ec:	e007      	b.n	80052fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	781a      	ldrb	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	3301      	adds	r3, #1
 80052fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005310:	b29b      	uxth	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1cb      	bne.n	80052ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	2200      	movs	r2, #0
 800531e:	2140      	movs	r1, #64	; 0x40
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fae8 	bl	80058f6 <UART_WaitOnFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d005      	beq.n	8005338 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e006      	b.n	8005346 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	e000      	b.n	8005346 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005344:	2302      	movs	r3, #2
  }
}
 8005346:	4618      	mov	r0, r3
 8005348:	3720      	adds	r7, #32
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b084      	sub	sp, #16
 8005352:	af00      	add	r7, sp, #0
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	60b9      	str	r1, [r7, #8]
 8005358:	4613      	mov	r3, r2
 800535a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b20      	cmp	r3, #32
 8005366:	d112      	bne.n	800538e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d002      	beq.n	8005374 <HAL_UART_Receive_IT+0x26>
 800536e:	88fb      	ldrh	r3, [r7, #6]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d101      	bne.n	8005378 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e00b      	b.n	8005390 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800537e:	88fb      	ldrh	r3, [r7, #6]
 8005380:	461a      	mov	r2, r3
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 fb0f 	bl	80059a8 <UART_Start_Receive_IT>
 800538a:	4603      	mov	r3, r0
 800538c:	e000      	b.n	8005390 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800538e:	2302      	movs	r3, #2
  }
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b0ba      	sub	sp, #232	; 0xe8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80053be:	2300      	movs	r3, #0
 80053c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ce:	f003 030f 	and.w	r3, r3, #15
 80053d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80053d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10f      	bne.n	80053fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e2:	f003 0320 	and.w	r3, r3, #32
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <HAL_UART_IRQHandler+0x66>
 80053ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fbec 	bl	8005bd4 <UART_Receive_IT>
      return;
 80053fc:	e25b      	b.n	80058b6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80de 	beq.w	80055c4 <HAL_UART_IRQHandler+0x22c>
 8005408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	d106      	bne.n	8005422 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005418:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 80d1 	beq.w	80055c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00b      	beq.n	8005446 <HAL_UART_IRQHandler+0xae>
 800542e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005436:	2b00      	cmp	r3, #0
 8005438:	d005      	beq.n	8005446 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800543e:	f043 0201 	orr.w	r2, r3, #1
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800544a:	f003 0304 	and.w	r3, r3, #4
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00b      	beq.n	800546a <HAL_UART_IRQHandler+0xd2>
 8005452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d005      	beq.n	800546a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	f043 0202 	orr.w	r2, r3, #2
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800546a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00b      	beq.n	800548e <HAL_UART_IRQHandler+0xf6>
 8005476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d005      	beq.n	800548e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005486:	f043 0204 	orr.w	r2, r3, #4
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800548e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	2b00      	cmp	r3, #0
 8005498:	d011      	beq.n	80054be <HAL_UART_IRQHandler+0x126>
 800549a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d105      	bne.n	80054b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d005      	beq.n	80054be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054b6:	f043 0208 	orr.w	r2, r3, #8
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 81f2 	beq.w	80058ac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d008      	beq.n	80054e6 <HAL_UART_IRQHandler+0x14e>
 80054d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d002      	beq.n	80054e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 fb77 	bl	8005bd4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	bf14      	ite	ne
 80054f4:	2301      	movne	r3, #1
 80054f6:	2300      	moveq	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <HAL_UART_IRQHandler+0x17a>
 800550a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800550e:	2b00      	cmp	r3, #0
 8005510:	d04f      	beq.n	80055b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 fa81 	bl	8005a1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d041      	beq.n	80055aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	3314      	adds	r3, #20
 800552c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005530:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800553c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005544:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3314      	adds	r3, #20
 800554e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005552:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005556:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800555e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800556a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1d9      	bne.n	8005526 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005576:	2b00      	cmp	r3, #0
 8005578:	d013      	beq.n	80055a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800557e:	4a7e      	ldr	r2, [pc, #504]	; (8005778 <HAL_UART_IRQHandler+0x3e0>)
 8005580:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005586:	4618      	mov	r0, r3
 8005588:	f7fc ffa4 	bl	80024d4 <HAL_DMA_Abort_IT>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d016      	beq.n	80055c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800559c:	4610      	mov	r0, r2
 800559e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a0:	e00e      	b.n	80055c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f993 	bl	80058ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a8:	e00a      	b.n	80055c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f98f 	bl	80058ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b0:	e006      	b.n	80055c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f98b 	bl	80058ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80055be:	e175      	b.n	80058ac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c0:	bf00      	nop
    return;
 80055c2:	e173      	b.n	80058ac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	f040 814f 	bne.w	800586c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d2:	f003 0310 	and.w	r3, r3, #16
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 8148 	beq.w	800586c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e0:	f003 0310 	and.w	r3, r3, #16
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 8141 	beq.w	800586c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055ea:	2300      	movs	r3, #0
 80055ec:	60bb      	str	r3, [r7, #8]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60bb      	str	r3, [r7, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	60bb      	str	r3, [r7, #8]
 80055fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 80b6 	beq.w	800577c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800561c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005620:	2b00      	cmp	r3, #0
 8005622:	f000 8145 	beq.w	80058b0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800562a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800562e:	429a      	cmp	r2, r3
 8005630:	f080 813e 	bcs.w	80058b0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800563a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	2b20      	cmp	r3, #32
 8005644:	f000 8088 	beq.w	8005758 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	330c      	adds	r3, #12
 800564e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800565e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005662:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005666:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005674:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005678:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005680:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005684:	e841 2300 	strex	r3, r2, [r1]
 8005688:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800568c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1d9      	bne.n	8005648 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3314      	adds	r3, #20
 800569a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80056a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056a6:	f023 0301 	bic.w	r3, r3, #1
 80056aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3314      	adds	r3, #20
 80056b4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80056b8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80056bc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056be:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80056c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80056c4:	e841 2300 	strex	r3, r2, [r1]
 80056c8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80056ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1e1      	bne.n	8005694 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3314      	adds	r3, #20
 80056d6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056da:	e853 3f00 	ldrex	r3, [r3]
 80056de:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80056e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3314      	adds	r3, #20
 80056f0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80056f4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056f6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056fa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005702:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e3      	bne.n	80056d0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	330c      	adds	r3, #12
 800571c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005728:	f023 0310 	bic.w	r3, r3, #16
 800572c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800573a:	65ba      	str	r2, [r7, #88]	; 0x58
 800573c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005740:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005748:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e3      	bne.n	8005716 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005752:	4618      	mov	r0, r3
 8005754:	f7fc fe83 	bl	800245e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2202      	movs	r2, #2
 800575c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005766:	b29b      	uxth	r3, r3
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	b29b      	uxth	r3, r3
 800576c:	4619      	mov	r1, r3
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f8b6 	bl	80058e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005774:	e09c      	b.n	80058b0 <HAL_UART_IRQHandler+0x518>
 8005776:	bf00      	nop
 8005778:	08005adf 	.word	0x08005adf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005784:	b29b      	uxth	r3, r3
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 808e 	beq.w	80058b4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005798:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 8089 	beq.w	80058b4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ac:	e853 3f00 	ldrex	r3, [r3]
 80057b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80057c6:	647a      	str	r2, [r7, #68]	; 0x44
 80057c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e3      	bne.n	80057a2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	3314      	adds	r3, #20
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	623b      	str	r3, [r7, #32]
   return(result);
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	f023 0301 	bic.w	r3, r3, #1
 80057f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	3314      	adds	r3, #20
 80057fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80057fe:	633a      	str	r2, [r7, #48]	; 0x30
 8005800:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800580c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e3      	bne.n	80057da <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	330c      	adds	r3, #12
 8005826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	e853 3f00 	ldrex	r3, [r3]
 800582e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 0310 	bic.w	r3, r3, #16
 8005836:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	330c      	adds	r3, #12
 8005840:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005844:	61fa      	str	r2, [r7, #28]
 8005846:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005848:	69b9      	ldr	r1, [r7, #24]
 800584a:	69fa      	ldr	r2, [r7, #28]
 800584c:	e841 2300 	strex	r3, r2, [r1]
 8005850:	617b      	str	r3, [r7, #20]
   return(result);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e3      	bne.n	8005820 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800585e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005862:	4619      	mov	r1, r3
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f83b 	bl	80058e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800586a:	e023      	b.n	80058b4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800586c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005874:	2b00      	cmp	r3, #0
 8005876:	d009      	beq.n	800588c <HAL_UART_IRQHandler+0x4f4>
 8005878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800587c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f93e 	bl	8005b06 <UART_Transmit_IT>
    return;
 800588a:	e014      	b.n	80058b6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800588c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00e      	beq.n	80058b6 <HAL_UART_IRQHandler+0x51e>
 8005898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800589c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d008      	beq.n	80058b6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f97d 	bl	8005ba4 <UART_EndTransmit_IT>
    return;
 80058aa:	e004      	b.n	80058b6 <HAL_UART_IRQHandler+0x51e>
    return;
 80058ac:	bf00      	nop
 80058ae:	e002      	b.n	80058b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80058b0:	bf00      	nop
 80058b2:	e000      	b.n	80058b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80058b4:	bf00      	nop
  }
}
 80058b6:	37e8      	adds	r7, #232	; 0xe8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bc80      	pop	{r7}
 80058cc:	4770      	bx	lr

080058ce <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058d6:	bf00      	nop
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr

080058e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bc80      	pop	{r7}
 80058f4:	4770      	bx	lr

080058f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b086      	sub	sp, #24
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	4613      	mov	r3, r2
 8005904:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005906:	e03b      	b.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005908:	6a3b      	ldr	r3, [r7, #32]
 800590a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590e:	d037      	beq.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005910:	f7fc f812 	bl	8001938 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	6a3a      	ldr	r2, [r7, #32]
 800591c:	429a      	cmp	r2, r3
 800591e:	d302      	bcc.n	8005926 <UART_WaitOnFlagUntilTimeout+0x30>
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e03a      	b.n	80059a0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	f003 0304 	and.w	r3, r3, #4
 8005934:	2b00      	cmp	r3, #0
 8005936:	d023      	beq.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b80      	cmp	r3, #128	; 0x80
 800593c:	d020      	beq.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b40      	cmp	r3, #64	; 0x40
 8005942:	d01d      	beq.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b08      	cmp	r3, #8
 8005950:	d116      	bne.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005952:	2300      	movs	r3, #0
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	617b      	str	r3, [r7, #20]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 f856 	bl	8005a1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2208      	movs	r2, #8
 8005972:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e00f      	b.n	80059a0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	4013      	ands	r3, r2
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	429a      	cmp	r2, r3
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	461a      	mov	r2, r3
 8005998:	79fb      	ldrb	r3, [r7, #7]
 800599a:	429a      	cmp	r2, r3
 800599c:	d0b4      	beq.n	8005908 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3718      	adds	r7, #24
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	4613      	mov	r3, r2
 80059b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	88fa      	ldrh	r2, [r7, #6]
 80059c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	88fa      	ldrh	r2, [r7, #6]
 80059c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2222      	movs	r2, #34	; 0x22
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d007      	beq.n	80059ee <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68da      	ldr	r2, [r3, #12]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059ec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695a      	ldr	r2, [r3, #20]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f042 0201 	orr.w	r2, r2, #1
 80059fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f042 0220 	orr.w	r2, r2, #32
 8005a0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bc80      	pop	{r7}
 8005a18:	4770      	bx	lr

08005a1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b095      	sub	sp, #84	; 0x54
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	330c      	adds	r3, #12
 8005a28:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	330c      	adds	r3, #12
 8005a40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a42:	643a      	str	r2, [r7, #64]	; 0x40
 8005a44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a46:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a4a:	e841 2300 	strex	r3, r2, [r1]
 8005a4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1e5      	bne.n	8005a22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	3314      	adds	r3, #20
 8005a5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	f023 0301 	bic.w	r3, r3, #1
 8005a6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3314      	adds	r3, #20
 8005a74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a78:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e5      	bne.n	8005a56 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d119      	bne.n	8005ac6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	330c      	adds	r3, #12
 8005a98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f023 0310 	bic.w	r3, r3, #16
 8005aa8:	647b      	str	r3, [r7, #68]	; 0x44
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	330c      	adds	r3, #12
 8005ab0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ab2:	61ba      	str	r2, [r7, #24]
 8005ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab6:	6979      	ldr	r1, [r7, #20]
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	613b      	str	r3, [r7, #16]
   return(result);
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e5      	bne.n	8005a92 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005ad4:	bf00      	nop
 8005ad6:	3754      	adds	r7, #84	; 0x54
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bc80      	pop	{r7}
 8005adc:	4770      	bx	lr

08005ade <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b084      	sub	sp, #16
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f7ff fee8 	bl	80058ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005afe:	bf00      	nop
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b085      	sub	sp, #20
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b21      	cmp	r3, #33	; 0x21
 8005b18:	d13e      	bne.n	8005b98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b22:	d114      	bne.n	8005b4e <UART_Transmit_IT+0x48>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d110      	bne.n	8005b4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
 8005b46:	1c9a      	adds	r2, r3, #2
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	621a      	str	r2, [r3, #32]
 8005b4c:	e008      	b.n	8005b60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	1c59      	adds	r1, r3, #1
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6211      	str	r1, [r2, #32]
 8005b58:	781a      	ldrb	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10f      	bne.n	8005b94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	e000      	b.n	8005b9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b98:	2302      	movs	r3, #2
  }
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bc80      	pop	{r7}
 8005ba2:	4770      	bx	lr

08005ba4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7ff fe79 	bl	80058bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b08c      	sub	sp, #48	; 0x30
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b22      	cmp	r3, #34	; 0x22
 8005be6:	f040 80ae 	bne.w	8005d46 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf2:	d117      	bne.n	8005c24 <UART_Receive_IT+0x50>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d113      	bne.n	8005c24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c04:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c1c:	1c9a      	adds	r2, r3, #2
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	629a      	str	r2, [r3, #40]	; 0x28
 8005c22:	e026      	b.n	8005c72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c36:	d007      	beq.n	8005c48 <UART_Receive_IT+0x74>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10a      	bne.n	8005c56 <UART_Receive_IT+0x82>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d106      	bne.n	8005c56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	b2da      	uxtb	r2, r3
 8005c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c52:	701a      	strb	r2, [r3, #0]
 8005c54:	e008      	b.n	8005c68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	4619      	mov	r1, r3
 8005c80:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d15d      	bne.n	8005d42 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68da      	ldr	r2, [r3, #12]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0220 	bic.w	r2, r2, #32
 8005c94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ca4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	695a      	ldr	r2, [r3, #20]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0201 	bic.w	r2, r2, #1
 8005cb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d135      	bne.n	8005d38 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	330c      	adds	r3, #12
 8005cd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f023 0310 	bic.w	r3, r3, #16
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	330c      	adds	r3, #12
 8005cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cf2:	623a      	str	r2, [r7, #32]
 8005cf4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf6:	69f9      	ldr	r1, [r7, #28]
 8005cf8:	6a3a      	ldr	r2, [r7, #32]
 8005cfa:	e841 2300 	strex	r3, r2, [r1]
 8005cfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1e5      	bne.n	8005cd2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0310 	and.w	r3, r3, #16
 8005d10:	2b10      	cmp	r3, #16
 8005d12:	d10a      	bne.n	8005d2a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d14:	2300      	movs	r3, #0
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d2e:	4619      	mov	r1, r3
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f7ff fdd5 	bl	80058e0 <HAL_UARTEx_RxEventCallback>
 8005d36:	e002      	b.n	8005d3e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f7fb fcbf 	bl	80016bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	e002      	b.n	8005d48 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	e000      	b.n	8005d48 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d46:	2302      	movs	r3, #2
  }
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3730      	adds	r7, #48	; 0x30
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	431a      	orrs	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005d8a:	f023 030c 	bic.w	r3, r3, #12
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6812      	ldr	r2, [r2, #0]
 8005d92:	68b9      	ldr	r1, [r7, #8]
 8005d94:	430b      	orrs	r3, r1
 8005d96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	699a      	ldr	r2, [r3, #24]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a2c      	ldr	r2, [pc, #176]	; (8005e64 <UART_SetConfig+0x114>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d103      	bne.n	8005dc0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005db8:	f7fe f9b0 	bl	800411c <HAL_RCC_GetPCLK2Freq>
 8005dbc:	60f8      	str	r0, [r7, #12]
 8005dbe:	e002      	b.n	8005dc6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005dc0:	f7fe f998 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 8005dc4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4413      	add	r3, r2
 8005dce:	009a      	lsls	r2, r3, #2
 8005dd0:	441a      	add	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ddc:	4a22      	ldr	r2, [pc, #136]	; (8005e68 <UART_SetConfig+0x118>)
 8005dde:	fba2 2303 	umull	r2, r3, r2, r3
 8005de2:	095b      	lsrs	r3, r3, #5
 8005de4:	0119      	lsls	r1, r3, #4
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	4613      	mov	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4413      	add	r3, r2
 8005dee:	009a      	lsls	r2, r3, #2
 8005df0:	441a      	add	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dfc:	4b1a      	ldr	r3, [pc, #104]	; (8005e68 <UART_SetConfig+0x118>)
 8005dfe:	fba3 0302 	umull	r0, r3, r3, r2
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	2064      	movs	r0, #100	; 0x64
 8005e06:	fb00 f303 	mul.w	r3, r0, r3
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	3332      	adds	r3, #50	; 0x32
 8005e10:	4a15      	ldr	r2, [pc, #84]	; (8005e68 <UART_SetConfig+0x118>)
 8005e12:	fba2 2303 	umull	r2, r3, r2, r3
 8005e16:	095b      	lsrs	r3, r3, #5
 8005e18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e1c:	4419      	add	r1, r3
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	4613      	mov	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4413      	add	r3, r2
 8005e26:	009a      	lsls	r2, r3, #2
 8005e28:	441a      	add	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e34:	4b0c      	ldr	r3, [pc, #48]	; (8005e68 <UART_SetConfig+0x118>)
 8005e36:	fba3 0302 	umull	r0, r3, r3, r2
 8005e3a:	095b      	lsrs	r3, r3, #5
 8005e3c:	2064      	movs	r0, #100	; 0x64
 8005e3e:	fb00 f303 	mul.w	r3, r0, r3
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	3332      	adds	r3, #50	; 0x32
 8005e48:	4a07      	ldr	r2, [pc, #28]	; (8005e68 <UART_SetConfig+0x118>)
 8005e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4e:	095b      	lsrs	r3, r3, #5
 8005e50:	f003 020f 	and.w	r2, r3, #15
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	440a      	add	r2, r1
 8005e5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	40013800 	.word	0x40013800
 8005e68:	51eb851f 	.word	0x51eb851f

08005e6c <__errno>:
 8005e6c:	4b01      	ldr	r3, [pc, #4]	; (8005e74 <__errno+0x8>)
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	20000014 	.word	0x20000014

08005e78 <__libc_init_array>:
 8005e78:	b570      	push	{r4, r5, r6, lr}
 8005e7a:	2600      	movs	r6, #0
 8005e7c:	4d0c      	ldr	r5, [pc, #48]	; (8005eb0 <__libc_init_array+0x38>)
 8005e7e:	4c0d      	ldr	r4, [pc, #52]	; (8005eb4 <__libc_init_array+0x3c>)
 8005e80:	1b64      	subs	r4, r4, r5
 8005e82:	10a4      	asrs	r4, r4, #2
 8005e84:	42a6      	cmp	r6, r4
 8005e86:	d109      	bne.n	8005e9c <__libc_init_array+0x24>
 8005e88:	f001 f96a 	bl	8007160 <_init>
 8005e8c:	2600      	movs	r6, #0
 8005e8e:	4d0a      	ldr	r5, [pc, #40]	; (8005eb8 <__libc_init_array+0x40>)
 8005e90:	4c0a      	ldr	r4, [pc, #40]	; (8005ebc <__libc_init_array+0x44>)
 8005e92:	1b64      	subs	r4, r4, r5
 8005e94:	10a4      	asrs	r4, r4, #2
 8005e96:	42a6      	cmp	r6, r4
 8005e98:	d105      	bne.n	8005ea6 <__libc_init_array+0x2e>
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea0:	4798      	blx	r3
 8005ea2:	3601      	adds	r6, #1
 8005ea4:	e7ee      	b.n	8005e84 <__libc_init_array+0xc>
 8005ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eaa:	4798      	blx	r3
 8005eac:	3601      	adds	r6, #1
 8005eae:	e7f2      	b.n	8005e96 <__libc_init_array+0x1e>
 8005eb0:	080077a4 	.word	0x080077a4
 8005eb4:	080077a4 	.word	0x080077a4
 8005eb8:	080077a4 	.word	0x080077a4
 8005ebc:	080077a8 	.word	0x080077a8

08005ec0 <memset>:
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	4402      	add	r2, r0
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d100      	bne.n	8005eca <memset+0xa>
 8005ec8:	4770      	bx	lr
 8005eca:	f803 1b01 	strb.w	r1, [r3], #1
 8005ece:	e7f9      	b.n	8005ec4 <memset+0x4>

08005ed0 <siprintf>:
 8005ed0:	b40e      	push	{r1, r2, r3}
 8005ed2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ed6:	b500      	push	{lr}
 8005ed8:	b09c      	sub	sp, #112	; 0x70
 8005eda:	ab1d      	add	r3, sp, #116	; 0x74
 8005edc:	9002      	str	r0, [sp, #8]
 8005ede:	9006      	str	r0, [sp, #24]
 8005ee0:	9107      	str	r1, [sp, #28]
 8005ee2:	9104      	str	r1, [sp, #16]
 8005ee4:	4808      	ldr	r0, [pc, #32]	; (8005f08 <siprintf+0x38>)
 8005ee6:	4909      	ldr	r1, [pc, #36]	; (8005f0c <siprintf+0x3c>)
 8005ee8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eec:	9105      	str	r1, [sp, #20]
 8005eee:	6800      	ldr	r0, [r0, #0]
 8005ef0:	a902      	add	r1, sp, #8
 8005ef2:	9301      	str	r3, [sp, #4]
 8005ef4:	f000 f8e0 	bl	80060b8 <_svfiprintf_r>
 8005ef8:	2200      	movs	r2, #0
 8005efa:	9b02      	ldr	r3, [sp, #8]
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	b01c      	add	sp, #112	; 0x70
 8005f00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f04:	b003      	add	sp, #12
 8005f06:	4770      	bx	lr
 8005f08:	20000014 	.word	0x20000014
 8005f0c:	ffff0208 	.word	0xffff0208

08005f10 <siscanf>:
 8005f10:	b40e      	push	{r1, r2, r3}
 8005f12:	f44f 7201 	mov.w	r2, #516	; 0x204
 8005f16:	b530      	push	{r4, r5, lr}
 8005f18:	b09c      	sub	sp, #112	; 0x70
 8005f1a:	ac1f      	add	r4, sp, #124	; 0x7c
 8005f1c:	f854 5b04 	ldr.w	r5, [r4], #4
 8005f20:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005f24:	9002      	str	r0, [sp, #8]
 8005f26:	9006      	str	r0, [sp, #24]
 8005f28:	f7fa f910 	bl	800014c <strlen>
 8005f2c:	4b0b      	ldr	r3, [pc, #44]	; (8005f5c <siscanf+0x4c>)
 8005f2e:	9003      	str	r0, [sp, #12]
 8005f30:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f32:	2300      	movs	r3, #0
 8005f34:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f36:	9314      	str	r3, [sp, #80]	; 0x50
 8005f38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005f3c:	9007      	str	r0, [sp, #28]
 8005f3e:	4808      	ldr	r0, [pc, #32]	; (8005f60 <siscanf+0x50>)
 8005f40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f44:	462a      	mov	r2, r5
 8005f46:	4623      	mov	r3, r4
 8005f48:	a902      	add	r1, sp, #8
 8005f4a:	6800      	ldr	r0, [r0, #0]
 8005f4c:	9401      	str	r4, [sp, #4]
 8005f4e:	f000 fa0d 	bl	800636c <__ssvfiscanf_r>
 8005f52:	b01c      	add	sp, #112	; 0x70
 8005f54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f58:	b003      	add	sp, #12
 8005f5a:	4770      	bx	lr
 8005f5c:	08005f65 	.word	0x08005f65
 8005f60:	20000014 	.word	0x20000014

08005f64 <__seofread>:
 8005f64:	2000      	movs	r0, #0
 8005f66:	4770      	bx	lr

08005f68 <strncmp>:
 8005f68:	b510      	push	{r4, lr}
 8005f6a:	b16a      	cbz	r2, 8005f88 <strncmp+0x20>
 8005f6c:	3901      	subs	r1, #1
 8005f6e:	1884      	adds	r4, r0, r2
 8005f70:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005f74:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d103      	bne.n	8005f84 <strncmp+0x1c>
 8005f7c:	42a0      	cmp	r0, r4
 8005f7e:	d001      	beq.n	8005f84 <strncmp+0x1c>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1f5      	bne.n	8005f70 <strncmp+0x8>
 8005f84:	1a98      	subs	r0, r3, r2
 8005f86:	bd10      	pop	{r4, pc}
 8005f88:	4610      	mov	r0, r2
 8005f8a:	e7fc      	b.n	8005f86 <strncmp+0x1e>

08005f8c <_vsniprintf_r>:
 8005f8c:	b530      	push	{r4, r5, lr}
 8005f8e:	1e14      	subs	r4, r2, #0
 8005f90:	4605      	mov	r5, r0
 8005f92:	b09b      	sub	sp, #108	; 0x6c
 8005f94:	4618      	mov	r0, r3
 8005f96:	da05      	bge.n	8005fa4 <_vsniprintf_r+0x18>
 8005f98:	238b      	movs	r3, #139	; 0x8b
 8005f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f9e:	602b      	str	r3, [r5, #0]
 8005fa0:	b01b      	add	sp, #108	; 0x6c
 8005fa2:	bd30      	pop	{r4, r5, pc}
 8005fa4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005fa8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005fac:	bf0c      	ite	eq
 8005fae:	4623      	moveq	r3, r4
 8005fb0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005fb4:	9302      	str	r3, [sp, #8]
 8005fb6:	9305      	str	r3, [sp, #20]
 8005fb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	9100      	str	r1, [sp, #0]
 8005fc0:	9104      	str	r1, [sp, #16]
 8005fc2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005fc6:	4669      	mov	r1, sp
 8005fc8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005fca:	4628      	mov	r0, r5
 8005fcc:	f000 f874 	bl	80060b8 <_svfiprintf_r>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	bfbc      	itt	lt
 8005fd4:	238b      	movlt	r3, #139	; 0x8b
 8005fd6:	602b      	strlt	r3, [r5, #0]
 8005fd8:	2c00      	cmp	r4, #0
 8005fda:	d0e1      	beq.n	8005fa0 <_vsniprintf_r+0x14>
 8005fdc:	2200      	movs	r2, #0
 8005fde:	9b00      	ldr	r3, [sp, #0]
 8005fe0:	701a      	strb	r2, [r3, #0]
 8005fe2:	e7dd      	b.n	8005fa0 <_vsniprintf_r+0x14>

08005fe4 <vsniprintf>:
 8005fe4:	b507      	push	{r0, r1, r2, lr}
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	460a      	mov	r2, r1
 8005fec:	4601      	mov	r1, r0
 8005fee:	4803      	ldr	r0, [pc, #12]	; (8005ffc <vsniprintf+0x18>)
 8005ff0:	6800      	ldr	r0, [r0, #0]
 8005ff2:	f7ff ffcb 	bl	8005f8c <_vsniprintf_r>
 8005ff6:	b003      	add	sp, #12
 8005ff8:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ffc:	20000014 	.word	0x20000014

08006000 <__ssputs_r>:
 8006000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006004:	688e      	ldr	r6, [r1, #8]
 8006006:	4682      	mov	sl, r0
 8006008:	429e      	cmp	r6, r3
 800600a:	460c      	mov	r4, r1
 800600c:	4690      	mov	r8, r2
 800600e:	461f      	mov	r7, r3
 8006010:	d838      	bhi.n	8006084 <__ssputs_r+0x84>
 8006012:	898a      	ldrh	r2, [r1, #12]
 8006014:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006018:	d032      	beq.n	8006080 <__ssputs_r+0x80>
 800601a:	6825      	ldr	r5, [r4, #0]
 800601c:	6909      	ldr	r1, [r1, #16]
 800601e:	3301      	adds	r3, #1
 8006020:	eba5 0901 	sub.w	r9, r5, r1
 8006024:	6965      	ldr	r5, [r4, #20]
 8006026:	444b      	add	r3, r9
 8006028:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800602c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006030:	106d      	asrs	r5, r5, #1
 8006032:	429d      	cmp	r5, r3
 8006034:	bf38      	it	cc
 8006036:	461d      	movcc	r5, r3
 8006038:	0553      	lsls	r3, r2, #21
 800603a:	d531      	bpl.n	80060a0 <__ssputs_r+0xa0>
 800603c:	4629      	mov	r1, r5
 800603e:	f000 ffeb 	bl	8007018 <_malloc_r>
 8006042:	4606      	mov	r6, r0
 8006044:	b950      	cbnz	r0, 800605c <__ssputs_r+0x5c>
 8006046:	230c      	movs	r3, #12
 8006048:	f04f 30ff 	mov.w	r0, #4294967295
 800604c:	f8ca 3000 	str.w	r3, [sl]
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006056:	81a3      	strh	r3, [r4, #12]
 8006058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605c:	464a      	mov	r2, r9
 800605e:	6921      	ldr	r1, [r4, #16]
 8006060:	f000 ff66 	bl	8006f30 <memcpy>
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800606a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800606e:	81a3      	strh	r3, [r4, #12]
 8006070:	6126      	str	r6, [r4, #16]
 8006072:	444e      	add	r6, r9
 8006074:	6026      	str	r6, [r4, #0]
 8006076:	463e      	mov	r6, r7
 8006078:	6165      	str	r5, [r4, #20]
 800607a:	eba5 0509 	sub.w	r5, r5, r9
 800607e:	60a5      	str	r5, [r4, #8]
 8006080:	42be      	cmp	r6, r7
 8006082:	d900      	bls.n	8006086 <__ssputs_r+0x86>
 8006084:	463e      	mov	r6, r7
 8006086:	4632      	mov	r2, r6
 8006088:	4641      	mov	r1, r8
 800608a:	6820      	ldr	r0, [r4, #0]
 800608c:	f000 ff5e 	bl	8006f4c <memmove>
 8006090:	68a3      	ldr	r3, [r4, #8]
 8006092:	6822      	ldr	r2, [r4, #0]
 8006094:	1b9b      	subs	r3, r3, r6
 8006096:	4432      	add	r2, r6
 8006098:	2000      	movs	r0, #0
 800609a:	60a3      	str	r3, [r4, #8]
 800609c:	6022      	str	r2, [r4, #0]
 800609e:	e7db      	b.n	8006058 <__ssputs_r+0x58>
 80060a0:	462a      	mov	r2, r5
 80060a2:	f001 f813 	bl	80070cc <_realloc_r>
 80060a6:	4606      	mov	r6, r0
 80060a8:	2800      	cmp	r0, #0
 80060aa:	d1e1      	bne.n	8006070 <__ssputs_r+0x70>
 80060ac:	4650      	mov	r0, sl
 80060ae:	6921      	ldr	r1, [r4, #16]
 80060b0:	f000 ff66 	bl	8006f80 <_free_r>
 80060b4:	e7c7      	b.n	8006046 <__ssputs_r+0x46>
	...

080060b8 <_svfiprintf_r>:
 80060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	4698      	mov	r8, r3
 80060be:	898b      	ldrh	r3, [r1, #12]
 80060c0:	4607      	mov	r7, r0
 80060c2:	061b      	lsls	r3, r3, #24
 80060c4:	460d      	mov	r5, r1
 80060c6:	4614      	mov	r4, r2
 80060c8:	b09d      	sub	sp, #116	; 0x74
 80060ca:	d50e      	bpl.n	80060ea <_svfiprintf_r+0x32>
 80060cc:	690b      	ldr	r3, [r1, #16]
 80060ce:	b963      	cbnz	r3, 80060ea <_svfiprintf_r+0x32>
 80060d0:	2140      	movs	r1, #64	; 0x40
 80060d2:	f000 ffa1 	bl	8007018 <_malloc_r>
 80060d6:	6028      	str	r0, [r5, #0]
 80060d8:	6128      	str	r0, [r5, #16]
 80060da:	b920      	cbnz	r0, 80060e6 <_svfiprintf_r+0x2e>
 80060dc:	230c      	movs	r3, #12
 80060de:	603b      	str	r3, [r7, #0]
 80060e0:	f04f 30ff 	mov.w	r0, #4294967295
 80060e4:	e0d1      	b.n	800628a <_svfiprintf_r+0x1d2>
 80060e6:	2340      	movs	r3, #64	; 0x40
 80060e8:	616b      	str	r3, [r5, #20]
 80060ea:	2300      	movs	r3, #0
 80060ec:	9309      	str	r3, [sp, #36]	; 0x24
 80060ee:	2320      	movs	r3, #32
 80060f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060f4:	2330      	movs	r3, #48	; 0x30
 80060f6:	f04f 0901 	mov.w	r9, #1
 80060fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80060fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80062a4 <_svfiprintf_r+0x1ec>
 8006102:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006106:	4623      	mov	r3, r4
 8006108:	469a      	mov	sl, r3
 800610a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800610e:	b10a      	cbz	r2, 8006114 <_svfiprintf_r+0x5c>
 8006110:	2a25      	cmp	r2, #37	; 0x25
 8006112:	d1f9      	bne.n	8006108 <_svfiprintf_r+0x50>
 8006114:	ebba 0b04 	subs.w	fp, sl, r4
 8006118:	d00b      	beq.n	8006132 <_svfiprintf_r+0x7a>
 800611a:	465b      	mov	r3, fp
 800611c:	4622      	mov	r2, r4
 800611e:	4629      	mov	r1, r5
 8006120:	4638      	mov	r0, r7
 8006122:	f7ff ff6d 	bl	8006000 <__ssputs_r>
 8006126:	3001      	adds	r0, #1
 8006128:	f000 80aa 	beq.w	8006280 <_svfiprintf_r+0x1c8>
 800612c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800612e:	445a      	add	r2, fp
 8006130:	9209      	str	r2, [sp, #36]	; 0x24
 8006132:	f89a 3000 	ldrb.w	r3, [sl]
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 80a2 	beq.w	8006280 <_svfiprintf_r+0x1c8>
 800613c:	2300      	movs	r3, #0
 800613e:	f04f 32ff 	mov.w	r2, #4294967295
 8006142:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006146:	f10a 0a01 	add.w	sl, sl, #1
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	9307      	str	r3, [sp, #28]
 800614e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006152:	931a      	str	r3, [sp, #104]	; 0x68
 8006154:	4654      	mov	r4, sl
 8006156:	2205      	movs	r2, #5
 8006158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800615c:	4851      	ldr	r0, [pc, #324]	; (80062a4 <_svfiprintf_r+0x1ec>)
 800615e:	f000 fed9 	bl	8006f14 <memchr>
 8006162:	9a04      	ldr	r2, [sp, #16]
 8006164:	b9d8      	cbnz	r0, 800619e <_svfiprintf_r+0xe6>
 8006166:	06d0      	lsls	r0, r2, #27
 8006168:	bf44      	itt	mi
 800616a:	2320      	movmi	r3, #32
 800616c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006170:	0711      	lsls	r1, r2, #28
 8006172:	bf44      	itt	mi
 8006174:	232b      	movmi	r3, #43	; 0x2b
 8006176:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800617a:	f89a 3000 	ldrb.w	r3, [sl]
 800617e:	2b2a      	cmp	r3, #42	; 0x2a
 8006180:	d015      	beq.n	80061ae <_svfiprintf_r+0xf6>
 8006182:	4654      	mov	r4, sl
 8006184:	2000      	movs	r0, #0
 8006186:	f04f 0c0a 	mov.w	ip, #10
 800618a:	9a07      	ldr	r2, [sp, #28]
 800618c:	4621      	mov	r1, r4
 800618e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006192:	3b30      	subs	r3, #48	; 0x30
 8006194:	2b09      	cmp	r3, #9
 8006196:	d94e      	bls.n	8006236 <_svfiprintf_r+0x17e>
 8006198:	b1b0      	cbz	r0, 80061c8 <_svfiprintf_r+0x110>
 800619a:	9207      	str	r2, [sp, #28]
 800619c:	e014      	b.n	80061c8 <_svfiprintf_r+0x110>
 800619e:	eba0 0308 	sub.w	r3, r0, r8
 80061a2:	fa09 f303 	lsl.w	r3, r9, r3
 80061a6:	4313      	orrs	r3, r2
 80061a8:	46a2      	mov	sl, r4
 80061aa:	9304      	str	r3, [sp, #16]
 80061ac:	e7d2      	b.n	8006154 <_svfiprintf_r+0x9c>
 80061ae:	9b03      	ldr	r3, [sp, #12]
 80061b0:	1d19      	adds	r1, r3, #4
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	9103      	str	r1, [sp, #12]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	bfbb      	ittet	lt
 80061ba:	425b      	neglt	r3, r3
 80061bc:	f042 0202 	orrlt.w	r2, r2, #2
 80061c0:	9307      	strge	r3, [sp, #28]
 80061c2:	9307      	strlt	r3, [sp, #28]
 80061c4:	bfb8      	it	lt
 80061c6:	9204      	strlt	r2, [sp, #16]
 80061c8:	7823      	ldrb	r3, [r4, #0]
 80061ca:	2b2e      	cmp	r3, #46	; 0x2e
 80061cc:	d10c      	bne.n	80061e8 <_svfiprintf_r+0x130>
 80061ce:	7863      	ldrb	r3, [r4, #1]
 80061d0:	2b2a      	cmp	r3, #42	; 0x2a
 80061d2:	d135      	bne.n	8006240 <_svfiprintf_r+0x188>
 80061d4:	9b03      	ldr	r3, [sp, #12]
 80061d6:	3402      	adds	r4, #2
 80061d8:	1d1a      	adds	r2, r3, #4
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	9203      	str	r2, [sp, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	bfb8      	it	lt
 80061e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80061e6:	9305      	str	r3, [sp, #20]
 80061e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80062b4 <_svfiprintf_r+0x1fc>
 80061ec:	2203      	movs	r2, #3
 80061ee:	4650      	mov	r0, sl
 80061f0:	7821      	ldrb	r1, [r4, #0]
 80061f2:	f000 fe8f 	bl	8006f14 <memchr>
 80061f6:	b140      	cbz	r0, 800620a <_svfiprintf_r+0x152>
 80061f8:	2340      	movs	r3, #64	; 0x40
 80061fa:	eba0 000a 	sub.w	r0, r0, sl
 80061fe:	fa03 f000 	lsl.w	r0, r3, r0
 8006202:	9b04      	ldr	r3, [sp, #16]
 8006204:	3401      	adds	r4, #1
 8006206:	4303      	orrs	r3, r0
 8006208:	9304      	str	r3, [sp, #16]
 800620a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800620e:	2206      	movs	r2, #6
 8006210:	4825      	ldr	r0, [pc, #148]	; (80062a8 <_svfiprintf_r+0x1f0>)
 8006212:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006216:	f000 fe7d 	bl	8006f14 <memchr>
 800621a:	2800      	cmp	r0, #0
 800621c:	d038      	beq.n	8006290 <_svfiprintf_r+0x1d8>
 800621e:	4b23      	ldr	r3, [pc, #140]	; (80062ac <_svfiprintf_r+0x1f4>)
 8006220:	bb1b      	cbnz	r3, 800626a <_svfiprintf_r+0x1b2>
 8006222:	9b03      	ldr	r3, [sp, #12]
 8006224:	3307      	adds	r3, #7
 8006226:	f023 0307 	bic.w	r3, r3, #7
 800622a:	3308      	adds	r3, #8
 800622c:	9303      	str	r3, [sp, #12]
 800622e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006230:	4433      	add	r3, r6
 8006232:	9309      	str	r3, [sp, #36]	; 0x24
 8006234:	e767      	b.n	8006106 <_svfiprintf_r+0x4e>
 8006236:	460c      	mov	r4, r1
 8006238:	2001      	movs	r0, #1
 800623a:	fb0c 3202 	mla	r2, ip, r2, r3
 800623e:	e7a5      	b.n	800618c <_svfiprintf_r+0xd4>
 8006240:	2300      	movs	r3, #0
 8006242:	f04f 0c0a 	mov.w	ip, #10
 8006246:	4619      	mov	r1, r3
 8006248:	3401      	adds	r4, #1
 800624a:	9305      	str	r3, [sp, #20]
 800624c:	4620      	mov	r0, r4
 800624e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006252:	3a30      	subs	r2, #48	; 0x30
 8006254:	2a09      	cmp	r2, #9
 8006256:	d903      	bls.n	8006260 <_svfiprintf_r+0x1a8>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0c5      	beq.n	80061e8 <_svfiprintf_r+0x130>
 800625c:	9105      	str	r1, [sp, #20]
 800625e:	e7c3      	b.n	80061e8 <_svfiprintf_r+0x130>
 8006260:	4604      	mov	r4, r0
 8006262:	2301      	movs	r3, #1
 8006264:	fb0c 2101 	mla	r1, ip, r1, r2
 8006268:	e7f0      	b.n	800624c <_svfiprintf_r+0x194>
 800626a:	ab03      	add	r3, sp, #12
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	462a      	mov	r2, r5
 8006270:	4638      	mov	r0, r7
 8006272:	4b0f      	ldr	r3, [pc, #60]	; (80062b0 <_svfiprintf_r+0x1f8>)
 8006274:	a904      	add	r1, sp, #16
 8006276:	f3af 8000 	nop.w
 800627a:	1c42      	adds	r2, r0, #1
 800627c:	4606      	mov	r6, r0
 800627e:	d1d6      	bne.n	800622e <_svfiprintf_r+0x176>
 8006280:	89ab      	ldrh	r3, [r5, #12]
 8006282:	065b      	lsls	r3, r3, #25
 8006284:	f53f af2c 	bmi.w	80060e0 <_svfiprintf_r+0x28>
 8006288:	9809      	ldr	r0, [sp, #36]	; 0x24
 800628a:	b01d      	add	sp, #116	; 0x74
 800628c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006290:	ab03      	add	r3, sp, #12
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	462a      	mov	r2, r5
 8006296:	4638      	mov	r0, r7
 8006298:	4b05      	ldr	r3, [pc, #20]	; (80062b0 <_svfiprintf_r+0x1f8>)
 800629a:	a904      	add	r1, sp, #16
 800629c:	f000 fa50 	bl	8006740 <_printf_i>
 80062a0:	e7eb      	b.n	800627a <_svfiprintf_r+0x1c2>
 80062a2:	bf00      	nop
 80062a4:	080075f2 	.word	0x080075f2
 80062a8:	080075fc 	.word	0x080075fc
 80062ac:	00000000 	.word	0x00000000
 80062b0:	08006001 	.word	0x08006001
 80062b4:	080075f8 	.word	0x080075f8

080062b8 <_sungetc_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	1c4b      	adds	r3, r1, #1
 80062bc:	4614      	mov	r4, r2
 80062be:	d103      	bne.n	80062c8 <_sungetc_r+0x10>
 80062c0:	f04f 35ff 	mov.w	r5, #4294967295
 80062c4:	4628      	mov	r0, r5
 80062c6:	bd38      	pop	{r3, r4, r5, pc}
 80062c8:	8993      	ldrh	r3, [r2, #12]
 80062ca:	b2cd      	uxtb	r5, r1
 80062cc:	f023 0320 	bic.w	r3, r3, #32
 80062d0:	8193      	strh	r3, [r2, #12]
 80062d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80062d4:	6852      	ldr	r2, [r2, #4]
 80062d6:	b18b      	cbz	r3, 80062fc <_sungetc_r+0x44>
 80062d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80062da:	4293      	cmp	r3, r2
 80062dc:	dd08      	ble.n	80062f0 <_sungetc_r+0x38>
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	1e5a      	subs	r2, r3, #1
 80062e2:	6022      	str	r2, [r4, #0]
 80062e4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80062e8:	6863      	ldr	r3, [r4, #4]
 80062ea:	3301      	adds	r3, #1
 80062ec:	6063      	str	r3, [r4, #4]
 80062ee:	e7e9      	b.n	80062c4 <_sungetc_r+0xc>
 80062f0:	4621      	mov	r1, r4
 80062f2:	f000 fdd5 	bl	8006ea0 <__submore>
 80062f6:	2800      	cmp	r0, #0
 80062f8:	d0f1      	beq.n	80062de <_sungetc_r+0x26>
 80062fa:	e7e1      	b.n	80062c0 <_sungetc_r+0x8>
 80062fc:	6921      	ldr	r1, [r4, #16]
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	b151      	cbz	r1, 8006318 <_sungetc_r+0x60>
 8006302:	4299      	cmp	r1, r3
 8006304:	d208      	bcs.n	8006318 <_sungetc_r+0x60>
 8006306:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800630a:	42a9      	cmp	r1, r5
 800630c:	d104      	bne.n	8006318 <_sungetc_r+0x60>
 800630e:	3b01      	subs	r3, #1
 8006310:	3201      	adds	r2, #1
 8006312:	6023      	str	r3, [r4, #0]
 8006314:	6062      	str	r2, [r4, #4]
 8006316:	e7d5      	b.n	80062c4 <_sungetc_r+0xc>
 8006318:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800631c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006320:	6363      	str	r3, [r4, #52]	; 0x34
 8006322:	2303      	movs	r3, #3
 8006324:	63a3      	str	r3, [r4, #56]	; 0x38
 8006326:	4623      	mov	r3, r4
 8006328:	f803 5f46 	strb.w	r5, [r3, #70]!
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	2301      	movs	r3, #1
 8006330:	e7dc      	b.n	80062ec <_sungetc_r+0x34>

08006332 <__ssrefill_r>:
 8006332:	b510      	push	{r4, lr}
 8006334:	460c      	mov	r4, r1
 8006336:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006338:	b169      	cbz	r1, 8006356 <__ssrefill_r+0x24>
 800633a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800633e:	4299      	cmp	r1, r3
 8006340:	d001      	beq.n	8006346 <__ssrefill_r+0x14>
 8006342:	f000 fe1d 	bl	8006f80 <_free_r>
 8006346:	2000      	movs	r0, #0
 8006348:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800634a:	6360      	str	r0, [r4, #52]	; 0x34
 800634c:	6063      	str	r3, [r4, #4]
 800634e:	b113      	cbz	r3, 8006356 <__ssrefill_r+0x24>
 8006350:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006352:	6023      	str	r3, [r4, #0]
 8006354:	bd10      	pop	{r4, pc}
 8006356:	6923      	ldr	r3, [r4, #16]
 8006358:	f04f 30ff 	mov.w	r0, #4294967295
 800635c:	6023      	str	r3, [r4, #0]
 800635e:	2300      	movs	r3, #0
 8006360:	6063      	str	r3, [r4, #4]
 8006362:	89a3      	ldrh	r3, [r4, #12]
 8006364:	f043 0320 	orr.w	r3, r3, #32
 8006368:	81a3      	strh	r3, [r4, #12]
 800636a:	e7f3      	b.n	8006354 <__ssrefill_r+0x22>

0800636c <__ssvfiscanf_r>:
 800636c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006370:	460c      	mov	r4, r1
 8006372:	2100      	movs	r1, #0
 8006374:	4606      	mov	r6, r0
 8006376:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800637a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800637e:	49b3      	ldr	r1, [pc, #716]	; (800664c <__ssvfiscanf_r+0x2e0>)
 8006380:	f10d 0804 	add.w	r8, sp, #4
 8006384:	91a0      	str	r1, [sp, #640]	; 0x280
 8006386:	49b2      	ldr	r1, [pc, #712]	; (8006650 <__ssvfiscanf_r+0x2e4>)
 8006388:	4fb2      	ldr	r7, [pc, #712]	; (8006654 <__ssvfiscanf_r+0x2e8>)
 800638a:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 8006658 <__ssvfiscanf_r+0x2ec>
 800638e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8006392:	91a1      	str	r1, [sp, #644]	; 0x284
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	f892 a000 	ldrb.w	sl, [r2]
 800639a:	f1ba 0f00 	cmp.w	sl, #0
 800639e:	f000 8153 	beq.w	8006648 <__ssvfiscanf_r+0x2dc>
 80063a2:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80063a6:	1c55      	adds	r5, r2, #1
 80063a8:	f013 0308 	ands.w	r3, r3, #8
 80063ac:	d019      	beq.n	80063e2 <__ssvfiscanf_r+0x76>
 80063ae:	6863      	ldr	r3, [r4, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	dd0f      	ble.n	80063d4 <__ssvfiscanf_r+0x68>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	781a      	ldrb	r2, [r3, #0]
 80063b8:	5cba      	ldrb	r2, [r7, r2]
 80063ba:	0712      	lsls	r2, r2, #28
 80063bc:	d401      	bmi.n	80063c2 <__ssvfiscanf_r+0x56>
 80063be:	462a      	mov	r2, r5
 80063c0:	e7e9      	b.n	8006396 <__ssvfiscanf_r+0x2a>
 80063c2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80063c4:	3301      	adds	r3, #1
 80063c6:	3201      	adds	r2, #1
 80063c8:	9245      	str	r2, [sp, #276]	; 0x114
 80063ca:	6862      	ldr	r2, [r4, #4]
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	3a01      	subs	r2, #1
 80063d0:	6062      	str	r2, [r4, #4]
 80063d2:	e7ec      	b.n	80063ae <__ssvfiscanf_r+0x42>
 80063d4:	4621      	mov	r1, r4
 80063d6:	4630      	mov	r0, r6
 80063d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80063da:	4798      	blx	r3
 80063dc:	2800      	cmp	r0, #0
 80063de:	d0e9      	beq.n	80063b4 <__ssvfiscanf_r+0x48>
 80063e0:	e7ed      	b.n	80063be <__ssvfiscanf_r+0x52>
 80063e2:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 80063e6:	f040 8086 	bne.w	80064f6 <__ssvfiscanf_r+0x18a>
 80063ea:	9341      	str	r3, [sp, #260]	; 0x104
 80063ec:	9343      	str	r3, [sp, #268]	; 0x10c
 80063ee:	7853      	ldrb	r3, [r2, #1]
 80063f0:	2b2a      	cmp	r3, #42	; 0x2a
 80063f2:	bf04      	itt	eq
 80063f4:	2310      	moveq	r3, #16
 80063f6:	1c95      	addeq	r5, r2, #2
 80063f8:	f04f 020a 	mov.w	r2, #10
 80063fc:	bf08      	it	eq
 80063fe:	9341      	streq	r3, [sp, #260]	; 0x104
 8006400:	46ab      	mov	fp, r5
 8006402:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8006406:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800640a:	2b09      	cmp	r3, #9
 800640c:	d91d      	bls.n	800644a <__ssvfiscanf_r+0xde>
 800640e:	2203      	movs	r2, #3
 8006410:	4891      	ldr	r0, [pc, #580]	; (8006658 <__ssvfiscanf_r+0x2ec>)
 8006412:	f000 fd7f 	bl	8006f14 <memchr>
 8006416:	b140      	cbz	r0, 800642a <__ssvfiscanf_r+0xbe>
 8006418:	2301      	movs	r3, #1
 800641a:	465d      	mov	r5, fp
 800641c:	eba0 0009 	sub.w	r0, r0, r9
 8006420:	fa03 f000 	lsl.w	r0, r3, r0
 8006424:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006426:	4318      	orrs	r0, r3
 8006428:	9041      	str	r0, [sp, #260]	; 0x104
 800642a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800642e:	2b78      	cmp	r3, #120	; 0x78
 8006430:	d806      	bhi.n	8006440 <__ssvfiscanf_r+0xd4>
 8006432:	2b57      	cmp	r3, #87	; 0x57
 8006434:	d810      	bhi.n	8006458 <__ssvfiscanf_r+0xec>
 8006436:	2b25      	cmp	r3, #37	; 0x25
 8006438:	d05d      	beq.n	80064f6 <__ssvfiscanf_r+0x18a>
 800643a:	d857      	bhi.n	80064ec <__ssvfiscanf_r+0x180>
 800643c:	2b00      	cmp	r3, #0
 800643e:	d075      	beq.n	800652c <__ssvfiscanf_r+0x1c0>
 8006440:	2303      	movs	r3, #3
 8006442:	9347      	str	r3, [sp, #284]	; 0x11c
 8006444:	230a      	movs	r3, #10
 8006446:	9342      	str	r3, [sp, #264]	; 0x108
 8006448:	e082      	b.n	8006550 <__ssvfiscanf_r+0x1e4>
 800644a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800644c:	465d      	mov	r5, fp
 800644e:	fb02 1303 	mla	r3, r2, r3, r1
 8006452:	3b30      	subs	r3, #48	; 0x30
 8006454:	9343      	str	r3, [sp, #268]	; 0x10c
 8006456:	e7d3      	b.n	8006400 <__ssvfiscanf_r+0x94>
 8006458:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800645c:	2a20      	cmp	r2, #32
 800645e:	d8ef      	bhi.n	8006440 <__ssvfiscanf_r+0xd4>
 8006460:	a101      	add	r1, pc, #4	; (adr r1, 8006468 <__ssvfiscanf_r+0xfc>)
 8006462:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006466:	bf00      	nop
 8006468:	0800653b 	.word	0x0800653b
 800646c:	08006441 	.word	0x08006441
 8006470:	08006441 	.word	0x08006441
 8006474:	08006599 	.word	0x08006599
 8006478:	08006441 	.word	0x08006441
 800647c:	08006441 	.word	0x08006441
 8006480:	08006441 	.word	0x08006441
 8006484:	08006441 	.word	0x08006441
 8006488:	08006441 	.word	0x08006441
 800648c:	08006441 	.word	0x08006441
 8006490:	08006441 	.word	0x08006441
 8006494:	080065af 	.word	0x080065af
 8006498:	08006585 	.word	0x08006585
 800649c:	080064f3 	.word	0x080064f3
 80064a0:	080064f3 	.word	0x080064f3
 80064a4:	080064f3 	.word	0x080064f3
 80064a8:	08006441 	.word	0x08006441
 80064ac:	08006589 	.word	0x08006589
 80064b0:	08006441 	.word	0x08006441
 80064b4:	08006441 	.word	0x08006441
 80064b8:	08006441 	.word	0x08006441
 80064bc:	08006441 	.word	0x08006441
 80064c0:	080065bf 	.word	0x080065bf
 80064c4:	08006591 	.word	0x08006591
 80064c8:	08006533 	.word	0x08006533
 80064cc:	08006441 	.word	0x08006441
 80064d0:	08006441 	.word	0x08006441
 80064d4:	080065bb 	.word	0x080065bb
 80064d8:	08006441 	.word	0x08006441
 80064dc:	08006585 	.word	0x08006585
 80064e0:	08006441 	.word	0x08006441
 80064e4:	08006441 	.word	0x08006441
 80064e8:	0800653b 	.word	0x0800653b
 80064ec:	3b45      	subs	r3, #69	; 0x45
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d8a6      	bhi.n	8006440 <__ssvfiscanf_r+0xd4>
 80064f2:	2305      	movs	r3, #5
 80064f4:	e02b      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 80064f6:	6863      	ldr	r3, [r4, #4]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	dd0d      	ble.n	8006518 <__ssvfiscanf_r+0x1ac>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	781a      	ldrb	r2, [r3, #0]
 8006500:	4552      	cmp	r2, sl
 8006502:	f040 80a1 	bne.w	8006648 <__ssvfiscanf_r+0x2dc>
 8006506:	3301      	adds	r3, #1
 8006508:	6862      	ldr	r2, [r4, #4]
 800650a:	6023      	str	r3, [r4, #0]
 800650c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800650e:	3a01      	subs	r2, #1
 8006510:	3301      	adds	r3, #1
 8006512:	6062      	str	r2, [r4, #4]
 8006514:	9345      	str	r3, [sp, #276]	; 0x114
 8006516:	e752      	b.n	80063be <__ssvfiscanf_r+0x52>
 8006518:	4621      	mov	r1, r4
 800651a:	4630      	mov	r0, r6
 800651c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800651e:	4798      	blx	r3
 8006520:	2800      	cmp	r0, #0
 8006522:	d0eb      	beq.n	80064fc <__ssvfiscanf_r+0x190>
 8006524:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006526:	2800      	cmp	r0, #0
 8006528:	f040 8084 	bne.w	8006634 <__ssvfiscanf_r+0x2c8>
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	e086      	b.n	8006640 <__ssvfiscanf_r+0x2d4>
 8006532:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006534:	f042 0220 	orr.w	r2, r2, #32
 8006538:	9241      	str	r2, [sp, #260]	; 0x104
 800653a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800653c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006540:	9241      	str	r2, [sp, #260]	; 0x104
 8006542:	2210      	movs	r2, #16
 8006544:	2b6f      	cmp	r3, #111	; 0x6f
 8006546:	bf34      	ite	cc
 8006548:	2303      	movcc	r3, #3
 800654a:	2304      	movcs	r3, #4
 800654c:	9242      	str	r2, [sp, #264]	; 0x108
 800654e:	9347      	str	r3, [sp, #284]	; 0x11c
 8006550:	6863      	ldr	r3, [r4, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	dd41      	ble.n	80065da <__ssvfiscanf_r+0x26e>
 8006556:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006558:	0659      	lsls	r1, r3, #25
 800655a:	d404      	bmi.n	8006566 <__ssvfiscanf_r+0x1fa>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	5cba      	ldrb	r2, [r7, r2]
 8006562:	0712      	lsls	r2, r2, #28
 8006564:	d440      	bmi.n	80065e8 <__ssvfiscanf_r+0x27c>
 8006566:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006568:	2b02      	cmp	r3, #2
 800656a:	dc4f      	bgt.n	800660c <__ssvfiscanf_r+0x2a0>
 800656c:	466b      	mov	r3, sp
 800656e:	4622      	mov	r2, r4
 8006570:	4630      	mov	r0, r6
 8006572:	a941      	add	r1, sp, #260	; 0x104
 8006574:	f000 fa0a 	bl	800698c <_scanf_chars>
 8006578:	2801      	cmp	r0, #1
 800657a:	d065      	beq.n	8006648 <__ssvfiscanf_r+0x2dc>
 800657c:	2802      	cmp	r0, #2
 800657e:	f47f af1e 	bne.w	80063be <__ssvfiscanf_r+0x52>
 8006582:	e7cf      	b.n	8006524 <__ssvfiscanf_r+0x1b8>
 8006584:	220a      	movs	r2, #10
 8006586:	e7dd      	b.n	8006544 <__ssvfiscanf_r+0x1d8>
 8006588:	2300      	movs	r3, #0
 800658a:	9342      	str	r3, [sp, #264]	; 0x108
 800658c:	2303      	movs	r3, #3
 800658e:	e7de      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 8006590:	2308      	movs	r3, #8
 8006592:	9342      	str	r3, [sp, #264]	; 0x108
 8006594:	2304      	movs	r3, #4
 8006596:	e7da      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 8006598:	4629      	mov	r1, r5
 800659a:	4640      	mov	r0, r8
 800659c:	f000 fb40 	bl	8006c20 <__sccl>
 80065a0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80065a2:	4605      	mov	r5, r0
 80065a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065a8:	9341      	str	r3, [sp, #260]	; 0x104
 80065aa:	2301      	movs	r3, #1
 80065ac:	e7cf      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 80065ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80065b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b4:	9341      	str	r3, [sp, #260]	; 0x104
 80065b6:	2300      	movs	r3, #0
 80065b8:	e7c9      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e7c7      	b.n	800654e <__ssvfiscanf_r+0x1e2>
 80065be:	9841      	ldr	r0, [sp, #260]	; 0x104
 80065c0:	06c3      	lsls	r3, r0, #27
 80065c2:	f53f aefc 	bmi.w	80063be <__ssvfiscanf_r+0x52>
 80065c6:	9b00      	ldr	r3, [sp, #0]
 80065c8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80065ca:	1d19      	adds	r1, r3, #4
 80065cc:	9100      	str	r1, [sp, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	07c0      	lsls	r0, r0, #31
 80065d2:	bf4c      	ite	mi
 80065d4:	801a      	strhmi	r2, [r3, #0]
 80065d6:	601a      	strpl	r2, [r3, #0]
 80065d8:	e6f1      	b.n	80063be <__ssvfiscanf_r+0x52>
 80065da:	4621      	mov	r1, r4
 80065dc:	4630      	mov	r0, r6
 80065de:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80065e0:	4798      	blx	r3
 80065e2:	2800      	cmp	r0, #0
 80065e4:	d0b7      	beq.n	8006556 <__ssvfiscanf_r+0x1ea>
 80065e6:	e79d      	b.n	8006524 <__ssvfiscanf_r+0x1b8>
 80065e8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80065ea:	3201      	adds	r2, #1
 80065ec:	9245      	str	r2, [sp, #276]	; 0x114
 80065ee:	6862      	ldr	r2, [r4, #4]
 80065f0:	3a01      	subs	r2, #1
 80065f2:	2a00      	cmp	r2, #0
 80065f4:	6062      	str	r2, [r4, #4]
 80065f6:	dd02      	ble.n	80065fe <__ssvfiscanf_r+0x292>
 80065f8:	3301      	adds	r3, #1
 80065fa:	6023      	str	r3, [r4, #0]
 80065fc:	e7ae      	b.n	800655c <__ssvfiscanf_r+0x1f0>
 80065fe:	4621      	mov	r1, r4
 8006600:	4630      	mov	r0, r6
 8006602:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006604:	4798      	blx	r3
 8006606:	2800      	cmp	r0, #0
 8006608:	d0a8      	beq.n	800655c <__ssvfiscanf_r+0x1f0>
 800660a:	e78b      	b.n	8006524 <__ssvfiscanf_r+0x1b8>
 800660c:	2b04      	cmp	r3, #4
 800660e:	dc06      	bgt.n	800661e <__ssvfiscanf_r+0x2b2>
 8006610:	466b      	mov	r3, sp
 8006612:	4622      	mov	r2, r4
 8006614:	4630      	mov	r0, r6
 8006616:	a941      	add	r1, sp, #260	; 0x104
 8006618:	f000 fa10 	bl	8006a3c <_scanf_i>
 800661c:	e7ac      	b.n	8006578 <__ssvfiscanf_r+0x20c>
 800661e:	4b0f      	ldr	r3, [pc, #60]	; (800665c <__ssvfiscanf_r+0x2f0>)
 8006620:	2b00      	cmp	r3, #0
 8006622:	f43f aecc 	beq.w	80063be <__ssvfiscanf_r+0x52>
 8006626:	466b      	mov	r3, sp
 8006628:	4622      	mov	r2, r4
 800662a:	4630      	mov	r0, r6
 800662c:	a941      	add	r1, sp, #260	; 0x104
 800662e:	f3af 8000 	nop.w
 8006632:	e7a1      	b.n	8006578 <__ssvfiscanf_r+0x20c>
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	f013 0f40 	tst.w	r3, #64	; 0x40
 800663a:	bf18      	it	ne
 800663c:	f04f 30ff 	movne.w	r0, #4294967295
 8006640:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8006644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006648:	9844      	ldr	r0, [sp, #272]	; 0x110
 800664a:	e7f9      	b.n	8006640 <__ssvfiscanf_r+0x2d4>
 800664c:	080062b9 	.word	0x080062b9
 8006650:	08006333 	.word	0x08006333
 8006654:	08007641 	.word	0x08007641
 8006658:	080075f8 	.word	0x080075f8
 800665c:	00000000 	.word	0x00000000

08006660 <_printf_common>:
 8006660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006664:	4616      	mov	r6, r2
 8006666:	4699      	mov	r9, r3
 8006668:	688a      	ldr	r2, [r1, #8]
 800666a:	690b      	ldr	r3, [r1, #16]
 800666c:	4607      	mov	r7, r0
 800666e:	4293      	cmp	r3, r2
 8006670:	bfb8      	it	lt
 8006672:	4613      	movlt	r3, r2
 8006674:	6033      	str	r3, [r6, #0]
 8006676:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800667a:	460c      	mov	r4, r1
 800667c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006680:	b10a      	cbz	r2, 8006686 <_printf_common+0x26>
 8006682:	3301      	adds	r3, #1
 8006684:	6033      	str	r3, [r6, #0]
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	0699      	lsls	r1, r3, #26
 800668a:	bf42      	ittt	mi
 800668c:	6833      	ldrmi	r3, [r6, #0]
 800668e:	3302      	addmi	r3, #2
 8006690:	6033      	strmi	r3, [r6, #0]
 8006692:	6825      	ldr	r5, [r4, #0]
 8006694:	f015 0506 	ands.w	r5, r5, #6
 8006698:	d106      	bne.n	80066a8 <_printf_common+0x48>
 800669a:	f104 0a19 	add.w	sl, r4, #25
 800669e:	68e3      	ldr	r3, [r4, #12]
 80066a0:	6832      	ldr	r2, [r6, #0]
 80066a2:	1a9b      	subs	r3, r3, r2
 80066a4:	42ab      	cmp	r3, r5
 80066a6:	dc28      	bgt.n	80066fa <_printf_common+0x9a>
 80066a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066ac:	1e13      	subs	r3, r2, #0
 80066ae:	6822      	ldr	r2, [r4, #0]
 80066b0:	bf18      	it	ne
 80066b2:	2301      	movne	r3, #1
 80066b4:	0692      	lsls	r2, r2, #26
 80066b6:	d42d      	bmi.n	8006714 <_printf_common+0xb4>
 80066b8:	4649      	mov	r1, r9
 80066ba:	4638      	mov	r0, r7
 80066bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066c0:	47c0      	blx	r8
 80066c2:	3001      	adds	r0, #1
 80066c4:	d020      	beq.n	8006708 <_printf_common+0xa8>
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	68e5      	ldr	r5, [r4, #12]
 80066ca:	f003 0306 	and.w	r3, r3, #6
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	bf18      	it	ne
 80066d2:	2500      	movne	r5, #0
 80066d4:	6832      	ldr	r2, [r6, #0]
 80066d6:	f04f 0600 	mov.w	r6, #0
 80066da:	68a3      	ldr	r3, [r4, #8]
 80066dc:	bf08      	it	eq
 80066de:	1aad      	subeq	r5, r5, r2
 80066e0:	6922      	ldr	r2, [r4, #16]
 80066e2:	bf08      	it	eq
 80066e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066e8:	4293      	cmp	r3, r2
 80066ea:	bfc4      	itt	gt
 80066ec:	1a9b      	subgt	r3, r3, r2
 80066ee:	18ed      	addgt	r5, r5, r3
 80066f0:	341a      	adds	r4, #26
 80066f2:	42b5      	cmp	r5, r6
 80066f4:	d11a      	bne.n	800672c <_printf_common+0xcc>
 80066f6:	2000      	movs	r0, #0
 80066f8:	e008      	b.n	800670c <_printf_common+0xac>
 80066fa:	2301      	movs	r3, #1
 80066fc:	4652      	mov	r2, sl
 80066fe:	4649      	mov	r1, r9
 8006700:	4638      	mov	r0, r7
 8006702:	47c0      	blx	r8
 8006704:	3001      	adds	r0, #1
 8006706:	d103      	bne.n	8006710 <_printf_common+0xb0>
 8006708:	f04f 30ff 	mov.w	r0, #4294967295
 800670c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006710:	3501      	adds	r5, #1
 8006712:	e7c4      	b.n	800669e <_printf_common+0x3e>
 8006714:	2030      	movs	r0, #48	; 0x30
 8006716:	18e1      	adds	r1, r4, r3
 8006718:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006722:	4422      	add	r2, r4
 8006724:	3302      	adds	r3, #2
 8006726:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800672a:	e7c5      	b.n	80066b8 <_printf_common+0x58>
 800672c:	2301      	movs	r3, #1
 800672e:	4622      	mov	r2, r4
 8006730:	4649      	mov	r1, r9
 8006732:	4638      	mov	r0, r7
 8006734:	47c0      	blx	r8
 8006736:	3001      	adds	r0, #1
 8006738:	d0e6      	beq.n	8006708 <_printf_common+0xa8>
 800673a:	3601      	adds	r6, #1
 800673c:	e7d9      	b.n	80066f2 <_printf_common+0x92>
	...

08006740 <_printf_i>:
 8006740:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006744:	460c      	mov	r4, r1
 8006746:	7e27      	ldrb	r7, [r4, #24]
 8006748:	4691      	mov	r9, r2
 800674a:	2f78      	cmp	r7, #120	; 0x78
 800674c:	4680      	mov	r8, r0
 800674e:	469a      	mov	sl, r3
 8006750:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006752:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006756:	d807      	bhi.n	8006768 <_printf_i+0x28>
 8006758:	2f62      	cmp	r7, #98	; 0x62
 800675a:	d80a      	bhi.n	8006772 <_printf_i+0x32>
 800675c:	2f00      	cmp	r7, #0
 800675e:	f000 80d9 	beq.w	8006914 <_printf_i+0x1d4>
 8006762:	2f58      	cmp	r7, #88	; 0x58
 8006764:	f000 80a4 	beq.w	80068b0 <_printf_i+0x170>
 8006768:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800676c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006770:	e03a      	b.n	80067e8 <_printf_i+0xa8>
 8006772:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006776:	2b15      	cmp	r3, #21
 8006778:	d8f6      	bhi.n	8006768 <_printf_i+0x28>
 800677a:	a001      	add	r0, pc, #4	; (adr r0, 8006780 <_printf_i+0x40>)
 800677c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006780:	080067d9 	.word	0x080067d9
 8006784:	080067ed 	.word	0x080067ed
 8006788:	08006769 	.word	0x08006769
 800678c:	08006769 	.word	0x08006769
 8006790:	08006769 	.word	0x08006769
 8006794:	08006769 	.word	0x08006769
 8006798:	080067ed 	.word	0x080067ed
 800679c:	08006769 	.word	0x08006769
 80067a0:	08006769 	.word	0x08006769
 80067a4:	08006769 	.word	0x08006769
 80067a8:	08006769 	.word	0x08006769
 80067ac:	080068fb 	.word	0x080068fb
 80067b0:	0800681d 	.word	0x0800681d
 80067b4:	080068dd 	.word	0x080068dd
 80067b8:	08006769 	.word	0x08006769
 80067bc:	08006769 	.word	0x08006769
 80067c0:	0800691d 	.word	0x0800691d
 80067c4:	08006769 	.word	0x08006769
 80067c8:	0800681d 	.word	0x0800681d
 80067cc:	08006769 	.word	0x08006769
 80067d0:	08006769 	.word	0x08006769
 80067d4:	080068e5 	.word	0x080068e5
 80067d8:	680b      	ldr	r3, [r1, #0]
 80067da:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067de:	1d1a      	adds	r2, r3, #4
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	600a      	str	r2, [r1, #0]
 80067e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067e8:	2301      	movs	r3, #1
 80067ea:	e0a4      	b.n	8006936 <_printf_i+0x1f6>
 80067ec:	6825      	ldr	r5, [r4, #0]
 80067ee:	6808      	ldr	r0, [r1, #0]
 80067f0:	062e      	lsls	r6, r5, #24
 80067f2:	f100 0304 	add.w	r3, r0, #4
 80067f6:	d50a      	bpl.n	800680e <_printf_i+0xce>
 80067f8:	6805      	ldr	r5, [r0, #0]
 80067fa:	600b      	str	r3, [r1, #0]
 80067fc:	2d00      	cmp	r5, #0
 80067fe:	da03      	bge.n	8006808 <_printf_i+0xc8>
 8006800:	232d      	movs	r3, #45	; 0x2d
 8006802:	426d      	negs	r5, r5
 8006804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006808:	230a      	movs	r3, #10
 800680a:	485e      	ldr	r0, [pc, #376]	; (8006984 <_printf_i+0x244>)
 800680c:	e019      	b.n	8006842 <_printf_i+0x102>
 800680e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006812:	6805      	ldr	r5, [r0, #0]
 8006814:	600b      	str	r3, [r1, #0]
 8006816:	bf18      	it	ne
 8006818:	b22d      	sxthne	r5, r5
 800681a:	e7ef      	b.n	80067fc <_printf_i+0xbc>
 800681c:	680b      	ldr	r3, [r1, #0]
 800681e:	6825      	ldr	r5, [r4, #0]
 8006820:	1d18      	adds	r0, r3, #4
 8006822:	6008      	str	r0, [r1, #0]
 8006824:	0628      	lsls	r0, r5, #24
 8006826:	d501      	bpl.n	800682c <_printf_i+0xec>
 8006828:	681d      	ldr	r5, [r3, #0]
 800682a:	e002      	b.n	8006832 <_printf_i+0xf2>
 800682c:	0669      	lsls	r1, r5, #25
 800682e:	d5fb      	bpl.n	8006828 <_printf_i+0xe8>
 8006830:	881d      	ldrh	r5, [r3, #0]
 8006832:	2f6f      	cmp	r7, #111	; 0x6f
 8006834:	bf0c      	ite	eq
 8006836:	2308      	moveq	r3, #8
 8006838:	230a      	movne	r3, #10
 800683a:	4852      	ldr	r0, [pc, #328]	; (8006984 <_printf_i+0x244>)
 800683c:	2100      	movs	r1, #0
 800683e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006842:	6866      	ldr	r6, [r4, #4]
 8006844:	2e00      	cmp	r6, #0
 8006846:	bfa8      	it	ge
 8006848:	6821      	ldrge	r1, [r4, #0]
 800684a:	60a6      	str	r6, [r4, #8]
 800684c:	bfa4      	itt	ge
 800684e:	f021 0104 	bicge.w	r1, r1, #4
 8006852:	6021      	strge	r1, [r4, #0]
 8006854:	b90d      	cbnz	r5, 800685a <_printf_i+0x11a>
 8006856:	2e00      	cmp	r6, #0
 8006858:	d04d      	beq.n	80068f6 <_printf_i+0x1b6>
 800685a:	4616      	mov	r6, r2
 800685c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006860:	fb03 5711 	mls	r7, r3, r1, r5
 8006864:	5dc7      	ldrb	r7, [r0, r7]
 8006866:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800686a:	462f      	mov	r7, r5
 800686c:	42bb      	cmp	r3, r7
 800686e:	460d      	mov	r5, r1
 8006870:	d9f4      	bls.n	800685c <_printf_i+0x11c>
 8006872:	2b08      	cmp	r3, #8
 8006874:	d10b      	bne.n	800688e <_printf_i+0x14e>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	07df      	lsls	r7, r3, #31
 800687a:	d508      	bpl.n	800688e <_printf_i+0x14e>
 800687c:	6923      	ldr	r3, [r4, #16]
 800687e:	6861      	ldr	r1, [r4, #4]
 8006880:	4299      	cmp	r1, r3
 8006882:	bfde      	ittt	le
 8006884:	2330      	movle	r3, #48	; 0x30
 8006886:	f806 3c01 	strble.w	r3, [r6, #-1]
 800688a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800688e:	1b92      	subs	r2, r2, r6
 8006890:	6122      	str	r2, [r4, #16]
 8006892:	464b      	mov	r3, r9
 8006894:	4621      	mov	r1, r4
 8006896:	4640      	mov	r0, r8
 8006898:	f8cd a000 	str.w	sl, [sp]
 800689c:	aa03      	add	r2, sp, #12
 800689e:	f7ff fedf 	bl	8006660 <_printf_common>
 80068a2:	3001      	adds	r0, #1
 80068a4:	d14c      	bne.n	8006940 <_printf_i+0x200>
 80068a6:	f04f 30ff 	mov.w	r0, #4294967295
 80068aa:	b004      	add	sp, #16
 80068ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068b0:	4834      	ldr	r0, [pc, #208]	; (8006984 <_printf_i+0x244>)
 80068b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80068b6:	680e      	ldr	r6, [r1, #0]
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80068be:	061f      	lsls	r7, r3, #24
 80068c0:	600e      	str	r6, [r1, #0]
 80068c2:	d514      	bpl.n	80068ee <_printf_i+0x1ae>
 80068c4:	07d9      	lsls	r1, r3, #31
 80068c6:	bf44      	itt	mi
 80068c8:	f043 0320 	orrmi.w	r3, r3, #32
 80068cc:	6023      	strmi	r3, [r4, #0]
 80068ce:	b91d      	cbnz	r5, 80068d8 <_printf_i+0x198>
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	f023 0320 	bic.w	r3, r3, #32
 80068d6:	6023      	str	r3, [r4, #0]
 80068d8:	2310      	movs	r3, #16
 80068da:	e7af      	b.n	800683c <_printf_i+0xfc>
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	f043 0320 	orr.w	r3, r3, #32
 80068e2:	6023      	str	r3, [r4, #0]
 80068e4:	2378      	movs	r3, #120	; 0x78
 80068e6:	4828      	ldr	r0, [pc, #160]	; (8006988 <_printf_i+0x248>)
 80068e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068ec:	e7e3      	b.n	80068b6 <_printf_i+0x176>
 80068ee:	065e      	lsls	r6, r3, #25
 80068f0:	bf48      	it	mi
 80068f2:	b2ad      	uxthmi	r5, r5
 80068f4:	e7e6      	b.n	80068c4 <_printf_i+0x184>
 80068f6:	4616      	mov	r6, r2
 80068f8:	e7bb      	b.n	8006872 <_printf_i+0x132>
 80068fa:	680b      	ldr	r3, [r1, #0]
 80068fc:	6826      	ldr	r6, [r4, #0]
 80068fe:	1d1d      	adds	r5, r3, #4
 8006900:	6960      	ldr	r0, [r4, #20]
 8006902:	600d      	str	r5, [r1, #0]
 8006904:	0635      	lsls	r5, r6, #24
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	d501      	bpl.n	800690e <_printf_i+0x1ce>
 800690a:	6018      	str	r0, [r3, #0]
 800690c:	e002      	b.n	8006914 <_printf_i+0x1d4>
 800690e:	0671      	lsls	r1, r6, #25
 8006910:	d5fb      	bpl.n	800690a <_printf_i+0x1ca>
 8006912:	8018      	strh	r0, [r3, #0]
 8006914:	2300      	movs	r3, #0
 8006916:	4616      	mov	r6, r2
 8006918:	6123      	str	r3, [r4, #16]
 800691a:	e7ba      	b.n	8006892 <_printf_i+0x152>
 800691c:	680b      	ldr	r3, [r1, #0]
 800691e:	1d1a      	adds	r2, r3, #4
 8006920:	600a      	str	r2, [r1, #0]
 8006922:	681e      	ldr	r6, [r3, #0]
 8006924:	2100      	movs	r1, #0
 8006926:	4630      	mov	r0, r6
 8006928:	6862      	ldr	r2, [r4, #4]
 800692a:	f000 faf3 	bl	8006f14 <memchr>
 800692e:	b108      	cbz	r0, 8006934 <_printf_i+0x1f4>
 8006930:	1b80      	subs	r0, r0, r6
 8006932:	6060      	str	r0, [r4, #4]
 8006934:	6863      	ldr	r3, [r4, #4]
 8006936:	6123      	str	r3, [r4, #16]
 8006938:	2300      	movs	r3, #0
 800693a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800693e:	e7a8      	b.n	8006892 <_printf_i+0x152>
 8006940:	4632      	mov	r2, r6
 8006942:	4649      	mov	r1, r9
 8006944:	4640      	mov	r0, r8
 8006946:	6923      	ldr	r3, [r4, #16]
 8006948:	47d0      	blx	sl
 800694a:	3001      	adds	r0, #1
 800694c:	d0ab      	beq.n	80068a6 <_printf_i+0x166>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	079b      	lsls	r3, r3, #30
 8006952:	d413      	bmi.n	800697c <_printf_i+0x23c>
 8006954:	68e0      	ldr	r0, [r4, #12]
 8006956:	9b03      	ldr	r3, [sp, #12]
 8006958:	4298      	cmp	r0, r3
 800695a:	bfb8      	it	lt
 800695c:	4618      	movlt	r0, r3
 800695e:	e7a4      	b.n	80068aa <_printf_i+0x16a>
 8006960:	2301      	movs	r3, #1
 8006962:	4632      	mov	r2, r6
 8006964:	4649      	mov	r1, r9
 8006966:	4640      	mov	r0, r8
 8006968:	47d0      	blx	sl
 800696a:	3001      	adds	r0, #1
 800696c:	d09b      	beq.n	80068a6 <_printf_i+0x166>
 800696e:	3501      	adds	r5, #1
 8006970:	68e3      	ldr	r3, [r4, #12]
 8006972:	9903      	ldr	r1, [sp, #12]
 8006974:	1a5b      	subs	r3, r3, r1
 8006976:	42ab      	cmp	r3, r5
 8006978:	dcf2      	bgt.n	8006960 <_printf_i+0x220>
 800697a:	e7eb      	b.n	8006954 <_printf_i+0x214>
 800697c:	2500      	movs	r5, #0
 800697e:	f104 0619 	add.w	r6, r4, #25
 8006982:	e7f5      	b.n	8006970 <_printf_i+0x230>
 8006984:	08007603 	.word	0x08007603
 8006988:	08007614 	.word	0x08007614

0800698c <_scanf_chars>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	4615      	mov	r5, r2
 8006992:	688a      	ldr	r2, [r1, #8]
 8006994:	4680      	mov	r8, r0
 8006996:	460c      	mov	r4, r1
 8006998:	b932      	cbnz	r2, 80069a8 <_scanf_chars+0x1c>
 800699a:	698a      	ldr	r2, [r1, #24]
 800699c:	2a00      	cmp	r2, #0
 800699e:	bf0c      	ite	eq
 80069a0:	2201      	moveq	r2, #1
 80069a2:	f04f 32ff 	movne.w	r2, #4294967295
 80069a6:	608a      	str	r2, [r1, #8]
 80069a8:	2700      	movs	r7, #0
 80069aa:	6822      	ldr	r2, [r4, #0]
 80069ac:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8006a38 <_scanf_chars+0xac>
 80069b0:	06d1      	lsls	r1, r2, #27
 80069b2:	bf5f      	itttt	pl
 80069b4:	681a      	ldrpl	r2, [r3, #0]
 80069b6:	1d11      	addpl	r1, r2, #4
 80069b8:	6019      	strpl	r1, [r3, #0]
 80069ba:	6816      	ldrpl	r6, [r2, #0]
 80069bc:	69a0      	ldr	r0, [r4, #24]
 80069be:	b188      	cbz	r0, 80069e4 <_scanf_chars+0x58>
 80069c0:	2801      	cmp	r0, #1
 80069c2:	d107      	bne.n	80069d4 <_scanf_chars+0x48>
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	781a      	ldrb	r2, [r3, #0]
 80069c8:	6963      	ldr	r3, [r4, #20]
 80069ca:	5c9b      	ldrb	r3, [r3, r2]
 80069cc:	b953      	cbnz	r3, 80069e4 <_scanf_chars+0x58>
 80069ce:	bb27      	cbnz	r7, 8006a1a <_scanf_chars+0x8e>
 80069d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069d4:	2802      	cmp	r0, #2
 80069d6:	d120      	bne.n	8006a1a <_scanf_chars+0x8e>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	f813 3009 	ldrb.w	r3, [r3, r9]
 80069e0:	071b      	lsls	r3, r3, #28
 80069e2:	d41a      	bmi.n	8006a1a <_scanf_chars+0x8e>
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	3701      	adds	r7, #1
 80069e8:	06da      	lsls	r2, r3, #27
 80069ea:	bf5e      	ittt	pl
 80069ec:	682b      	ldrpl	r3, [r5, #0]
 80069ee:	781b      	ldrbpl	r3, [r3, #0]
 80069f0:	f806 3b01 	strbpl.w	r3, [r6], #1
 80069f4:	682a      	ldr	r2, [r5, #0]
 80069f6:	686b      	ldr	r3, [r5, #4]
 80069f8:	3201      	adds	r2, #1
 80069fa:	602a      	str	r2, [r5, #0]
 80069fc:	68a2      	ldr	r2, [r4, #8]
 80069fe:	3b01      	subs	r3, #1
 8006a00:	3a01      	subs	r2, #1
 8006a02:	606b      	str	r3, [r5, #4]
 8006a04:	60a2      	str	r2, [r4, #8]
 8006a06:	b142      	cbz	r2, 8006a1a <_scanf_chars+0x8e>
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	dcd7      	bgt.n	80069bc <_scanf_chars+0x30>
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	4640      	mov	r0, r8
 8006a10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006a14:	4798      	blx	r3
 8006a16:	2800      	cmp	r0, #0
 8006a18:	d0d0      	beq.n	80069bc <_scanf_chars+0x30>
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	f013 0310 	ands.w	r3, r3, #16
 8006a20:	d105      	bne.n	8006a2e <_scanf_chars+0xa2>
 8006a22:	68e2      	ldr	r2, [r4, #12]
 8006a24:	3201      	adds	r2, #1
 8006a26:	60e2      	str	r2, [r4, #12]
 8006a28:	69a2      	ldr	r2, [r4, #24]
 8006a2a:	b102      	cbz	r2, 8006a2e <_scanf_chars+0xa2>
 8006a2c:	7033      	strb	r3, [r6, #0]
 8006a2e:	6923      	ldr	r3, [r4, #16]
 8006a30:	2000      	movs	r0, #0
 8006a32:	441f      	add	r7, r3
 8006a34:	6127      	str	r7, [r4, #16]
 8006a36:	e7cb      	b.n	80069d0 <_scanf_chars+0x44>
 8006a38:	08007641 	.word	0x08007641

08006a3c <_scanf_i>:
 8006a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a40:	460c      	mov	r4, r1
 8006a42:	4698      	mov	r8, r3
 8006a44:	4b72      	ldr	r3, [pc, #456]	; (8006c10 <_scanf_i+0x1d4>)
 8006a46:	b087      	sub	sp, #28
 8006a48:	4682      	mov	sl, r0
 8006a4a:	4616      	mov	r6, r2
 8006a4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006a50:	ab03      	add	r3, sp, #12
 8006a52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006a56:	4b6f      	ldr	r3, [pc, #444]	; (8006c14 <_scanf_i+0x1d8>)
 8006a58:	69a1      	ldr	r1, [r4, #24]
 8006a5a:	4a6f      	ldr	r2, [pc, #444]	; (8006c18 <_scanf_i+0x1dc>)
 8006a5c:	4627      	mov	r7, r4
 8006a5e:	2903      	cmp	r1, #3
 8006a60:	bf18      	it	ne
 8006a62:	461a      	movne	r2, r3
 8006a64:	68a3      	ldr	r3, [r4, #8]
 8006a66:	9201      	str	r2, [sp, #4]
 8006a68:	1e5a      	subs	r2, r3, #1
 8006a6a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006a6e:	bf81      	itttt	hi
 8006a70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006a74:	eb03 0905 	addhi.w	r9, r3, r5
 8006a78:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a7c:	60a3      	strhi	r3, [r4, #8]
 8006a7e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006a82:	bf98      	it	ls
 8006a84:	f04f 0900 	movls.w	r9, #0
 8006a88:	463d      	mov	r5, r7
 8006a8a:	f04f 0b00 	mov.w	fp, #0
 8006a8e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8006a92:	6023      	str	r3, [r4, #0]
 8006a94:	6831      	ldr	r1, [r6, #0]
 8006a96:	ab03      	add	r3, sp, #12
 8006a98:	2202      	movs	r2, #2
 8006a9a:	7809      	ldrb	r1, [r1, #0]
 8006a9c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006aa0:	f000 fa38 	bl	8006f14 <memchr>
 8006aa4:	b328      	cbz	r0, 8006af2 <_scanf_i+0xb6>
 8006aa6:	f1bb 0f01 	cmp.w	fp, #1
 8006aaa:	d159      	bne.n	8006b60 <_scanf_i+0x124>
 8006aac:	6862      	ldr	r2, [r4, #4]
 8006aae:	b92a      	cbnz	r2, 8006abc <_scanf_i+0x80>
 8006ab0:	2308      	movs	r3, #8
 8006ab2:	6822      	ldr	r2, [r4, #0]
 8006ab4:	6063      	str	r3, [r4, #4]
 8006ab6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aba:	6022      	str	r2, [r4, #0]
 8006abc:	6822      	ldr	r2, [r4, #0]
 8006abe:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8006ac2:	6022      	str	r2, [r4, #0]
 8006ac4:	68a2      	ldr	r2, [r4, #8]
 8006ac6:	1e51      	subs	r1, r2, #1
 8006ac8:	60a1      	str	r1, [r4, #8]
 8006aca:	b192      	cbz	r2, 8006af2 <_scanf_i+0xb6>
 8006acc:	6832      	ldr	r2, [r6, #0]
 8006ace:	1c51      	adds	r1, r2, #1
 8006ad0:	6031      	str	r1, [r6, #0]
 8006ad2:	7812      	ldrb	r2, [r2, #0]
 8006ad4:	f805 2b01 	strb.w	r2, [r5], #1
 8006ad8:	6872      	ldr	r2, [r6, #4]
 8006ada:	3a01      	subs	r2, #1
 8006adc:	2a00      	cmp	r2, #0
 8006ade:	6072      	str	r2, [r6, #4]
 8006ae0:	dc07      	bgt.n	8006af2 <_scanf_i+0xb6>
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4650      	mov	r0, sl
 8006ae6:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8006aea:	4790      	blx	r2
 8006aec:	2800      	cmp	r0, #0
 8006aee:	f040 8085 	bne.w	8006bfc <_scanf_i+0x1c0>
 8006af2:	f10b 0b01 	add.w	fp, fp, #1
 8006af6:	f1bb 0f03 	cmp.w	fp, #3
 8006afa:	d1cb      	bne.n	8006a94 <_scanf_i+0x58>
 8006afc:	6863      	ldr	r3, [r4, #4]
 8006afe:	b90b      	cbnz	r3, 8006b04 <_scanf_i+0xc8>
 8006b00:	230a      	movs	r3, #10
 8006b02:	6063      	str	r3, [r4, #4]
 8006b04:	6863      	ldr	r3, [r4, #4]
 8006b06:	4945      	ldr	r1, [pc, #276]	; (8006c1c <_scanf_i+0x1e0>)
 8006b08:	6960      	ldr	r0, [r4, #20]
 8006b0a:	1ac9      	subs	r1, r1, r3
 8006b0c:	f000 f888 	bl	8006c20 <__sccl>
 8006b10:	f04f 0b00 	mov.w	fp, #0
 8006b14:	68a3      	ldr	r3, [r4, #8]
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d03d      	beq.n	8006b98 <_scanf_i+0x15c>
 8006b1c:	6831      	ldr	r1, [r6, #0]
 8006b1e:	6960      	ldr	r0, [r4, #20]
 8006b20:	f891 c000 	ldrb.w	ip, [r1]
 8006b24:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d035      	beq.n	8006b98 <_scanf_i+0x15c>
 8006b2c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006b30:	d124      	bne.n	8006b7c <_scanf_i+0x140>
 8006b32:	0510      	lsls	r0, r2, #20
 8006b34:	d522      	bpl.n	8006b7c <_scanf_i+0x140>
 8006b36:	f10b 0b01 	add.w	fp, fp, #1
 8006b3a:	f1b9 0f00 	cmp.w	r9, #0
 8006b3e:	d003      	beq.n	8006b48 <_scanf_i+0x10c>
 8006b40:	3301      	adds	r3, #1
 8006b42:	f109 39ff 	add.w	r9, r9, #4294967295
 8006b46:	60a3      	str	r3, [r4, #8]
 8006b48:	6873      	ldr	r3, [r6, #4]
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	6073      	str	r3, [r6, #4]
 8006b50:	dd1b      	ble.n	8006b8a <_scanf_i+0x14e>
 8006b52:	6833      	ldr	r3, [r6, #0]
 8006b54:	3301      	adds	r3, #1
 8006b56:	6033      	str	r3, [r6, #0]
 8006b58:	68a3      	ldr	r3, [r4, #8]
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	60a3      	str	r3, [r4, #8]
 8006b5e:	e7d9      	b.n	8006b14 <_scanf_i+0xd8>
 8006b60:	f1bb 0f02 	cmp.w	fp, #2
 8006b64:	d1ae      	bne.n	8006ac4 <_scanf_i+0x88>
 8006b66:	6822      	ldr	r2, [r4, #0]
 8006b68:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8006b6c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006b70:	d1bf      	bne.n	8006af2 <_scanf_i+0xb6>
 8006b72:	2310      	movs	r3, #16
 8006b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b78:	6063      	str	r3, [r4, #4]
 8006b7a:	e7a2      	b.n	8006ac2 <_scanf_i+0x86>
 8006b7c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8006b80:	6022      	str	r2, [r4, #0]
 8006b82:	780b      	ldrb	r3, [r1, #0]
 8006b84:	f805 3b01 	strb.w	r3, [r5], #1
 8006b88:	e7de      	b.n	8006b48 <_scanf_i+0x10c>
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	4650      	mov	r0, sl
 8006b8e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b92:	4798      	blx	r3
 8006b94:	2800      	cmp	r0, #0
 8006b96:	d0df      	beq.n	8006b58 <_scanf_i+0x11c>
 8006b98:	6823      	ldr	r3, [r4, #0]
 8006b9a:	05d9      	lsls	r1, r3, #23
 8006b9c:	d50d      	bpl.n	8006bba <_scanf_i+0x17e>
 8006b9e:	42bd      	cmp	r5, r7
 8006ba0:	d909      	bls.n	8006bb6 <_scanf_i+0x17a>
 8006ba2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006ba6:	4632      	mov	r2, r6
 8006ba8:	4650      	mov	r0, sl
 8006baa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bae:	f105 39ff 	add.w	r9, r5, #4294967295
 8006bb2:	4798      	blx	r3
 8006bb4:	464d      	mov	r5, r9
 8006bb6:	42bd      	cmp	r5, r7
 8006bb8:	d028      	beq.n	8006c0c <_scanf_i+0x1d0>
 8006bba:	6822      	ldr	r2, [r4, #0]
 8006bbc:	f012 0210 	ands.w	r2, r2, #16
 8006bc0:	d113      	bne.n	8006bea <_scanf_i+0x1ae>
 8006bc2:	702a      	strb	r2, [r5, #0]
 8006bc4:	4639      	mov	r1, r7
 8006bc6:	6863      	ldr	r3, [r4, #4]
 8006bc8:	4650      	mov	r0, sl
 8006bca:	9e01      	ldr	r6, [sp, #4]
 8006bcc:	47b0      	blx	r6
 8006bce:	f8d8 3000 	ldr.w	r3, [r8]
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	1d1a      	adds	r2, r3, #4
 8006bd6:	f8c8 2000 	str.w	r2, [r8]
 8006bda:	f011 0f20 	tst.w	r1, #32
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	d00f      	beq.n	8006c02 <_scanf_i+0x1c6>
 8006be2:	6018      	str	r0, [r3, #0]
 8006be4:	68e3      	ldr	r3, [r4, #12]
 8006be6:	3301      	adds	r3, #1
 8006be8:	60e3      	str	r3, [r4, #12]
 8006bea:	2000      	movs	r0, #0
 8006bec:	1bed      	subs	r5, r5, r7
 8006bee:	44ab      	add	fp, r5
 8006bf0:	6925      	ldr	r5, [r4, #16]
 8006bf2:	445d      	add	r5, fp
 8006bf4:	6125      	str	r5, [r4, #16]
 8006bf6:	b007      	add	sp, #28
 8006bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bfc:	f04f 0b00 	mov.w	fp, #0
 8006c00:	e7ca      	b.n	8006b98 <_scanf_i+0x15c>
 8006c02:	07ca      	lsls	r2, r1, #31
 8006c04:	bf4c      	ite	mi
 8006c06:	8018      	strhmi	r0, [r3, #0]
 8006c08:	6018      	strpl	r0, [r3, #0]
 8006c0a:	e7eb      	b.n	8006be4 <_scanf_i+0x1a8>
 8006c0c:	2001      	movs	r0, #1
 8006c0e:	e7f2      	b.n	8006bf6 <_scanf_i+0x1ba>
 8006c10:	08007368 	.word	0x08007368
 8006c14:	08006e9d 	.word	0x08006e9d
 8006c18:	08006da1 	.word	0x08006da1
 8006c1c:	0800763e 	.word	0x0800763e

08006c20 <__sccl>:
 8006c20:	b570      	push	{r4, r5, r6, lr}
 8006c22:	780b      	ldrb	r3, [r1, #0]
 8006c24:	4604      	mov	r4, r0
 8006c26:	2b5e      	cmp	r3, #94	; 0x5e
 8006c28:	bf13      	iteet	ne
 8006c2a:	2200      	movne	r2, #0
 8006c2c:	2201      	moveq	r2, #1
 8006c2e:	784b      	ldrbeq	r3, [r1, #1]
 8006c30:	1c48      	addne	r0, r1, #1
 8006c32:	bf08      	it	eq
 8006c34:	1c88      	addeq	r0, r1, #2
 8006c36:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8006c3a:	1e61      	subs	r1, r4, #1
 8006c3c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8006c40:	42a9      	cmp	r1, r5
 8006c42:	d1fb      	bne.n	8006c3c <__sccl+0x1c>
 8006c44:	b90b      	cbnz	r3, 8006c4a <__sccl+0x2a>
 8006c46:	3801      	subs	r0, #1
 8006c48:	bd70      	pop	{r4, r5, r6, pc}
 8006c4a:	f082 0101 	eor.w	r1, r2, #1
 8006c4e:	54e1      	strb	r1, [r4, r3]
 8006c50:	1c42      	adds	r2, r0, #1
 8006c52:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8006c56:	4610      	mov	r0, r2
 8006c58:	2d2d      	cmp	r5, #45	; 0x2d
 8006c5a:	f102 36ff 	add.w	r6, r2, #4294967295
 8006c5e:	d006      	beq.n	8006c6e <__sccl+0x4e>
 8006c60:	2d5d      	cmp	r5, #93	; 0x5d
 8006c62:	d0f1      	beq.n	8006c48 <__sccl+0x28>
 8006c64:	b90d      	cbnz	r5, 8006c6a <__sccl+0x4a>
 8006c66:	4630      	mov	r0, r6
 8006c68:	e7ee      	b.n	8006c48 <__sccl+0x28>
 8006c6a:	462b      	mov	r3, r5
 8006c6c:	e7ef      	b.n	8006c4e <__sccl+0x2e>
 8006c6e:	7816      	ldrb	r6, [r2, #0]
 8006c70:	2e5d      	cmp	r6, #93	; 0x5d
 8006c72:	d0fa      	beq.n	8006c6a <__sccl+0x4a>
 8006c74:	42b3      	cmp	r3, r6
 8006c76:	dcf8      	bgt.n	8006c6a <__sccl+0x4a>
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3001      	adds	r0, #1
 8006c7c:	4286      	cmp	r6, r0
 8006c7e:	5421      	strb	r1, [r4, r0]
 8006c80:	dcfb      	bgt.n	8006c7a <__sccl+0x5a>
 8006c82:	43d8      	mvns	r0, r3
 8006c84:	4430      	add	r0, r6
 8006c86:	42b3      	cmp	r3, r6
 8006c88:	bfa8      	it	ge
 8006c8a:	2000      	movge	r0, #0
 8006c8c:	1c5d      	adds	r5, r3, #1
 8006c8e:	182b      	adds	r3, r5, r0
 8006c90:	3202      	adds	r2, #2
 8006c92:	e7de      	b.n	8006c52 <__sccl+0x32>

08006c94 <_strtol_l.isra.0>:
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c9a:	4686      	mov	lr, r0
 8006c9c:	d001      	beq.n	8006ca2 <_strtol_l.isra.0+0xe>
 8006c9e:	2b24      	cmp	r3, #36	; 0x24
 8006ca0:	d906      	bls.n	8006cb0 <_strtol_l.isra.0+0x1c>
 8006ca2:	f7ff f8e3 	bl	8005e6c <__errno>
 8006ca6:	2316      	movs	r3, #22
 8006ca8:	6003      	str	r3, [r0, #0]
 8006caa:	2000      	movs	r0, #0
 8006cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb0:	468c      	mov	ip, r1
 8006cb2:	4e3a      	ldr	r6, [pc, #232]	; (8006d9c <_strtol_l.isra.0+0x108>)
 8006cb4:	4660      	mov	r0, ip
 8006cb6:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006cba:	5da5      	ldrb	r5, [r4, r6]
 8006cbc:	f015 0508 	ands.w	r5, r5, #8
 8006cc0:	d1f8      	bne.n	8006cb4 <_strtol_l.isra.0+0x20>
 8006cc2:	2c2d      	cmp	r4, #45	; 0x2d
 8006cc4:	d133      	bne.n	8006d2e <_strtol_l.isra.0+0x9a>
 8006cc6:	f04f 0801 	mov.w	r8, #1
 8006cca:	f89c 4000 	ldrb.w	r4, [ip]
 8006cce:	f100 0c02 	add.w	ip, r0, #2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d05d      	beq.n	8006d92 <_strtol_l.isra.0+0xfe>
 8006cd6:	2b10      	cmp	r3, #16
 8006cd8:	d10c      	bne.n	8006cf4 <_strtol_l.isra.0+0x60>
 8006cda:	2c30      	cmp	r4, #48	; 0x30
 8006cdc:	d10a      	bne.n	8006cf4 <_strtol_l.isra.0+0x60>
 8006cde:	f89c 0000 	ldrb.w	r0, [ip]
 8006ce2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006ce6:	2858      	cmp	r0, #88	; 0x58
 8006ce8:	d14e      	bne.n	8006d88 <_strtol_l.isra.0+0xf4>
 8006cea:	2310      	movs	r3, #16
 8006cec:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8006cf0:	f10c 0c02 	add.w	ip, ip, #2
 8006cf4:	2500      	movs	r5, #0
 8006cf6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8006cfa:	3f01      	subs	r7, #1
 8006cfc:	fbb7 f9f3 	udiv	r9, r7, r3
 8006d00:	4628      	mov	r0, r5
 8006d02:	fb03 7a19 	mls	sl, r3, r9, r7
 8006d06:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8006d0a:	2e09      	cmp	r6, #9
 8006d0c:	d818      	bhi.n	8006d40 <_strtol_l.isra.0+0xac>
 8006d0e:	4634      	mov	r4, r6
 8006d10:	42a3      	cmp	r3, r4
 8006d12:	dd24      	ble.n	8006d5e <_strtol_l.isra.0+0xca>
 8006d14:	2d00      	cmp	r5, #0
 8006d16:	db1f      	blt.n	8006d58 <_strtol_l.isra.0+0xc4>
 8006d18:	4581      	cmp	r9, r0
 8006d1a:	d31d      	bcc.n	8006d58 <_strtol_l.isra.0+0xc4>
 8006d1c:	d101      	bne.n	8006d22 <_strtol_l.isra.0+0x8e>
 8006d1e:	45a2      	cmp	sl, r4
 8006d20:	db1a      	blt.n	8006d58 <_strtol_l.isra.0+0xc4>
 8006d22:	2501      	movs	r5, #1
 8006d24:	fb00 4003 	mla	r0, r0, r3, r4
 8006d28:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006d2c:	e7eb      	b.n	8006d06 <_strtol_l.isra.0+0x72>
 8006d2e:	2c2b      	cmp	r4, #43	; 0x2b
 8006d30:	bf08      	it	eq
 8006d32:	f89c 4000 	ldrbeq.w	r4, [ip]
 8006d36:	46a8      	mov	r8, r5
 8006d38:	bf08      	it	eq
 8006d3a:	f100 0c02 	addeq.w	ip, r0, #2
 8006d3e:	e7c8      	b.n	8006cd2 <_strtol_l.isra.0+0x3e>
 8006d40:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8006d44:	2e19      	cmp	r6, #25
 8006d46:	d801      	bhi.n	8006d4c <_strtol_l.isra.0+0xb8>
 8006d48:	3c37      	subs	r4, #55	; 0x37
 8006d4a:	e7e1      	b.n	8006d10 <_strtol_l.isra.0+0x7c>
 8006d4c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8006d50:	2e19      	cmp	r6, #25
 8006d52:	d804      	bhi.n	8006d5e <_strtol_l.isra.0+0xca>
 8006d54:	3c57      	subs	r4, #87	; 0x57
 8006d56:	e7db      	b.n	8006d10 <_strtol_l.isra.0+0x7c>
 8006d58:	f04f 35ff 	mov.w	r5, #4294967295
 8006d5c:	e7e4      	b.n	8006d28 <_strtol_l.isra.0+0x94>
 8006d5e:	2d00      	cmp	r5, #0
 8006d60:	da08      	bge.n	8006d74 <_strtol_l.isra.0+0xe0>
 8006d62:	2322      	movs	r3, #34	; 0x22
 8006d64:	4638      	mov	r0, r7
 8006d66:	f8ce 3000 	str.w	r3, [lr]
 8006d6a:	2a00      	cmp	r2, #0
 8006d6c:	d09e      	beq.n	8006cac <_strtol_l.isra.0+0x18>
 8006d6e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006d72:	e007      	b.n	8006d84 <_strtol_l.isra.0+0xf0>
 8006d74:	f1b8 0f00 	cmp.w	r8, #0
 8006d78:	d000      	beq.n	8006d7c <_strtol_l.isra.0+0xe8>
 8006d7a:	4240      	negs	r0, r0
 8006d7c:	2a00      	cmp	r2, #0
 8006d7e:	d095      	beq.n	8006cac <_strtol_l.isra.0+0x18>
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	d1f4      	bne.n	8006d6e <_strtol_l.isra.0+0xda>
 8006d84:	6011      	str	r1, [r2, #0]
 8006d86:	e791      	b.n	8006cac <_strtol_l.isra.0+0x18>
 8006d88:	2430      	movs	r4, #48	; 0x30
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d1b2      	bne.n	8006cf4 <_strtol_l.isra.0+0x60>
 8006d8e:	2308      	movs	r3, #8
 8006d90:	e7b0      	b.n	8006cf4 <_strtol_l.isra.0+0x60>
 8006d92:	2c30      	cmp	r4, #48	; 0x30
 8006d94:	d0a3      	beq.n	8006cde <_strtol_l.isra.0+0x4a>
 8006d96:	230a      	movs	r3, #10
 8006d98:	e7ac      	b.n	8006cf4 <_strtol_l.isra.0+0x60>
 8006d9a:	bf00      	nop
 8006d9c:	08007641 	.word	0x08007641

08006da0 <_strtol_r>:
 8006da0:	f7ff bf78 	b.w	8006c94 <_strtol_l.isra.0>

08006da4 <_strtoul_l.isra.0>:
 8006da4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006da8:	468c      	mov	ip, r1
 8006daa:	4686      	mov	lr, r0
 8006dac:	4e3a      	ldr	r6, [pc, #232]	; (8006e98 <_strtoul_l.isra.0+0xf4>)
 8006dae:	4660      	mov	r0, ip
 8006db0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006db4:	5da5      	ldrb	r5, [r4, r6]
 8006db6:	f015 0508 	ands.w	r5, r5, #8
 8006dba:	d1f8      	bne.n	8006dae <_strtoul_l.isra.0+0xa>
 8006dbc:	2c2d      	cmp	r4, #45	; 0x2d
 8006dbe:	d134      	bne.n	8006e2a <_strtoul_l.isra.0+0x86>
 8006dc0:	f04f 0801 	mov.w	r8, #1
 8006dc4:	f89c 4000 	ldrb.w	r4, [ip]
 8006dc8:	f100 0c02 	add.w	ip, r0, #2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d05e      	beq.n	8006e8e <_strtoul_l.isra.0+0xea>
 8006dd0:	2b10      	cmp	r3, #16
 8006dd2:	d10c      	bne.n	8006dee <_strtoul_l.isra.0+0x4a>
 8006dd4:	2c30      	cmp	r4, #48	; 0x30
 8006dd6:	d10a      	bne.n	8006dee <_strtoul_l.isra.0+0x4a>
 8006dd8:	f89c 0000 	ldrb.w	r0, [ip]
 8006ddc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006de0:	2858      	cmp	r0, #88	; 0x58
 8006de2:	d14f      	bne.n	8006e84 <_strtoul_l.isra.0+0xe0>
 8006de4:	2310      	movs	r3, #16
 8006de6:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8006dea:	f10c 0c02 	add.w	ip, ip, #2
 8006dee:	f04f 37ff 	mov.w	r7, #4294967295
 8006df2:	fbb7 f7f3 	udiv	r7, r7, r3
 8006df6:	2500      	movs	r5, #0
 8006df8:	fb03 f907 	mul.w	r9, r3, r7
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	ea6f 0909 	mvn.w	r9, r9
 8006e02:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8006e06:	2e09      	cmp	r6, #9
 8006e08:	d818      	bhi.n	8006e3c <_strtoul_l.isra.0+0x98>
 8006e0a:	4634      	mov	r4, r6
 8006e0c:	42a3      	cmp	r3, r4
 8006e0e:	dd24      	ble.n	8006e5a <_strtoul_l.isra.0+0xb6>
 8006e10:	2d00      	cmp	r5, #0
 8006e12:	db1f      	blt.n	8006e54 <_strtoul_l.isra.0+0xb0>
 8006e14:	4287      	cmp	r7, r0
 8006e16:	d31d      	bcc.n	8006e54 <_strtoul_l.isra.0+0xb0>
 8006e18:	d101      	bne.n	8006e1e <_strtoul_l.isra.0+0x7a>
 8006e1a:	45a1      	cmp	r9, r4
 8006e1c:	db1a      	blt.n	8006e54 <_strtoul_l.isra.0+0xb0>
 8006e1e:	2501      	movs	r5, #1
 8006e20:	fb00 4003 	mla	r0, r0, r3, r4
 8006e24:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006e28:	e7eb      	b.n	8006e02 <_strtoul_l.isra.0+0x5e>
 8006e2a:	2c2b      	cmp	r4, #43	; 0x2b
 8006e2c:	bf08      	it	eq
 8006e2e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8006e32:	46a8      	mov	r8, r5
 8006e34:	bf08      	it	eq
 8006e36:	f100 0c02 	addeq.w	ip, r0, #2
 8006e3a:	e7c7      	b.n	8006dcc <_strtoul_l.isra.0+0x28>
 8006e3c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8006e40:	2e19      	cmp	r6, #25
 8006e42:	d801      	bhi.n	8006e48 <_strtoul_l.isra.0+0xa4>
 8006e44:	3c37      	subs	r4, #55	; 0x37
 8006e46:	e7e1      	b.n	8006e0c <_strtoul_l.isra.0+0x68>
 8006e48:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8006e4c:	2e19      	cmp	r6, #25
 8006e4e:	d804      	bhi.n	8006e5a <_strtoul_l.isra.0+0xb6>
 8006e50:	3c57      	subs	r4, #87	; 0x57
 8006e52:	e7db      	b.n	8006e0c <_strtoul_l.isra.0+0x68>
 8006e54:	f04f 35ff 	mov.w	r5, #4294967295
 8006e58:	e7e4      	b.n	8006e24 <_strtoul_l.isra.0+0x80>
 8006e5a:	2d00      	cmp	r5, #0
 8006e5c:	da07      	bge.n	8006e6e <_strtoul_l.isra.0+0xca>
 8006e5e:	2322      	movs	r3, #34	; 0x22
 8006e60:	f04f 30ff 	mov.w	r0, #4294967295
 8006e64:	f8ce 3000 	str.w	r3, [lr]
 8006e68:	b942      	cbnz	r2, 8006e7c <_strtoul_l.isra.0+0xd8>
 8006e6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e6e:	f1b8 0f00 	cmp.w	r8, #0
 8006e72:	d000      	beq.n	8006e76 <_strtoul_l.isra.0+0xd2>
 8006e74:	4240      	negs	r0, r0
 8006e76:	2a00      	cmp	r2, #0
 8006e78:	d0f7      	beq.n	8006e6a <_strtoul_l.isra.0+0xc6>
 8006e7a:	b10d      	cbz	r5, 8006e80 <_strtoul_l.isra.0+0xdc>
 8006e7c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006e80:	6011      	str	r1, [r2, #0]
 8006e82:	e7f2      	b.n	8006e6a <_strtoul_l.isra.0+0xc6>
 8006e84:	2430      	movs	r4, #48	; 0x30
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1b1      	bne.n	8006dee <_strtoul_l.isra.0+0x4a>
 8006e8a:	2308      	movs	r3, #8
 8006e8c:	e7af      	b.n	8006dee <_strtoul_l.isra.0+0x4a>
 8006e8e:	2c30      	cmp	r4, #48	; 0x30
 8006e90:	d0a2      	beq.n	8006dd8 <_strtoul_l.isra.0+0x34>
 8006e92:	230a      	movs	r3, #10
 8006e94:	e7ab      	b.n	8006dee <_strtoul_l.isra.0+0x4a>
 8006e96:	bf00      	nop
 8006e98:	08007641 	.word	0x08007641

08006e9c <_strtoul_r>:
 8006e9c:	f7ff bf82 	b.w	8006da4 <_strtoul_l.isra.0>

08006ea0 <__submore>:
 8006ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea4:	460c      	mov	r4, r1
 8006ea6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006ea8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eac:	4299      	cmp	r1, r3
 8006eae:	d11b      	bne.n	8006ee8 <__submore+0x48>
 8006eb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006eb4:	f000 f8b0 	bl	8007018 <_malloc_r>
 8006eb8:	b918      	cbnz	r0, 8006ec2 <__submore+0x22>
 8006eba:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ec6:	63a3      	str	r3, [r4, #56]	; 0x38
 8006ec8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006ecc:	6360      	str	r0, [r4, #52]	; 0x34
 8006ece:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8006ed2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006ed6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006eda:	7043      	strb	r3, [r0, #1]
 8006edc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006ee0:	7003      	strb	r3, [r0, #0]
 8006ee2:	6020      	str	r0, [r4, #0]
 8006ee4:	2000      	movs	r0, #0
 8006ee6:	e7ea      	b.n	8006ebe <__submore+0x1e>
 8006ee8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8006eea:	0077      	lsls	r7, r6, #1
 8006eec:	463a      	mov	r2, r7
 8006eee:	f000 f8ed 	bl	80070cc <_realloc_r>
 8006ef2:	4605      	mov	r5, r0
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d0e0      	beq.n	8006eba <__submore+0x1a>
 8006ef8:	eb00 0806 	add.w	r8, r0, r6
 8006efc:	4601      	mov	r1, r0
 8006efe:	4632      	mov	r2, r6
 8006f00:	4640      	mov	r0, r8
 8006f02:	f000 f815 	bl	8006f30 <memcpy>
 8006f06:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8006f0a:	f8c4 8000 	str.w	r8, [r4]
 8006f0e:	e7e9      	b.n	8006ee4 <__submore+0x44>

08006f10 <__retarget_lock_acquire_recursive>:
 8006f10:	4770      	bx	lr

08006f12 <__retarget_lock_release_recursive>:
 8006f12:	4770      	bx	lr

08006f14 <memchr>:
 8006f14:	4603      	mov	r3, r0
 8006f16:	b510      	push	{r4, lr}
 8006f18:	b2c9      	uxtb	r1, r1
 8006f1a:	4402      	add	r2, r0
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	4618      	mov	r0, r3
 8006f20:	d101      	bne.n	8006f26 <memchr+0x12>
 8006f22:	2000      	movs	r0, #0
 8006f24:	e003      	b.n	8006f2e <memchr+0x1a>
 8006f26:	7804      	ldrb	r4, [r0, #0]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	428c      	cmp	r4, r1
 8006f2c:	d1f6      	bne.n	8006f1c <memchr+0x8>
 8006f2e:	bd10      	pop	{r4, pc}

08006f30 <memcpy>:
 8006f30:	440a      	add	r2, r1
 8006f32:	4291      	cmp	r1, r2
 8006f34:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f38:	d100      	bne.n	8006f3c <memcpy+0xc>
 8006f3a:	4770      	bx	lr
 8006f3c:	b510      	push	{r4, lr}
 8006f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f42:	4291      	cmp	r1, r2
 8006f44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f48:	d1f9      	bne.n	8006f3e <memcpy+0xe>
 8006f4a:	bd10      	pop	{r4, pc}

08006f4c <memmove>:
 8006f4c:	4288      	cmp	r0, r1
 8006f4e:	b510      	push	{r4, lr}
 8006f50:	eb01 0402 	add.w	r4, r1, r2
 8006f54:	d902      	bls.n	8006f5c <memmove+0x10>
 8006f56:	4284      	cmp	r4, r0
 8006f58:	4623      	mov	r3, r4
 8006f5a:	d807      	bhi.n	8006f6c <memmove+0x20>
 8006f5c:	1e43      	subs	r3, r0, #1
 8006f5e:	42a1      	cmp	r1, r4
 8006f60:	d008      	beq.n	8006f74 <memmove+0x28>
 8006f62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f6a:	e7f8      	b.n	8006f5e <memmove+0x12>
 8006f6c:	4601      	mov	r1, r0
 8006f6e:	4402      	add	r2, r0
 8006f70:	428a      	cmp	r2, r1
 8006f72:	d100      	bne.n	8006f76 <memmove+0x2a>
 8006f74:	bd10      	pop	{r4, pc}
 8006f76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f7e:	e7f7      	b.n	8006f70 <memmove+0x24>

08006f80 <_free_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	4605      	mov	r5, r0
 8006f84:	2900      	cmp	r1, #0
 8006f86:	d043      	beq.n	8007010 <_free_r+0x90>
 8006f88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f8c:	1f0c      	subs	r4, r1, #4
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	bfb8      	it	lt
 8006f92:	18e4      	addlt	r4, r4, r3
 8006f94:	f000 f8d0 	bl	8007138 <__malloc_lock>
 8006f98:	4a1e      	ldr	r2, [pc, #120]	; (8007014 <_free_r+0x94>)
 8006f9a:	6813      	ldr	r3, [r2, #0]
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	b933      	cbnz	r3, 8006fae <_free_r+0x2e>
 8006fa0:	6063      	str	r3, [r4, #4]
 8006fa2:	6014      	str	r4, [r2, #0]
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006faa:	f000 b8cb 	b.w	8007144 <__malloc_unlock>
 8006fae:	42a3      	cmp	r3, r4
 8006fb0:	d90a      	bls.n	8006fc8 <_free_r+0x48>
 8006fb2:	6821      	ldr	r1, [r4, #0]
 8006fb4:	1862      	adds	r2, r4, r1
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	bf01      	itttt	eq
 8006fba:	681a      	ldreq	r2, [r3, #0]
 8006fbc:	685b      	ldreq	r3, [r3, #4]
 8006fbe:	1852      	addeq	r2, r2, r1
 8006fc0:	6022      	streq	r2, [r4, #0]
 8006fc2:	6063      	str	r3, [r4, #4]
 8006fc4:	6004      	str	r4, [r0, #0]
 8006fc6:	e7ed      	b.n	8006fa4 <_free_r+0x24>
 8006fc8:	461a      	mov	r2, r3
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	b10b      	cbz	r3, 8006fd2 <_free_r+0x52>
 8006fce:	42a3      	cmp	r3, r4
 8006fd0:	d9fa      	bls.n	8006fc8 <_free_r+0x48>
 8006fd2:	6811      	ldr	r1, [r2, #0]
 8006fd4:	1850      	adds	r0, r2, r1
 8006fd6:	42a0      	cmp	r0, r4
 8006fd8:	d10b      	bne.n	8006ff2 <_free_r+0x72>
 8006fda:	6820      	ldr	r0, [r4, #0]
 8006fdc:	4401      	add	r1, r0
 8006fde:	1850      	adds	r0, r2, r1
 8006fe0:	4283      	cmp	r3, r0
 8006fe2:	6011      	str	r1, [r2, #0]
 8006fe4:	d1de      	bne.n	8006fa4 <_free_r+0x24>
 8006fe6:	6818      	ldr	r0, [r3, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	4401      	add	r1, r0
 8006fec:	6011      	str	r1, [r2, #0]
 8006fee:	6053      	str	r3, [r2, #4]
 8006ff0:	e7d8      	b.n	8006fa4 <_free_r+0x24>
 8006ff2:	d902      	bls.n	8006ffa <_free_r+0x7a>
 8006ff4:	230c      	movs	r3, #12
 8006ff6:	602b      	str	r3, [r5, #0]
 8006ff8:	e7d4      	b.n	8006fa4 <_free_r+0x24>
 8006ffa:	6820      	ldr	r0, [r4, #0]
 8006ffc:	1821      	adds	r1, r4, r0
 8006ffe:	428b      	cmp	r3, r1
 8007000:	bf01      	itttt	eq
 8007002:	6819      	ldreq	r1, [r3, #0]
 8007004:	685b      	ldreq	r3, [r3, #4]
 8007006:	1809      	addeq	r1, r1, r0
 8007008:	6021      	streq	r1, [r4, #0]
 800700a:	6063      	str	r3, [r4, #4]
 800700c:	6054      	str	r4, [r2, #4]
 800700e:	e7c9      	b.n	8006fa4 <_free_r+0x24>
 8007010:	bd38      	pop	{r3, r4, r5, pc}
 8007012:	bf00      	nop
 8007014:	200000e8 	.word	0x200000e8

08007018 <_malloc_r>:
 8007018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701a:	1ccd      	adds	r5, r1, #3
 800701c:	f025 0503 	bic.w	r5, r5, #3
 8007020:	3508      	adds	r5, #8
 8007022:	2d0c      	cmp	r5, #12
 8007024:	bf38      	it	cc
 8007026:	250c      	movcc	r5, #12
 8007028:	2d00      	cmp	r5, #0
 800702a:	4606      	mov	r6, r0
 800702c:	db01      	blt.n	8007032 <_malloc_r+0x1a>
 800702e:	42a9      	cmp	r1, r5
 8007030:	d903      	bls.n	800703a <_malloc_r+0x22>
 8007032:	230c      	movs	r3, #12
 8007034:	6033      	str	r3, [r6, #0]
 8007036:	2000      	movs	r0, #0
 8007038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800703a:	f000 f87d 	bl	8007138 <__malloc_lock>
 800703e:	4921      	ldr	r1, [pc, #132]	; (80070c4 <_malloc_r+0xac>)
 8007040:	680a      	ldr	r2, [r1, #0]
 8007042:	4614      	mov	r4, r2
 8007044:	b99c      	cbnz	r4, 800706e <_malloc_r+0x56>
 8007046:	4f20      	ldr	r7, [pc, #128]	; (80070c8 <_malloc_r+0xb0>)
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	b923      	cbnz	r3, 8007056 <_malloc_r+0x3e>
 800704c:	4621      	mov	r1, r4
 800704e:	4630      	mov	r0, r6
 8007050:	f000 f862 	bl	8007118 <_sbrk_r>
 8007054:	6038      	str	r0, [r7, #0]
 8007056:	4629      	mov	r1, r5
 8007058:	4630      	mov	r0, r6
 800705a:	f000 f85d 	bl	8007118 <_sbrk_r>
 800705e:	1c43      	adds	r3, r0, #1
 8007060:	d123      	bne.n	80070aa <_malloc_r+0x92>
 8007062:	230c      	movs	r3, #12
 8007064:	4630      	mov	r0, r6
 8007066:	6033      	str	r3, [r6, #0]
 8007068:	f000 f86c 	bl	8007144 <__malloc_unlock>
 800706c:	e7e3      	b.n	8007036 <_malloc_r+0x1e>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	1b5b      	subs	r3, r3, r5
 8007072:	d417      	bmi.n	80070a4 <_malloc_r+0x8c>
 8007074:	2b0b      	cmp	r3, #11
 8007076:	d903      	bls.n	8007080 <_malloc_r+0x68>
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	441c      	add	r4, r3
 800707c:	6025      	str	r5, [r4, #0]
 800707e:	e004      	b.n	800708a <_malloc_r+0x72>
 8007080:	6863      	ldr	r3, [r4, #4]
 8007082:	42a2      	cmp	r2, r4
 8007084:	bf0c      	ite	eq
 8007086:	600b      	streq	r3, [r1, #0]
 8007088:	6053      	strne	r3, [r2, #4]
 800708a:	4630      	mov	r0, r6
 800708c:	f000 f85a 	bl	8007144 <__malloc_unlock>
 8007090:	f104 000b 	add.w	r0, r4, #11
 8007094:	1d23      	adds	r3, r4, #4
 8007096:	f020 0007 	bic.w	r0, r0, #7
 800709a:	1ac2      	subs	r2, r0, r3
 800709c:	d0cc      	beq.n	8007038 <_malloc_r+0x20>
 800709e:	1a1b      	subs	r3, r3, r0
 80070a0:	50a3      	str	r3, [r4, r2]
 80070a2:	e7c9      	b.n	8007038 <_malloc_r+0x20>
 80070a4:	4622      	mov	r2, r4
 80070a6:	6864      	ldr	r4, [r4, #4]
 80070a8:	e7cc      	b.n	8007044 <_malloc_r+0x2c>
 80070aa:	1cc4      	adds	r4, r0, #3
 80070ac:	f024 0403 	bic.w	r4, r4, #3
 80070b0:	42a0      	cmp	r0, r4
 80070b2:	d0e3      	beq.n	800707c <_malloc_r+0x64>
 80070b4:	1a21      	subs	r1, r4, r0
 80070b6:	4630      	mov	r0, r6
 80070b8:	f000 f82e 	bl	8007118 <_sbrk_r>
 80070bc:	3001      	adds	r0, #1
 80070be:	d1dd      	bne.n	800707c <_malloc_r+0x64>
 80070c0:	e7cf      	b.n	8007062 <_malloc_r+0x4a>
 80070c2:	bf00      	nop
 80070c4:	200000e8 	.word	0x200000e8
 80070c8:	200000ec 	.word	0x200000ec

080070cc <_realloc_r>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	4607      	mov	r7, r0
 80070d0:	4614      	mov	r4, r2
 80070d2:	460e      	mov	r6, r1
 80070d4:	b921      	cbnz	r1, 80070e0 <_realloc_r+0x14>
 80070d6:	4611      	mov	r1, r2
 80070d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80070dc:	f7ff bf9c 	b.w	8007018 <_malloc_r>
 80070e0:	b922      	cbnz	r2, 80070ec <_realloc_r+0x20>
 80070e2:	f7ff ff4d 	bl	8006f80 <_free_r>
 80070e6:	4625      	mov	r5, r4
 80070e8:	4628      	mov	r0, r5
 80070ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070ec:	f000 f830 	bl	8007150 <_malloc_usable_size_r>
 80070f0:	42a0      	cmp	r0, r4
 80070f2:	d20f      	bcs.n	8007114 <_realloc_r+0x48>
 80070f4:	4621      	mov	r1, r4
 80070f6:	4638      	mov	r0, r7
 80070f8:	f7ff ff8e 	bl	8007018 <_malloc_r>
 80070fc:	4605      	mov	r5, r0
 80070fe:	2800      	cmp	r0, #0
 8007100:	d0f2      	beq.n	80070e8 <_realloc_r+0x1c>
 8007102:	4631      	mov	r1, r6
 8007104:	4622      	mov	r2, r4
 8007106:	f7ff ff13 	bl	8006f30 <memcpy>
 800710a:	4631      	mov	r1, r6
 800710c:	4638      	mov	r0, r7
 800710e:	f7ff ff37 	bl	8006f80 <_free_r>
 8007112:	e7e9      	b.n	80070e8 <_realloc_r+0x1c>
 8007114:	4635      	mov	r5, r6
 8007116:	e7e7      	b.n	80070e8 <_realloc_r+0x1c>

08007118 <_sbrk_r>:
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	2300      	movs	r3, #0
 800711c:	4d05      	ldr	r5, [pc, #20]	; (8007134 <_sbrk_r+0x1c>)
 800711e:	4604      	mov	r4, r0
 8007120:	4608      	mov	r0, r1
 8007122:	602b      	str	r3, [r5, #0]
 8007124:	f7fa f9c8 	bl	80014b8 <_sbrk>
 8007128:	1c43      	adds	r3, r0, #1
 800712a:	d102      	bne.n	8007132 <_sbrk_r+0x1a>
 800712c:	682b      	ldr	r3, [r5, #0]
 800712e:	b103      	cbz	r3, 8007132 <_sbrk_r+0x1a>
 8007130:	6023      	str	r3, [r4, #0]
 8007132:	bd38      	pop	{r3, r4, r5, pc}
 8007134:	20000268 	.word	0x20000268

08007138 <__malloc_lock>:
 8007138:	4801      	ldr	r0, [pc, #4]	; (8007140 <__malloc_lock+0x8>)
 800713a:	f7ff bee9 	b.w	8006f10 <__retarget_lock_acquire_recursive>
 800713e:	bf00      	nop
 8007140:	20000270 	.word	0x20000270

08007144 <__malloc_unlock>:
 8007144:	4801      	ldr	r0, [pc, #4]	; (800714c <__malloc_unlock+0x8>)
 8007146:	f7ff bee4 	b.w	8006f12 <__retarget_lock_release_recursive>
 800714a:	bf00      	nop
 800714c:	20000270 	.word	0x20000270

08007150 <_malloc_usable_size_r>:
 8007150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007154:	1f18      	subs	r0, r3, #4
 8007156:	2b00      	cmp	r3, #0
 8007158:	bfbc      	itt	lt
 800715a:	580b      	ldrlt	r3, [r1, r0]
 800715c:	18c0      	addlt	r0, r0, r3
 800715e:	4770      	bx	lr

08007160 <_init>:
 8007160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007162:	bf00      	nop
 8007164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007166:	bc08      	pop	{r3}
 8007168:	469e      	mov	lr, r3
 800716a:	4770      	bx	lr

0800716c <_fini>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	bf00      	nop
 8007170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007172:	bc08      	pop	{r3}
 8007174:	469e      	mov	lr, r3
 8007176:	4770      	bx	lr
