INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:51:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 buffer25/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer38/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.495ns (18.683%)  route 6.507ns (81.317%))
  Logic Levels:           19  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1277, unset)         0.508     0.508    buffer25/clk
                         FDRE                                         r  buffer25/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer25/dataReg_reg[2]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer25/control/Memory_reg[0][5][2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer25/control/transmitValue_i_7__7/O
                         net (fo=3, unplaced)         0.723     2.020    buffer25/control/buffer137_outs[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.063 r  buffer25/control/transmitValue_i_4__49/O
                         net (fo=45, unplaced)        0.324     2.387    init0/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.430 r  init0/control/transmitValue_i_3__74/O
                         net (fo=79, unplaced)        0.428     2.858    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.901 r  init0/control/transmitValue_i_4__0/O
                         net (fo=38, unplaced)        0.780     3.681    buffer42/fifo/p_2_in_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.724 r  buffer42/fifo/Memory[2][0]_i_57/O
                         net (fo=1, unplaced)         0.377     4.101    cmpi2/Memory_reg[2][0]_i_8_3
                         LUT3 (Prop_lut3_I0_O)        0.043     4.144 r  cmpi2/Memory[2][0]_i_25/O
                         net (fo=1, unplaced)         0.000     4.144    cmpi2/Memory[2][0]_i_25_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.390 r  cmpi2/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     4.397    cmpi2/Memory_reg[2][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.447 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.447    cmpi2/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.569 r  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     4.854    buffer95/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.126     4.980 r  buffer95/fifo/fullReg_i_4__2/O
                         net (fo=5, unplaced)         0.272     5.252    init18/control/buffer95_outs
                         LUT6 (Prop_lut6_I0_O)        0.043     5.295 r  init18/control/Head[1]_i_2__0/O
                         net (fo=14, unplaced)        0.295     5.590    fork26/control/generateBlocks[0].regblock/buffer95_outs_ready
                         LUT6 (Prop_lut6_I5_O)        0.043     5.633 r  fork26/control/generateBlocks[0].regblock/transmitValue_i_3__81/O
                         net (fo=4, unplaced)         0.268     5.901    fork7/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT4 (Prop_lut4_I3_O)        0.043     5.944 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_5__9/O
                         net (fo=2, unplaced)         0.255     6.199    fork7/control/generateBlocks[0].regblock/transmitValue_reg_3
                         LUT5 (Prop_lut5_I4_O)        0.047     6.246 f  fork7/control/generateBlocks[0].regblock/transmitValue_i_4__50/O
                         net (fo=2, unplaced)         0.255     6.501    buffer38/control/anyBlockStop_42
                         LUT6 (Prop_lut6_I2_O)        0.043     6.544 r  buffer38/control/transmitValue_i_2__146/O
                         net (fo=4, unplaced)         0.268     6.812    fork45/control/generateBlocks[13].regblock/branch_ready__2_16
                         LUT6 (Prop_lut6_I4_O)        0.043     6.855 f  fork45/control/generateBlocks[13].regblock/transmitValue_i_7__1/O
                         net (fo=2, unplaced)         0.716     7.571    fork45/control/generateBlocks[7].regblock/transmitValue_i_3__28
                         LUT6 (Prop_lut6_I1_O)        0.043     7.614 f  fork45/control/generateBlocks[7].regblock/fullReg_i_4__3/O
                         net (fo=1, unplaced)         0.244     7.858    fork44/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I5_O)        0.043     7.901 r  fork44/control/generateBlocks[1].regblock/fullReg_i_2__31/O
                         net (fo=9, unplaced)         0.285     8.186    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     8.229 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     8.510    buffer38/outs_reg[5]_1[0]
                         FDRE                                         r  buffer38/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1277, unset)         0.483    11.183    buffer38/clk
                         FDRE                                         r  buffer38/outs_reg[0]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.955    buffer38/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  2.445    




