#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Oct  7 10:11:35 2019
# Process ID: 20276
# Current directory: C:/ERTS_Repo/Assignment_2/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21184 C:\ERTS_Repo\Assignment_2\lab3\lab3.xpr
# Log file: C:/ERTS_Repo/Assignment_2/lab3/vivado.log
# Journal file: C:/ERTS_Repo/Assignment_2/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ERTS_Repo/Assignment_2/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_Repo/Assignment_2/led_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_Repo/Assignment_2/Assignment_2_Kim/matrix_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 794.980 ; gain = 137.164
update_compile_order -fileset sources_1
launch_sdk -workspace C:/ERTS_Repo/Assignment_2/lab3/lab3.sdk -hwspec C:/ERTS_Repo/Assignment_2/lab3/lab3.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ERTS_Repo/Assignment_2/lab3/lab3.sdk -hwspec C:/ERTS_Repo/Assignment_2/lab3/lab3.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/ERTS_Repo/Assignment_2/lab3/lab3.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:user:matrix_ip:1.0 - matrix_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/ERTS_Repo/Assignment_2/lab3/lab3.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 859.480 ; gain = 64.500
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 12:33:09 2019...
