// Seed: 1248614194
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  assign id_0 = -1'b0;
  always id_0 = #1 1;
  integer id_3;
  module_0 modCall_1 ();
  assign (weak1, supply0) id_3 = 1;
  logic id_4;
endmodule
module module_2 ();
  reg [1 : -1  -  -1] id_1, id_2, id_3;
  logic id_4;
  ;
  always id_2 <= id_3;
  logic id_5 = id_2;
  module_0 modCall_1 ();
  logic id_6;
  ;
  always begin : LABEL_0
    id_2 = -1'b0;
  end
endmodule
