// Seed: 308655761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout tri id_4;
  inout wire id_3;
  inout wire id_2;
  output tri0 id_1;
  assign id_1 = 1;
  wire [-1 : ~  1] id_6;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign id_4[1] = 1;
  assign id_1 = id_2;
  wire id_5;
endmodule
