Optimize ARM and RISC-V GEP constant offset codegen

The x86 backend already has optimized GEP constant offset handling using
lea-based single instructions. The ARM and RISC-V backends still use the
default 3-instruction fallback (load base, load constant, add).

Plan:
1. Override emit_gep_direct_const for ARM: emit single `add x0, sp, #(slot+offset)`
2. Override emit_gep_indirect_const for ARM: emit `ldr x0, [sp, #slot]` then `add x0, x0, #offset`
3. Override emit_gep_add_const_to_acc for ARM: emit `add x0, x0, #offset`
4. Same three overrides for RISC-V using addi instructions
5. Handle large offsets that don't fit in immediates (ARM: 12-bit, RISC-V: 12-bit signed)
6. Verify all projects still pass on ARM and RISC-V
