0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sim_1/new/Top_tb.v,1589094571,verilog,,,,Top_tb,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v,1589516334,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1589520167,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1589520176,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,1589438031,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,1589513443,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v,,dataMemory,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v,1587099083,verilog,,C:/Archlabs/lab6/lab6.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v,1589521292,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,,InstMemory,,,,,,,,
C:/Archlabs/lab6/lab6.srcs/sources_1/new/Top.v,1589512201,verilog,,C:/Archlabs/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
