Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:     1469 LCs used as LUT4 only
Info:      526 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      108 LCs used as DFF only
Info: Packing carries..
Info:       12 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting clk_2mhz (fanout 251)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 227)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I2_O_SB_LUT4_I1_O [cen] (fanout 72)
Info: promoting u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       24 LCs used to legalise carry chains.
Info: Checksum: 0x7872c318

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4bfe5868

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2141/ 7680    27%
Info: 	        ICESTORM_RAM:     4/   32    12%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 2001 cells, random placement wirelen = 66626.
Info:     at initial placer iter 0, wirelen = 680
Info:     at initial placer iter 1, wirelen = 604
Info:     at initial placer iter 2, wirelen = 648
Info:     at initial placer iter 3, wirelen = 601
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 587, spread = 13266, legal = 13877; time = 0.55s
Info:     at iteration #2, type ALL: wirelen solved = 1111, spread = 11154, legal = 12066; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 1350, spread = 10319, legal = 11710; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 1613, spread = 9162, legal = 10123; time = 0.05s
Info:     at iteration #5, type ALL: wirelen solved = 1960, spread = 8510, legal = 9392; time = 0.06s
Info:     at iteration #6, type ALL: wirelen solved = 2404, spread = 8581, legal = 9140; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 2738, spread = 8291, legal = 9515; time = 0.05s
Info:     at iteration #8, type ALL: wirelen solved = 3054, spread = 8299, legal = 9185; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 3367, spread = 7811, legal = 8822; time = 0.06s
Info:     at iteration #10, type ALL: wirelen solved = 3485, spread = 8081, legal = 9155; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 3760, spread = 8010, legal = 9640; time = 0.05s
Info:     at iteration #12, type ALL: wirelen solved = 3746, spread = 8914, legal = 9918; time = 0.06s
Info:     at iteration #13, type ALL: wirelen solved = 4132, spread = 8855, legal = 9806; time = 0.76s
Info:     at iteration #14, type ALL: wirelen solved = 4410, spread = 8928, legal = 9878; time = 0.06s
Info: HeAP Placer Time: 2.34s
Info:   of which solving equations: 0.73s
Info:   of which spreading cells: 0.10s
Info:   of which strict legalisation: 1.29s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 667, wirelen = 8822
Info:   at iteration #5: temp = 0.000000, timing cost = 803, wirelen = 7454
Info:   at iteration #10: temp = 0.000000, timing cost = 706, wirelen = 7061
Info:   at iteration #15: temp = 0.000000, timing cost = 684, wirelen = 6827
Info:   at iteration #20: temp = 0.000000, timing cost = 672, wirelen = 6639
Info:   at iteration #25: temp = 0.000000, timing cost = 631, wirelen = 6563
Info:   at iteration #30: temp = 0.000000, timing cost = 620, wirelen = 6533
Info:   at iteration #31: temp = 0.000000, timing cost = 629, wirelen = 6533 
Info: SA placement time 2.96s

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 55.27 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 47.53 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.11 ns
Info: Max delay <async>                   -> posedge clk_pll          : 2.99 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.29 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 12.27 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.42 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 14.79 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [  -207,  24716) |************************************************************ 
Info: [ 24716,  49639) | 
Info: [ 49639,  74562) |+
Info: [ 74562,  99485) |+
Info: [ 99485, 124408) | 
Info: [124408, 149331) | 
Info: [149331, 174254) | 
Info: [174254, 199177) | 
Info: [199177, 224100) | 
Info: [224100, 249023) | 
Info: [249023, 273946) | 
Info: [273946, 298869) | 
Info: [298869, 323792) | 
Info: [323792, 348715) | 
Info: [348715, 373638) | 
Info: [373638, 398561) | 
Info: [398561, 423484) | 
Info: [423484, 448407) | 
Info: [448407, 473330) | 
Info: [473330, 498253) |**********************************************+
Info: Checksum: 0x96a3d9c5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 7735 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       47        832 |   47   832 |      6789|       0.10       0.10|
Info:       2000 |      193       1686 |  146   854 |      5957|       0.13       0.22|
Info:       3000 |      367       2512 |  174   826 |      5173|       0.15       0.38|
Info:       4000 |      479       3400 |  112   888 |      4314|       0.08       0.46|
Info:       5000 |      622       4257 |  143   857 |      3486|       0.13       0.59|
Info:       6000 |      817       5062 |  195   805 |      2771|       0.16       0.76|
Info:       7000 |     1018       5861 |  201   799 |      2041|       0.12       0.88|
Info:       8000 |     1325       6554 |  307   693 |      1453|       0.18       1.06|
Info:       9000 |     1674       7205 |  349   651 |       896|       0.24       1.31|
Info:      10000 |     2041       7838 |  367   633 |       381|       0.24       1.55|
Info:      10421 |     2078       8223 |   37   385 |         0|       0.24       1.79|
Info: Routing complete.
Info: Router1 time 1.79s
Info: Checksum: 0xac7c3893

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.wait_cnt_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_app.wait_cnt_q[4] budget 9.260000 ns (12,27) -> (12,27)
Info:                Sink u_app.wait_cnt_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../hdl/demo/app.v:139.21-139.31
Info:  0.7  2.3  Source u_app.wait_cnt_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  3.2    Net u_app.wait_cnt_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0] budget 9.260000 ns (12,27) -> (11,26)
Info:                Sink u_app.wait_cnt_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.7  Source u_app.wait_cnt_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.5  6.2    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[2] budget 9.259000 ns (11,26) -> (11,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  7.6    Net u_app.mem_valid_q_SB_LUT4_I0_O_SB_LUT4_O_I3[1] budget 9.259000 ns (11,14) -> (11,14)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.2  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9  9.1    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0[0] budget 9.259000 ns (11,14) -> (12,14)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  9.7  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  0.9 10.6    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0] budget 9.259000 ns (12,14) -> (12,15)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 11.2  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_LC.O
Info:  0.9 12.1    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1] budget 9.259000 ns (12,15) -> (12,16)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.7  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 15.0    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 9.259000 ns (12,16) -> (7,15)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  2.9 18.6    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O[0] budget 54.917999 ns (7,15) -> (9,21)
Info:                Sink u_app.out_data_i_SB_LUT4_O_3_LC.CEN
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1 18.7  Setup u_app.out_data_i_SB_LUT4_O_3_LC.CEN
Info: 5.7 ns logic, 12.9 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_2_LC.O
Info:  2.4  3.2    Net u_usb_cdc.u_ctrl_endp.byte_cnt_q[4] budget 1.365000 ns (2,3) -> (4,8)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.8  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  0.9  4.7    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] budget 1.365000 ns (4,8) -> (4,9)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  5.3  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9  6.2    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0] budget 1.365000 ns (4,9) -> (4,10)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  6.9  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.4  8.3    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_I0[2] budget 1.365000 ns (4,10) -> (3,12)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.8  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  0.9  9.7    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O[0] budget 1.365000 ns (3,12) -> (3,13)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.3  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  2.0 12.3    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O[0] budget 1.364000 ns (3,13) -> (3,10)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 12.9  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  0.9 13.8    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0] budget 1.364000 ns (3,10) -> (2,9)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 14.5  Source u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I1_LC.O
Info:  0.9 15.3    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2] budget 1.391000 ns (2,9) -> (2,8)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.8  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.4 17.2    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0[1] budget 1.455000 ns (2,8) -> (3,9)
Info:                Sink u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 17.7  Source u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.4 20.0    Net u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E budget 1.455000 ns (3,9) -> (4,10)
Info:                Sink u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.CEN
Info:  0.1 20.1  Setup u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.CEN
Info: 6.2 ns logic, 13.9 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.262001 ns (2,1) -> (2,1)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_2$O budget 0.000000 ns (2,1) -> (2,1)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.4  2.6    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.380000 ns (2,1) -> (2,1)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.1  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 1.9 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  3.7  3.7    Net sdi$SB_IO_IN budget 499.308990 ns (30,0) -> (11,2)
Info:                Sink u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:90.32-90.41
Info:                  ../hdl/demo/app.v:603.4-620.33
Info:  0.7  4.4  Setup u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_p.D_IN_0
Info:  2.4  2.4    Net rx_dp budget 20.142000 ns (9,33) -> (6,28)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:43.18-43.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  0.7  3.1  Setup u_usb_cdc.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 2.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (2,1) -> (3,2)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_DFFLC.O
Info:  1.9  2.7    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[2] budget 41.036999 ns (13,3) -> (16,1)
Info:                Sink ss_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:87.21-87.28
Info:                  ../hdl/demo/app.v:603.4-620.33
Info:  0.5  3.1  Source ss_SB_LUT4_O_LC.O
Info:  3.3  6.4    Net ss$SB_IO_OUT budget 41.035999 ns (16,1) -> (31,0)
Info:                Sink ss$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:40.18-40.23
Info:                  ../hdl/demo/app.v:603.4-620.33
Info: 1.3 ns logic, 5.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  2.0  2.8    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (7,14) -> (6,8)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/bulk_endp.v:350.20-350.33
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.5  3.2  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  4.1    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (6,8) -> (6,7)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.7  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  3.1  7.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (6,7) -> (16,0)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  8.6  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  9.5    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (16,0) -> (5,7)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  9.6  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.tx_state_q_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_LC.O
Info:  3.0  3.8    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (2,20) -> (4,29)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.4  Source tx_dp_SB_LUT4_O_LC.O
Info:  2.4  6.8    Net tx_dp budget 40.973999 ns (4,29) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 1.4 ns logic, 5.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_LC.O
Info:  2.4  3.2    Net in_ready budget 11.905000 ns (7,9) -> (11,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/bulk_endp.v:349.20-349.30
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.5  3.7  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  4.6    Net u_app.mem_valid_q_SB_LUT4_I0_O_SB_LUT4_O_I3[1] budget 9.259000 ns (11,14) -> (11,14)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.1  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9  6.0    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_I0[0] budget 9.259000 ns (11,14) -> (12,14)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  6.6  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  0.9  7.5    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0] budget 9.259000 ns (12,14) -> (12,15)
Info:                Sink u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  8.2  Source u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_LC.O
Info:  0.9  9.0    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1] budget 9.259000 ns (12,15) -> (12,16)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.6  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 12.0    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 9.259000 ns (12,16) -> (7,15)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  2.9 15.5    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O[0] budget 54.917999 ns (7,15) -> (9,21)
Info:                Sink u_app.out_data_i_SB_LUT4_O_3_LC.CEN
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1 15.6  Setup u_app.out_data_i_SB_LUT4_O_3_LC.CEN
Info: 4.4 ns logic, 11.2 ns routing

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 53.58 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 49.63 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.43 ns
Info: Max delay <async>                   -> posedge clk_pll          : 3.06 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.41 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 9.63 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.79 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 15.59 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [   683,  25561) |************************************************************ 
Info: [ 25561,  50439) | 
Info: [ 50439,  75317) |+
Info: [ 75317, 100195) |+
Info: [100195, 125073) | 
Info: [125073, 149951) | 
Info: [149951, 174829) | 
Info: [174829, 199707) | 
Info: [199707, 224585) | 
Info: [224585, 249463) | 
Info: [249463, 274341) | 
Info: [274341, 299219) | 
Info: [299219, 324097) | 
Info: [324097, 348975) | 
Info: [348975, 373853) | 
Info: [373853, 398731) | 
Info: [398731, 423609) | 
Info: [423609, 448487) | 
Info: [448487, 473365) | 
Info: [473365, 498243) |**********************************************+

Info: Program finished normally.
