<stg><name>Sort_top</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %a_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_0)

]]></Node>
<StgValue><ssdm name="a_0_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %a_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_1)

]]></Node>
<StgValue><ssdm name="a_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %a_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_2)

]]></Node>
<StgValue><ssdm name="a_2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %a_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_3)

]]></Node>
<StgValue><ssdm name="a_3_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %a_4)

]]></Node>
<StgValue><ssdm name="a_4_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %icmp_ln18 = icmp sgt i32 %a_1_read, %a_0_read

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %select_ln18_6 = select i1 %icmp_ln18, i32 %a_1_read, i32 %a_0_read

]]></Node>
<StgValue><ssdm name="select_ln18_6"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %icmp_ln18_1 = icmp slt i32 %select_ln18_6, %a_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1">
<![CDATA[
:20  %zext_ln18 = zext i1 %icmp_ln18 to i2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %select_ln18 = select i1 %icmp_ln18_1, i2 -2, i2 %zext_ln18

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="2">
<![CDATA[
:22  %zext_ln18_1 = zext i2 %select_ln18 to i3

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:23  %phi_ln18_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i32 %a_2_read, i3 %zext_ln18_1)

]]></Node>
<StgValue><ssdm name="phi_ln18_1_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %icmp_ln18_2 = icmp slt i32 %phi_ln18_1_i, %a_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:25  %select_ln18_1 = select i1 %icmp_ln18_2, i2 -1, i2 %select_ln18

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="2">
<![CDATA[
:26  %zext_ln18_2 = zext i2 %select_ln18_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:27  %phi_ln18_2_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i32 %a_3_read, i3 %zext_ln18_2)

]]></Node>
<StgValue><ssdm name="phi_ln18_2_i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %icmp_ln18_3 = icmp slt i32 %phi_ln18_2_i, %a_4_read

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:29  %select_ln21 = select i1 %icmp_ln18_3, i3 -4, i3 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %icmp_ln22_1 = icmp eq i3 %select_ln21, 2

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  %icmp_ln22_2 = icmp eq i3 %select_ln21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  %icmp_ln22_3 = icmp eq i3 %select_ln21, 1

]]></Node>
<StgValue><ssdm name="icmp_ln22_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
:30  %tmp = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %a_0_read, i32 %a_1_read, i32 %a_2_read, i32 %a_3_read, i32 %a_4_read, i3 %select_ln21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  %icmp_ln22 = icmp eq i3 %select_ln21, 3

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %select_ln22 = select i1 %icmp_ln22, i32 %a_0_read, i32 %a_3_read

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %select_ln22_1 = select i1 %icmp_ln22_1, i32 %a_3_read, i32 %select_ln22

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %select_ln22_2 = select i1 %icmp_ln22_2, i32 %a_3_read, i32 %select_ln22_1

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %select_ln22_3 = select i1 %icmp_ln22_3, i32 %a_3_read, i32 %select_ln22_2

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %select_ln22_4 = select i1 %icmp_ln22_3, i32 %a_0_read, i32 %a_1_read

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %select_ln22_5 = select i1 %icmp_ln22_1, i32 %a_0_read, i32 %a_2_read

]]></Node>
<StgValue><ssdm name="select_ln22_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %select_ln22_6 = select i1 %icmp_ln22_2, i32 %a_2_read, i32 %select_ln22_5

]]></Node>
<StgValue><ssdm name="select_ln22_6"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %select_ln22_7 = select i1 %icmp_ln22_3, i32 %a_2_read, i32 %select_ln22_6

]]></Node>
<StgValue><ssdm name="select_ln22_7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %select_ln22_8 = select i1 %icmp_ln22_2, i32 %a_0_read, i32 %tmp

]]></Node>
<StgValue><ssdm name="select_ln22_8"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %select_ln22_9 = select i1 %icmp_ln22_3, i32 %tmp, i32 %select_ln22_8

]]></Node>
<StgValue><ssdm name="select_ln22_9"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %select_ln22_10 = select i1 %icmp_ln22, i32 %a_4_read, i32 %a_0_read

]]></Node>
<StgValue><ssdm name="select_ln22_10"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %select_ln22_11 = select i1 %icmp_ln22_1, i32 %a_4_read, i32 %select_ln22_10

]]></Node>
<StgValue><ssdm name="select_ln22_11"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %select_ln22_12 = select i1 %icmp_ln22_2, i32 %a_4_read, i32 %select_ln22_11

]]></Node>
<StgValue><ssdm name="select_ln22_12"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %select_ln22_13 = select i1 %icmp_ln22_3, i32 %a_4_read, i32 %select_ln22_12

]]></Node>
<StgValue><ssdm name="select_ln22_13"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %icmp_ln18_4 = icmp sgt i32 %select_ln22_7, %select_ln22_4

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %select_ln18_2 = select i1 %icmp_ln18_4, i32 %select_ln22_7, i32 %select_ln22_4

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %icmp_ln18_5 = icmp sgt i32 %select_ln22_3, %select_ln18_2

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:52  %select_ln18_3 = select i1 %icmp_ln18_5, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln18_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %or_ln18 = or i1 %icmp_ln18_5, %icmp_ln18_4

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:54  %select_ln18_4 = select i1 %or_ln18, i2 %select_ln18_3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln18_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="2">
<![CDATA[
:55  %zext_ln18_3 = zext i2 %select_ln18_4 to i3

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:56  %phi_ln18_4_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_3, i32 %select_ln22_4, i32 %select_ln22_7, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i32 %select_ln22_3, i3 %zext_ln18_3)

]]></Node>
<StgValue><ssdm name="phi_ln18_4_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %icmp_ln18_6 = icmp sgt i32 %select_ln22_13, %phi_ln18_4_i

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:58  %select_ln21_1 = select i1 %icmp_ln18_6, i3 -4, i3 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:60  %icmp_ln22_4 = icmp eq i3 %select_ln21_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln22_4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:62  %icmp_ln22_5 = icmp eq i3 %select_ln21_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln22_5"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:64  %icmp_ln22_6 = icmp eq i3 %select_ln21_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln22_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:59  %phi_ln_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_13, i32 %select_ln22_4, i32 %select_ln22_7, i32 %select_ln22_3, i32 %select_ln22_13, i32 %select_ln22_13, i32 %select_ln22_13, i32 %select_ln22_13, i3 %select_ln21_1)

]]></Node>
<StgValue><ssdm name="phi_ln_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %select_ln22_14 = select i1 %icmp_ln22_4, i32 %select_ln22_4, i32 %select_ln22_7

]]></Node>
<StgValue><ssdm name="select_ln22_14"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_4" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %select_ln22_15 = select i1 %icmp_ln22_5, i32 %select_ln22_4, i32 %select_ln22_3

]]></Node>
<StgValue><ssdm name="select_ln22_15"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %select_ln22_16 = select i1 %icmp_ln22_6, i32 %select_ln22_3, i32 %select_ln22_15

]]></Node>
<StgValue><ssdm name="select_ln22_16"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %select_ln22_17 = select i1 %icmp_ln22_4, i32 %select_ln22_3, i32 %select_ln22_16

]]></Node>
<StgValue><ssdm name="select_ln22_17"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %select_ln22_18 = select i1 %icmp_ln22_6, i32 %select_ln22_4, i32 %phi_ln_i

]]></Node>
<StgValue><ssdm name="select_ln22_18"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %select_ln22_19 = select i1 %icmp_ln22_4, i32 %phi_ln_i, i32 %select_ln22_18

]]></Node>
<StgValue><ssdm name="select_ln22_19"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_4" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %select_ln22_20 = select i1 %icmp_ln22_5, i32 %select_ln22_13, i32 %select_ln22_4

]]></Node>
<StgValue><ssdm name="select_ln22_20"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %select_ln22_21 = select i1 %icmp_ln22_6, i32 %select_ln22_13, i32 %select_ln22_20

]]></Node>
<StgValue><ssdm name="select_ln22_21"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %select_ln22_22 = select i1 %icmp_ln22_4, i32 %select_ln22_13, i32 %select_ln22_21

]]></Node>
<StgValue><ssdm name="select_ln22_22"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %icmp_ln18_7 = icmp sgt i32 %select_ln22_17, %select_ln22_14

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %select_ln18_5 = select i1 %icmp_ln18_7, i32 %select_ln22_17, i32 %select_ln22_14

]]></Node>
<StgValue><ssdm name="select_ln18_5"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %icmp_ln18_8 = icmp sgt i32 %select_ln22_22, %select_ln18_5

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_4), !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_3), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_2), !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_1), !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_0), !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_4), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_3), !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_2), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_1), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_0), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Sort_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:75  %or_ln18_1 = or i1 %icmp_ln18_8, %icmp_ln18_7

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:76  %select_ln21_2 = select i1 %icmp_ln18_8, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:77  %select_ln21_3 = select i1 %or_ln18_1, i3 %select_ln21_2, i3 2

]]></Node>
<StgValue><ssdm name="select_ln21_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:78  %phi_ln21_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_14, i32 %select_ln22_17, i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_22, i32 %select_ln22_22, i3 %select_ln21_3)

]]></Node>
<StgValue><ssdm name="phi_ln21_1_i"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:79  %icmp_ln22_7 = icmp eq i3 %select_ln21_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln22_7"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %select_ln22_23 = select i1 %icmp_ln22_7, i32 %select_ln22_14, i32 %select_ln22_17

]]></Node>
<StgValue><ssdm name="select_ln22_23"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:81  %icmp_ln22_8 = icmp eq i3 %select_ln21_3, 2

]]></Node>
<StgValue><ssdm name="icmp_ln22_8"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln22_24 = select i1 %icmp_ln22_8, i32 %select_ln22_14, i32 %phi_ln21_1_i

]]></Node>
<StgValue><ssdm name="select_ln22_24"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %select_ln22_25 = select i1 %icmp_ln22_7, i32 %phi_ln21_1_i, i32 %select_ln22_24

]]></Node>
<StgValue><ssdm name="select_ln22_25"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %select_ln22_26 = select i1 %icmp_ln22_8, i32 %select_ln22_22, i32 %select_ln22_14

]]></Node>
<StgValue><ssdm name="select_ln22_26"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %select_ln22_27 = select i1 %icmp_ln22_7, i32 %select_ln22_22, i32 %select_ln22_26

]]></Node>
<StgValue><ssdm name="select_ln22_27"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %icmp_ln21 = icmp slt i32 %select_ln22_23, %select_ln22_27

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:87  %xor_ln21 = xor i1 %icmp_ln21, true

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %select_ln21_4 = select i1 %xor_ln21, i32 %select_ln22_27, i32 %select_ln22_23

]]></Node>
<StgValue><ssdm name="select_ln21_4"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %select_ln21_5 = select i1 %xor_ln21, i32 %select_ln22_23, i32 %select_ln22_27

]]></Node>
<StgValue><ssdm name="select_ln21_5"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_0, i32 %select_ln22_9)

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_1, i32 %select_ln22_19)

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_2, i32 %select_ln22_25)

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_3, i32 %select_ln21_5)

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  call void @_ssdm_op_Write.ap_auto.i32P(i32* %b_4, i32 %select_ln21_4)

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
:95  ret void

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
