{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 10:54:59 2021 " "Info: Processing started: Tue May 18 10:54:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pingpang -c pingpang --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pingpang -c pingpang --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rclk " "Info: Assuming node \"rclk\" is an undefined clock" {  } { { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wclk " "Info: Assuming node \"wclk\" is an undefined clock" {  } { { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "wclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rclk register memory yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\] 210.08 MHz Internal " "Info: Clock \"rclk\" Internal fmax is restricted to 210.08 MHz between source register \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]\" and destination memory \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.150 ns + Longest register memory " "Info: + Longest register to memory delay is 4.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] 1 REG LCFF_X22_Y16_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.420 ns) 1.150 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~2 2 COMB LCCOMB_X23_Y16_N2 1 " "Info: 2: + IC(0.730 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 1.828 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X23_Y16_N0 5 " "Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.828 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 5; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.231 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X23_Y16_N10 72 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.231 ns; Loc. = LCCOMB_X23_Y16_N10; Fanout = 72; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_rdreq'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.607 ns) 4.150 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\] 5 MEM M4K_X17_Y19 1 " "Info: 5: + IC(1.312 ns) + CELL(0.607 ns) = 4.150 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.597 ns ( 38.48 % ) " "Info: Total cell delay = 1.597 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 61.52 % ) " "Info: Total interconnect delay = 2.553 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns 0.730ns 0.258ns 0.253ns 1.312ns } { 0.000ns 0.420ns 0.420ns 0.150ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rclk destination 2.681 ns + Shortest memory " "Info: + Shortest clock path from clock \"rclk\" to destination memory is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.000 ns) 1.202 ns rclk~clkctrl 2 COMB CLKCTRL_G1 226 " "Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { rclk rclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.636 ns) 2.681 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\] 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.843 ns) + CELL(0.636 ns) = 2.681 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|q_b\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 60.61 % ) " "Info: Total cell delay = 1.625 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 39.39 % ) " "Info: Total interconnect delay = 1.056 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns 0.000ns 0.213ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rclk source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"rclk\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.000 ns) 1.202 ns rclk~clkctrl 2 COMB CLKCTRL_G1 226 " "Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { rclk rclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.658 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] 3 REG LCFF_X22_Y16_N5 2 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.41 % ) " "Info: Total cell delay = 1.526 ns ( 57.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.59 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} } { 0.000ns 0.000ns 0.213ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns 0.000ns 0.213ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} } { 0.000ns 0.000ns 0.213ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns 0.730ns 0.258ns 0.253ns 1.312ns } { 0.000ns 0.420ns 0.420ns 0.150ns 0.607ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns 0.000ns 0.213ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} } { 0.000ns 0.000ns 0.213ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "wclk register memory yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\] yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg 210.08 MHz Internal " "Info: Clock \"wclk\" Internal fmax is restricted to 210.08 MHz between source register \"yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\]\" and destination memory \"yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.961 ns + Longest register memory " "Info: + Longest register to memory delay is 3.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\] 1 REG LCFF_X43_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 1; REG Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.438 ns) 0.950 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~2 2 COMB LCCOMB_X44_Y14_N2 1 " "Info: 2: + IC(0.512 ns) + CELL(0.438 ns) = 0.950 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 1; COMB Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 1.848 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X44_Y14_N26 4 " "Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.848 ns; Loc. = LCCOMB_X44_Y14_N26; Fanout = 4; COMB Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.259 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X44_Y14_N28 51 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 2.259 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 51; COMB Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|valid_wrreq'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.632 ns) 3.961 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg 5 MEM M4K_X41_Y13 0 " "Info: 5: + IC(1.070 ns) + CELL(0.632 ns) = 3.961 ns; Loc. = M4K_X41_Y13; Fanout = 0; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 41.86 % ) " "Info: Total cell delay = 1.658 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.303 ns ( 58.14 % ) " "Info: Total interconnect delay = 2.303 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.961 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } { 0.000ns 0.512ns 0.460ns 0.261ns 1.070ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.061 ns - Smallest " "Info: - Smallest clock skew is 0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wclk destination 2.733 ns + Shortest memory " "Info: + Shortest clock path from clock \"wclk\" to destination memory is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns wclk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns wclk~clkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { wclk wclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.661 ns) 2.733 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg 3 MEM M4K_X41_Y13 0 " "Info: 3: + IC(0.865 ns) + CELL(0.661 ns) = 2.733 ns; Loc. = M4K_X41_Y13; Fanout = 0; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 60.37 % ) " "Info: Total cell delay = 1.650 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.63 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } { 0.000ns 0.000ns 0.218ns 0.865ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wclk source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"wclk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns wclk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns wclk~clkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { wclk wclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.537 ns) 2.672 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\] 3 REG LCFF_X43_Y14_N11 1 " "Info: 3: + IC(0.928 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 1; REG Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.11 % ) " "Info: Total cell delay = 1.526 ns ( 57.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.89 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] {} } { 0.000ns 0.000ns 0.218ns 0.928ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } { 0.000ns 0.000ns 0.218ns 0.865ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] {} } { 0.000ns 0.000ns 0.218ns 0.928ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.961 ns" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2 {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } { 0.000ns 0.512ns 0.460ns 0.261ns 1.070ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.632ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } { 0.000ns 0.000ns 0.218ns 0.865ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] {} } { 0.000ns 0.000ns 0.218ns 0.928ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg {} } {  } {  } "" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6 data1\[13\] wclk 4.298 ns memory " "Info: tsu for memory \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6\" (data pin = \"data1\[13\]\", clock pin = \"wclk\") is 4.298 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.973 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data1\[13\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'data1\[13\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[13] } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 64 16 184 80 "data1\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.027 ns) + CELL(0.106 ns) 6.973 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6 2 MEM M4K_X17_Y19 1 " "Info: 2: + IC(6.027 ns) + CELL(0.106 ns) = 6.973 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { data1[13] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 13.57 % ) " "Info: Total cell delay = 0.946 ns ( 13.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.027 ns ( 86.43 % ) " "Info: Total interconnect delay = 6.027 ns ( 86.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.973 ns" { data1[13] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.973 ns" { data1[13] {} data1[13]~combout {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 6.027ns } { 0.000ns 0.840ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wclk destination 2.710 ns - Shortest memory " "Info: - Shortest clock path from clock \"wclk\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns wclk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns wclk~clkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { wclk wclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.660 ns) 2.710 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.843 ns) + CELL(0.660 ns) = 2.710 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { wclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 60.85 % ) " "Info: Total cell delay = 1.649 ns ( 60.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 39.15 % ) " "Info: Total interconnect delay = 1.061 ns ( 39.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { wclk wclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.218ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.973 ns" { data1[13] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.973 ns" { data1[13] {} data1[13]~combout {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 6.027ns } { 0.000ns 0.840ns 0.106ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { wclk wclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.218ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rclk rdempty_1 yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] 9.501 ns register " "Info: tco from clock \"rclk\" to destination pin \"rdempty_1\" through register \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]\" is 9.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rclk source 2.658 ns + Longest register " "Info: + Longest clock path from clock \"rclk\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.000 ns) 1.202 ns rclk~clkctrl 2 COMB CLKCTRL_G1 226 " "Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { rclk rclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 8 16 184 24 "rclk" "" } { 0 184 272 16 "rclk" "" } { 360 152 328 376 "rclk" "" } { 144 184 272 160 "rclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.658 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] 3 REG LCFF_X22_Y16_N5 2 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.41 % ) " "Info: Total cell delay = 1.526 ns ( 57.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.59 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} } { 0.000ns 0.000ns 0.213ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.593 ns + Longest register pin " "Info: + Longest register to pin delay is 6.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\] 1 REG LCFF_X22_Y16_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|rdptr_g\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "db/dcfifo_uij1.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dcfifo_uij1.tdf" 60 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.420 ns) 1.150 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~2 2 COMB LCCOMB_X23_Y16_N2 1 " "Info: 2: + IC(0.730 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 1.828 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X23_Y16_N0 5 " "Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.828 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 5; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(2.758 ns) 6.593 ns rdempty_1 4 PIN PIN_B15 0 " "Info: 4: + IC(2.007 ns) + CELL(2.758 ns) = 6.593 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'rdempty_1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.765 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 rdempty_1 } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 152 480 656 168 "rdempty_1" "" } { 144 432 485 160 "rdempty_1" "" } { 96 584 647 112 "rdempty_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.598 ns ( 54.57 % ) " "Info: Total cell delay = 3.598 ns ( 54.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.995 ns ( 45.43 % ) " "Info: Total interconnect delay = 2.995 ns ( 45.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 rdempty_1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} rdempty_1 {} } { 0.000ns 0.730ns 0.258ns 2.007ns } { 0.000ns 0.420ns 0.420ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { rclk rclk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { rclk {} rclk~combout {} rclk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} } { 0.000ns 0.000ns 0.213ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 rdempty_1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 {} rdempty_1 {} } { 0.000ns 0.730ns 0.258ns 2.007ns } { 0.000ns 0.420ns 0.420ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 data2\[0\] wclk 0.871 ns memory " "Info: th for memory \"yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0\" (data pin = \"data2\[0\]\", clock pin = \"wclk\") is 0.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wclk destination 2.731 ns + Longest memory " "Info: + Longest clock path from clock \"wclk\" to destination memory is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns wclk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { wclk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns wclk~clkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { wclk wclk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "wclk" "" } { 312 208 328 328 "wclk" "" } { 96 192 272 112 "wclk" "" } { -16 184 272 0 "wclk" "" } { 64 608 640 80 "wclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.660 ns) 2.731 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 3 MEM M4K_X41_Y14 1 " "Info: 3: + IC(0.864 ns) + CELL(0.660 ns) = 2.731 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 60.38 % ) " "Info: Total cell delay = 1.649 ns ( 60.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 39.62 % ) " "Info: Total interconnect delay = 1.082 ns ( 39.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.218ns 0.864ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.094 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns data2\[0\] 1 PIN PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M21; Fanout = 1; PIN Node = 'data2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[0] } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 280 24 192 296 "data2\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.106 ns) 2.094 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 2 MEM M4K_X41_Y14 1 " "Info: 2: + IC(0.999 ns) + CELL(0.106 ns) = 2.094 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 52.29 % ) " "Info: Total cell delay = 1.095 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 47.71 % ) " "Info: Total interconnect delay = 0.999 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { data2[0] {} data2[0]~combout {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { wclk wclk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { wclk {} wclk~combout {} wclk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.218ns 0.864ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { data2[0] {} data2[0]~combout {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 10:54:59 2021 " "Info: Processing ended: Tue May 18 10:54:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
