Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFiles/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a15936596f96444dab15a13276f27813 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_seg_behav xil_defaultlib.sim_seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.seg7_starcontrol
Compiling module xil_defaultlib.viewer
Compiling module xil_defaultlib.sim_seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_seg_behav
