phase 1: 
Created a functional simulator for subset RISC V instructions.
The simulator is in single cpp file

Written by:
Shubham Dhull

Instructions covered are : 
R type : add, sub, xor, mul, div, modulo, and
I type : addi, jalr, ori, lw
SB type: beq, bne
U type : auipc, lui
UJ type: jal
S type: sw, sb

All other instructions of similar types are mostly similar to the ones implemented.
