Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_usb_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\RobotRacers\CultOfSkaro\hardware\pcores\" "C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc4vfx60ff672-11
Output File Name                   : "../implementation/plb_usb_0_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_usb_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/usb_core.vhd" in Library plb_usb_v1_01_a.
Entity <usb_core> compiled.
Entity <usb_core> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" in Library plb_usb_v1_01_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/plb_usb.vhd" in Library plb_usb_v1_01_a.
Entity <plb_usb> compiled.
Entity <plb_usb> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/RobotRacers/CultOfSkaro/hardware/hdl/plb_usb_0_wrapper.vhd" in Library work.
Entity <plb_usb_0_wrapper> compiled.
Entity <plb_usb_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_usb_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_usb> in library <plb_usb_v1_01_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11001001110000000000000000000000"
	C_FAMILY = "virtex4"
	C_HIGHADDR = "11001001110000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_USB_DATA_WIDTH = 16
WARNING:Xst:821 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex4"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32

Analyzing hierarchy for entity <user_logic> in library <plb_usb_v1_01_a> (architecture <IMP>) with generics.
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
	C_USB_DATA_WIDTH = 16

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64

Analyzing hierarchy for entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32

Analyzing hierarchy for entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0

Analyzing hierarchy for entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0

Analyzing hierarchy for entity <usb_core> in library <plb_usb_v1_01_a> (architecture <imp>) with generics.
	C_BIG_ENDIAN = true
	C_DATA_WIDTH = 16
	C_IN_FIFOADDR = "10"
	C_MAX_TRANSFER = 16
	C_OUT_FIFOADDR = "00"
	C_RST_HIGH = true

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001110000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_usb_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_usb_0_wrapper> analyzed. Unit <plb_usb_0_wrapper> generated.

Analyzing generic Entity <plb_usb> in library <plb_usb_v1_01_a> (Architecture <IMP>).
	C_BASEADDR = "11001001110000000000000000000000"
	C_FAMILY = "virtex4"
	C_HIGHADDR = "11001001110000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_USB_DATA_WIDTH = 16
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_usb> analyzed. Unit <plb_usb> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001110000000000000000000000",
	                          "0000000000000000000000000000000011001001110000000000000011111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001110000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f> analyzed. Unit <pselect_f> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex4"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'LL2PLB_FIFO_Wr_Vacancy' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_eop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_sop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Almost_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_WRFIFO_Occupancy' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MSWS' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MEWS' of component 'llink_wr_backend_no_fifo'.
Entity <plbv46_master_burst> analyzed. Unit <plbv46_master_burst> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <I_FIFO_REN_WRACK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_REQUEST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_BUSLOCK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_REPLY_INHIB_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_TIMEOUT_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_MD_ERROR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDSOP_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDEOP_REG> in unit <rd_wr_controller>.
INFO:Xst:2679 - Register <sm_rd_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sm_wr_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_controller> analyzed. Unit <rd_wr_controller> generated.

Analyzing generic Entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32
WARNING:Xst:753 - "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Unconnected output port 'BE_Out' of component 'plb_mstr_addr_gen'.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s0> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s1> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_calc_burst> analyzed. Unit <rd_wr_calc_burst> generated.

Analyzing generic Entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2
Entity <plb_mstr_addr_gen> analyzed. Unit <plb_mstr_addr_gen> generated.

Analyzing generic Entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
Entity <llink_rd_backend_no_fifo> analyzed. Unit <llink_rd_backend_no_fifo> generated.

Analyzing generic Entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0
Entity <llink_wr_backend_no_fifo> analyzed. Unit <llink_wr_backend_no_fifo> generated.

Analyzing generic Entity <user_logic> in library <plb_usb_v1_01_a> (Architecture <IMP>).
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
	C_USB_DATA_WIDTH = 16
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:819 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" line 303: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <status>, <dma_start_addr>, <dma_trans_size>
WARNING:Xst:819 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" line 544: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <send_full>
WARNING:Xst:819 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" line 591: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dma_trans_byte_to_recv>
WARNING:Xst:753 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" line 682: Unconnected output port 'full' of component 'plb_burst_fifo'.
WARNING:Xst:2211 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd" line 682: Instantiating black box module <plb_burst_fifo>.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing generic Entity <usb_core> in library <plb_usb_v1_01_a> (Architecture <imp>).
	C_BIG_ENDIAN = true
	C_DATA_WIDTH = 16
	C_IN_FIFOADDR = "10"
	C_MAX_TRANSFER = 16
	C_OUT_FIFOADDR = "00"
	C_RST_HIGH = true
WARNING:Xst:2211 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/usb_core.vhd" line 531: Instantiating black box module <usb_fifo_16>.
WARNING:Xst:2211 - "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/usb_core.vhd" line 549: Instantiating black box module <usb_fifo_17>.
Entity <usb_core> analyzed. Unit <usb_core> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pselect_f>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sg2ll_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_mstrd_rem_invert> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_eof_has_been_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <llink_rd_backend_no_fifo> synthesized.


Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sop_rcvd_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_sop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_rem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <llink_wr_backend_no_fifo> synthesized.


Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
    Found 3-bit adder for signal <addr_plus_incr_lsb_unsigned>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 32-bit adder for signal <current_address_unsigned$addsub0000> created at line 298.
    Found 2-bit comparator lessequal for signal <current_be_i_0$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_0$cmp_lt0000> created at line 333.
    Found 2-bit comparator lessequal for signal <current_be_i_1$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_1$cmp_lt0000> created at line 333.
    Found 2-bit comparator lessequal for signal <current_be_i_2$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_2$cmp_lt0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_3$cmp_lt0000> created at line 333.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 4-bit register for signal <strt_be_reg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <plb_mstr_addr_gen> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
WARNING:Xst:647 - Input <IP2Mst_Length<10:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_ip2bus_wr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parent_dbeats_remaining_slv<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <sig_calc_op>.
    Found 16x4-bit ROM for signal <sig_flburst_cnt>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 5-bit comparator lessequal for signal <dbeat_cnt_done$cmp_le0000> created at line 820.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 5-bit down counter for signal <dbeat_count>.
    Found 5-bit comparator greater for signal <dbeat_count$cmp_gt0000> created at line 793.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 12-bit down counter for signal <parent_dbeats_remaining>.
    Found 12-bit comparator less for signal <parent_dbeats_remaining_lt_MFBDBs_0$cmp_lt0000> created at line 445.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 4-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <rd_wr_calc_burst> synthesized.


Synthesizing Unit <usb_core>.
    Related source file is "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/usb_core.vhd".
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | if_clk                    (rising_edge)        |
    | Reset              | if_reset                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_state                                     |
    | Power Up State     | idle_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <usb_ready>.
    Found 1-bit register for signal <dcm_reset>.
    Found 4-bit up counter for signal <count_reg>.
    Found 1-bit register for signal <if_reset>.
    Found 1-bit register for signal <reset_state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <usb_core> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Mst_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Cmd_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<29:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pbf_rd_en_delayed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk                (rising_edge)        |
    | Reset              | Bus2IP_Reset              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | dma_session_idle                               |
    | Power Up State     | dma_session_idle                               |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <burst_size>.
    Found 1-bit register for signal <dma_session_active>.
    Found 32-bit register for signal <dma_start_addr>.
    Found 32-bit register for signal <dma_start_addr_counter>.
    Found 32-bit adder for signal <dma_start_addr_counter$addsub0000>.
    Found 32-bit 4-to-1 multiplexer for signal <dma_start_addr_counter$mux0000>.
    Found 32-bit register for signal <dma_trans_byte_to_recv>.
    Found 32-bit subtractor for signal <dma_trans_byte_to_recv$addsub0000> created at line 453.
    Found 32-bit register for signal <dma_trans_size>.
    Found 32-bit down counter for signal <dma_trans_size_remaining>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 134 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <user_logic> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <rd_wr_controller>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_wr_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_wr_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_rd_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_rd_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_this_cmd_almost_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_single_in_progress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_req_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_parent_is_flburst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_length_is_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 32-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 4-bit register for signal <sig_cmd_be_out_reg>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 4-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 32-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
Unit <rd_wr_controller> synthesized.


Synthesizing Unit <plbv46_master_burst>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_internal_wrdbus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_master_burst> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 2-bit register for signal <master_id>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_mrderr_i>.
    Found 4-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 169 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <plb_usb>.
    Related source file is "C:/RobotRacers/CultOfSkaro/hardware/pcores/plb_usb_v1_01_a/hdl/vhdl/plb_usb.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_CS<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_usb> synthesized.


Synthesizing Unit <plb_usb_0_wrapper>.
    Related source file is "C:/RobotRacers/CultOfSkaro/hardware/hdl/plb_usb_0_wrapper.vhd".
Unit <plb_usb_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
# Registers                                            : 104
 1-bit register                                        : 80
 12-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 11
 4-bit register                                        : 8
 5-bit register                                        : 1
# Comparators                                          : 10
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 3-bit comparator greater                              : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state/FSM> on signal <sm_rdcntl_state[1:7]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 0000001
 rd_cmd_calc          | 0000010
 rd_wait_addrack      | 0000100
 rd_dphase            | 0001000
 rd_chk_done          | 0100000
 rd_llink_discontinue | 0010000
 rd_wait_on_tmout_clr | 1000000
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrcntl_state/FSM> on signal <sm_wrcntl_state[1:3]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | 001
 wr_wait_addrack      | 011
 wr_dphase            | 010
 wr_chk_done          | 111
 wr_llink_discontinue | 110
 wr_wait_on_tmout_clr | 101
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <plb_usb_0/USER_LOGIC_I/current_state/FSM> on signal <current_state[1:3]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 dma_session_idle        | 000
 dma_session_assert      | 001
 dma_session_read_finish | 010
 dma_session_read        | 011
 dma_session_wait        | 100
-------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <plb_usb_0/USER_LOGIC_I/USB_CORE_I/current_state/FSM> on signal <current_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle_state       | 00
 read_state       | 01
 read_write_trans | 10
 write_state      | 11
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 11
 ll_dst_discontinue | 10
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
WARNING:Xst:2404 -  FFs/Latches <strt_be_reg<0:-1>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:2>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 455
 Flip-Flops                                            : 455
# Comparators                                          : 10
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 3-bit comparator greater                              : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <plb_usb_0_wrapper> ...

Optimizing unit <llink_rd_backend_no_fifo> ...

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <usb_core> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <plb_slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_14> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_15> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_16> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_17> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_18> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_19> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_20> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_21> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_22> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_23> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_24> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_25> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_26> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_27> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_28> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_29> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_30> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_31> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrll2plb_done_reg> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wr_llink_activate> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd2> has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd1> has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_done> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_3> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_2> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_1> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_0> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wr_last_dbeat_queued> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_ip_wr_cmplt> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_0> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_1> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_2> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_3> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_4> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_5> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_6> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_7> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_8> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_9> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_10> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_11> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_12> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_13> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_done> (without init value) has a constant value of 0 in block <plb_usb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_dst_dsc> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:2677 - Node <plb_usb_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy> is unconnected in block <plb_usb_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrllink_dsc> is unconnected in block <plb_usb_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <plb_usb_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> 
INFO:Xst:2261 - The FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_ip2bus_rd_reg> in Unit <plb_usb_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_xfer_flburst_reg> 
INFO:Xst:2261 - The FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> in Unit <plb_usb_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mwrdack_reg> 
INFO:Xst:2261 - The FF/Latch <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> in Unit <plb_usb_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddack_reg> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 438
 Flip-Flops                                            : 438

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_usb_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 593

Cell Usage :
# BELS                             : 926
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 24
#      LUT2                        : 42
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 94
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 340
#      LUT4_D                      : 6
#      LUT4_L                      : 7
#      MULT_AND                    : 31
#      MUXCY                       : 154
#      MUXF5                       : 45
#      VCC                         : 1
#      XORCY                       : 135
# FlipFlops/Latches                : 438
#      FD                          : 1
#      FDC                         : 5
#      FDCE                        : 5
#      FDR                         : 154
#      FDRE                        : 254
#      FDRS                        : 14
#      FDRSE                       : 3
#      FDS                         : 1
#      FDSE                        : 1
# Others                           : 3
#      plb_burst_fifo              : 1
#      usb_fifo_16                 : 1
#      usb_fifo_17                 : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx60ff672-11 

 Number of Slices:                      348  out of  25280     1%  
 Number of Slice Flip Flops:            438  out of  50560     0%  
 Number of 4 input LUTs:                559  out of  50560     1%  
 Number of IOs:                         593
 Number of bonded IOBs:                   0  out of    352     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                    | Load  |
-----------------------------------+--------------------------------------------------------------------------+-------+
MPLB_Clk                           | NONE(plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd1)| 136   |
SPLB_Clk                           | NONE(plb_usb_0/USER_LOGIC_I/USB_CORE_I/dcm_reset)                        | 296   |
if_clk                             | NONE(plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0)                      | 6     |
-----------------------------------+--------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                                    | Load  |
----------------------------------------------------------------------------------------+----------------------------------------------------+-------+
plb_usb_0/USER_LOGIC_I/USB_CORE_I/if_reset(plb_usb_0/USER_LOGIC_I/USB_CORE_I/if_reset:Q)| NONE(plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0)| 6     |
SPLB_Rst                                                                                | NONE                                               | 4     |
----------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 4.376ns (Maximum Frequency: 228.540MHz)
   Minimum input arrival time before clock: 3.159ns
   Maximum output required time after clock: 2.925ns
   Maximum combinational path delay: 2.192ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 4.376ns (frequency: 228.540MHz)
  Total number of paths / destination ports: 3760 / 218
-------------------------------------------------------------------------
Delay:               4.376ns (Levels of Logic = 34)
  Source:            plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_new_ip_req (FF)
  Destination:       plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0 (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_new_ip_req to plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            52   0.307   0.875  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_new_ip_req (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_new_ip_req)
     INV:I->O             32   0.305   0.946  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Eqn_011_INV_0 (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Eqn_0_mand)
     LUT4:I3->O            1   0.166   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_lut<0> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_lut<0>)
     MUXCY:S->O            1   0.312   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<0> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<0>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<1> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<1>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<2> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<2>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<3> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<3>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<4> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<4>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<5> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<5>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<6> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<6>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<7> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<7>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<8> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<8>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<9> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<9>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<10> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<10>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<11> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<11>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<12> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<12>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<13> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<13>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<14> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<14>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<15> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<15>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<16> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<16>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<17> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<17>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<18> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<18>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<19> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<19>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<20> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<20>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<21> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<21>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<22> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<22>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<23> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<23>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<24> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<24>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<25> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<25>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<26> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<26>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<27> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<27>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<28> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<28>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<29> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<29>)
     MUXCY:CI->O           0   0.038   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<30> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_cy<30>)
     XORCY:CI->O           1   0.307   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Maccum_current_address_unsigned_xor<31> (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/Result<31>)
     FDRE:D                    0.018          plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0
    ----------------------------------------
    Total                      4.376ns (2.555ns logic, 1.821ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.352ns (frequency: 229.779MHz)
  Total number of paths / destination ports: 10877 / 456
-------------------------------------------------------------------------
Delay:               4.352ns (Levels of Logic = 32)
  Source:            plb_usb_0/USER_LOGIC_I/burst_size_0 (FF)
  Destination:       plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_31 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/burst_size_0 to plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.307   0.554  plb_usb_0/USER_LOGIC_I/burst_size_0 (plb_usb_0/USER_LOGIC_I/burst_size_0)
     LUT2_L:I0->LO         1   0.166   0.139  plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_or00004_SW0 (N163)
     LUT4:I3->O            2   0.166   0.467  plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_or00004 (plb_usb_0/USER_LOGIC_I/N25)
     LUT2:I1->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_lut<4> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_lut<4>)
     MUXCY:S->O            1   0.312   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<4> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<5> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<6> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<7> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<8> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<9> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<10> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<11> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<12> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<13> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<14> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<15> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<16> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<17> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<18> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<19> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<20> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<21> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<22> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<23> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<24> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<25> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<26> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<27> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<28> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<29> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.038   0.000  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<30> (plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_cy<30>)
     XORCY:CI->O           1   0.307   0.313  plb_usb_0/USER_LOGIC_I/Madd_dma_start_addr_counter_addsub0000_xor<31> (plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_addsub0000<31>)
     MUXF5:S->O            1   0.449   0.000  plb_usb_0/USER_LOGIC_I/Mmux_dma_start_addr_counter_mux000047 (plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_mux0000<31>)
     FDRE:D                    0.018          plb_usb_0/USER_LOGIC_I/dma_start_addr_counter_31
    ----------------------------------------
    Total                      4.352ns (2.879ns logic, 1.473ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'if_clk'
  Clock period: 3.683ns (frequency: 271.518MHz)
  Total number of paths / destination ports: 92 / 10
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 4)
  Source:            plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_3 (FF)
  Destination:       plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0 (FF)
  Source Clock:      if_clk rising
  Destination Clock: if_clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_3 to plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.307   0.670  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_3 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_3)
     LUT4:I0->O            1   0.166   0.638  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear24 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear24)
     LUT4:I0->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear33_G (N273)
     MUXF5:I1->O           3   0.319   0.465  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear33 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear)
     LUT4:I3->O            4   0.166   0.325  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_not0001 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_not0001)
     FDCE:CE                   0.461          plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0
    ----------------------------------------
    Total                      3.683ns (1.585ns logic, 2.098ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 307 / 248
-------------------------------------------------------------------------
Offset:              2.668ns (Levels of Logic = 5)
  Source:            MPLB_Rst (PAD)
  Destination:       plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: MPLB_Rst to plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.166   0.520  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/cmd_be<0>21 (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/N17)
     LUT4:I2->O            4   0.166   0.464  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and00001 (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and0000)
     LUT3:I2->O            1   0.166   0.505  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_mux00001_SW0 (N210)
     LUT4_L:I2->LO         1   0.166   0.139  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_rstpot_SW0 (N202)
     LUT4:I3->O            1   0.166   0.000  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_rstpot1 (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg_rstpot1)
     FD:D                      0.018          plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_done_reg
    ----------------------------------------
    Total                      2.668ns (1.040ns logic, 1.628ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 459 / 420
-------------------------------------------------------------------------
Offset:              2.348ns (Levels of Logic = 2)
  Source:            plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:empty (PAD)
  Destination:       plb_usb_0/USER_LOGIC_I/dma_session_active (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:empty to plb_usb_0/USER_LOGIC_I/dma_session_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    plb_burst_fifo:empty   21   0.000   0.896  plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1 (plb_usb_0/USER_LOGIC_I/pbf_empty)
     LUT4:I1->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8>)
     MUXCY:S->O            3   0.499   0.326  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_cy<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer)
     FDRSE:CE                  0.461          plb_usb_0/USER_LOGIC_I/dma_session_active
    ----------------------------------------
    Total                      2.348ns (1.126ns logic, 1.222ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'if_clk'
  Total number of paths / destination ports: 73 / 10
-------------------------------------------------------------------------
Offset:              3.159ns (Levels of Logic = 4)
  Source:            plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.RECV_FIFO:full (PAD)
  Destination:       plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0 (FF)
  Destination Clock: if_clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.RECV_FIFO:full to plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    usb_fifo_16:full       5   0.000   0.472  plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.RECV_FIFO (plb_usb_0/USER_LOGIC_I/USB_CORE_I/recv_full)
     LUT2:I1->O            5   0.166   0.613  plb_usb_0/USER_LOGIC_I/USB_CORE_I/Mcount_count_reg_eqn_1121 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/N5)
     LUT4:I1->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear33_F (N272)
     MUXF5:I0->O           3   0.325   0.465  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear33 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_clear)
     LUT4:I3->O            4   0.166   0.325  plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_not0001 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_not0001)
     FDCE:CE                   0.461          plb_usb_0/USER_LOGIC_I/USB_CORE_I/count_reg_0
    ----------------------------------------
    Total                      3.159ns (1.284ns logic, 1.875ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 208 / 95
-------------------------------------------------------------------------
Offset:              2.925ns (Levels of Logic = 3)
  Source:            plb_usb_0/USER_LOGIC_I/dma_session_active (FF)
  Destination:       plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO:wr_en (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/dma_session_active to plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           88   0.307   1.322  plb_usb_0/USER_LOGIC_I/dma_session_active (plb_usb_0/USER_LOGIC_I/dma_session_active)
     LUT4:I0->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8>)
     MUXCY:S->O            3   0.499   0.465  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_cy<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer)
     LUT4:I3->O            0   0.166   0.000  plb_usb_0/USER_LOGIC_I/send_wr_en (plb_usb_0/USER_LOGIC_I/send_wr_en)
    usb_fifo_17:wr_en          0.000          plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO
    ----------------------------------------
    Total                      2.925ns (1.138ns logic, 1.787ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'if_clk'
  Total number of paths / destination ports: 45 / 23
-------------------------------------------------------------------------
Offset:              2.255ns (Levels of Logic = 3)
  Source:            plb_usb_0/USER_LOGIC_I/USB_CORE_I/current_state_FSM_FFd1 (FF)
  Destination:       slwr_n (PAD)
  Source Clock:      if_clk rising

  Data Path: plb_usb_0/USER_LOGIC_I/USB_CORE_I/current_state_FSM_FFd1 to slwr_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.307   0.777  plb_usb_0/USER_LOGIC_I/USB_CORE_I/current_state_FSM_FFd1 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/current_state_FSM_FFd1)
     LUT4:I0->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/USB_CORE_I/fd_T<10>1 (plb_usb_0/USER_LOGIC_I/USB_CORE_I/fd_T<10>)
     MUXF5:I1->O           2   0.319   0.520  plb_usb_0/USER_LOGIC_I/USB_CORE_I/fd_T<10>_f5 (fd_T<0>)
     LUT2:I0->O            0   0.166   0.000  plb_usb_0/USER_LOGIC_I/USB_CORE_I/slwr_n1 (slwr_n)
    ----------------------------------------
    Total                      2.255ns (0.958ns logic, 1.297ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 82 / 81
-------------------------------------------------------------------------
Offset:              1.810ns (Levels of Logic = 2)
  Source:            plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg (FF)
  Destination:       plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:wr_en (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg to plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.307   0.563  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg)
     LUT2:I1->O            2   0.166   0.608  plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_mstrd_src_rdy1 (plb_usb_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_mstrd_src_rdy)
     LUT4:I1->O            0   0.166   0.000  plb_usb_0/USER_LOGIC_I/pbf_wr_en1 (plb_usb_0/USER_LOGIC_I/pbf_wr_en)
    plb_burst_fifo:wr_en        0.000          plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1
    ----------------------------------------
    Total                      1.810ns (0.639ns logic, 1.171ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 167 / 84
-------------------------------------------------------------------------
Delay:               2.192ns (Levels of Logic = 3)
  Source:            plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:empty (PAD)
  Destination:       plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO:wr_en (PAD)

  Data Path: plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1:empty to plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    plb_burst_fifo:empty   21   0.000   0.896  plb_usb_0/USER_LOGIC_I/PLB_BURST_FIFO1 (plb_usb_0/USER_LOGIC_I/pbf_empty)
     LUT4:I1->O            1   0.166   0.000  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_lut<8>)
     MUXCY:S->O            3   0.499   0.465  plb_usb_0/USER_LOGIC_I/terminate_dma_transfer_and0000_wg_cy<8> (plb_usb_0/USER_LOGIC_I/terminate_dma_transfer)
     LUT4:I3->O            0   0.166   0.000  plb_usb_0/USER_LOGIC_I/send_wr_en (plb_usb_0/USER_LOGIC_I/send_wr_en)
    usb_fifo_17:wr_en          0.000          plb_usb_0/USER_LOGIC_I/USB_CORE_I/GEN_FIFO_16.SEND_FIFO
    ----------------------------------------
    Total                      2.192ns (0.831ns logic, 1.361ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 45.04 secs
 
--> 

Total memory usage is 387132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  267 (   0 filtered)
Number of infos    :   11 (   0 filtered)

