TimeQuest Timing Analyzer report for PU3
Fri Jun 09 02:42:37 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLK_50M'
 11. Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 12. Slow Model Setup: 'IN_BOTAO'
 13. Slow Model Hold: 'CLK_50M'
 14. Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 15. Slow Model Hold: 'IN_BOTAO'
 16. Slow Model Minimum Pulse Width: 'CLK_50M'
 17. Slow Model Minimum Pulse Width: 'IN_BOTAO'
 18. Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLK_50M'
 29. Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 30. Fast Model Setup: 'IN_BOTAO'
 31. Fast Model Hold: 'CLK_50M'
 32. Fast Model Hold: 'IN_BOTAO'
 33. Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 34. Fast Model Minimum Pulse Width: 'CLK_50M'
 35. Fast Model Minimum Pulse Width: 'IN_BOTAO'
 36. Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Setup Transfers
 47. Hold Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths
 51. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; CLK_50M                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M }                                                                                                     ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] } ;
; IN_BOTAO                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IN_BOTAO }                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                     ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                  ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 198.41 MHz  ; 198.41 MHz      ; CLK_50M                                                                                                     ;                                                               ;
; 219.83 MHz  ; 219.83 MHz      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;                                                               ;
; 2127.66 MHz ; 450.05 MHz      ; IN_BOTAO                                                                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -4.040 ; -51.064       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.549 ; -59.949       ;
; IN_BOTAO                                                                                                    ; 0.265  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -2.557 ; -21.617       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.207 ; -2.772        ;
; IN_BOTAO                                                                                                    ; 0.005  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
; IN_BOTAO                                                                                                    ; -1.222 ; -2.222        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500 ; -18.000       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.040 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.251      ;
; -4.040 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.251      ;
; -4.040 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.251      ;
; -4.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.224      ;
; -4.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.224      ;
; -4.013 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.224      ;
; -3.904 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.115      ;
; -3.904 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.115      ;
; -3.904 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.115      ;
; -3.836 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.047      ;
; -3.836 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.047      ;
; -3.836 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 4.047      ;
; -3.779 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 3.990      ;
; -3.779 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 3.990      ;
; -3.779 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.825     ; 3.990      ;
; -3.600 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.812      ;
; -3.600 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.812      ;
; -3.600 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.812      ;
; -3.577 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.822     ; 3.791      ;
; -3.550 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.822     ; 3.764      ;
; -3.536 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.748      ;
; -3.536 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.748      ;
; -3.536 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.748      ;
; -3.466 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.502      ;
; -3.466 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.502      ;
; -3.466 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.502      ;
; -3.441 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.822     ; 3.655      ;
; -3.435 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.647      ;
; -3.435 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.647      ;
; -3.435 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.647      ;
; -3.373 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.822     ; 3.587      ;
; -3.353 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.389      ;
; -3.353 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.389      ;
; -3.353 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.389      ;
; -3.331 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.543      ;
; -3.331 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.543      ;
; -3.331 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.543      ;
; -3.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.362      ;
; -3.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.362      ;
; -3.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.362      ;
; -3.316 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.822     ; 3.530      ;
; -3.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.513      ;
; -3.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.513      ;
; -3.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.513      ;
; -3.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.440      ;
; -3.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.440      ;
; -3.228 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.440      ;
; -3.215 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.251      ;
; -3.215 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.251      ;
; -3.215 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.251      ;
; -3.215 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.251      ;
; -3.215 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.251      ;
; -3.188 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.224      ;
; -3.188 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.224      ;
; -3.188 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.224      ;
; -3.188 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.224      ;
; -3.188 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.224      ;
; -3.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 3.352      ;
; -3.126 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.338      ;
; -3.126 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.338      ;
; -3.126 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.824     ; 3.338      ;
; -3.079 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.115      ;
; -3.079 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.115      ;
; -3.079 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.115      ;
; -3.079 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.115      ;
; -3.079 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.115      ;
; -3.073 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 3.288      ;
; -3.011 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.047      ;
; -3.011 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.047      ;
; -3.011 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.047      ;
; -3.011 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.047      ;
; -3.011 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.047      ;
; -3.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.003      ; 4.042      ;
; -2.972 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 3.187      ;
; -2.954 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.990      ;
; -2.954 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.990      ;
; -2.954 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.990      ;
; -2.954 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.990      ;
; -2.954 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.990      ;
; -2.890 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.003      ; 3.929      ;
; -2.868 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 3.083      ;
; -2.863 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.003      ; 3.902      ;
; -2.838 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 3.053      ;
; -2.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 3.812      ;
; -2.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 3.812      ;
; -2.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 3.812      ;
; -2.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 3.812      ;
; -2.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.001      ; 3.812      ;
; -2.765 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.821     ; 2.980      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.756 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.791      ;
; -2.729 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.764      ;
; -2.729 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.764      ;
; -2.729 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.764      ;
; -2.729 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.001     ; 3.764      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.549 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.585      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.444 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.480      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.319 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.355      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.303 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.339      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.186 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.222      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.162 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.198      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.112 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.135      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.034 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.070      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -3.007 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.013     ; 4.030      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.968 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.004      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.906 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.942      ;
; -2.893 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 3.929      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IN_BOTAO'                                                                                        ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.265 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.500        ; 2.807      ; 3.078      ;
; 0.765 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 1.000        ; 2.807      ; 3.078      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.557 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 1.466      ;
; -2.486 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 1.537      ;
; -2.415 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 1.608      ;
; -2.344 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 1.679      ;
; -2.273 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 1.750      ;
; -2.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.686      ; 1.083      ;
; -2.057 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 1.466      ;
; -1.986 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 1.537      ;
; -1.915 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 1.608      ;
; -1.844 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 1.679      ;
; -1.773 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 1.750      ;
; -1.619 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.686      ; 1.083      ;
; -1.357 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 2.666      ;
; -1.357 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.507      ; 2.666      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.508      ; 3.126      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.508      ; 3.126      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.508      ; 3.126      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.508      ; 3.126      ;
; -0.898 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 3.508      ; 3.126      ;
; -0.857 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 2.666      ;
; -0.857 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.507      ; 2.666      ;
; -0.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.508      ; 3.126      ;
; -0.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.508      ; 3.126      ;
; -0.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.508      ; 3.126      ;
; -0.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.508      ; 3.126      ;
; -0.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 3.508      ; 3.126      ;
; -0.073 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.683      ; 3.126      ;
; -0.073 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.683      ; 3.126      ;
; -0.073 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.683      ; 3.126      ;
; 0.410  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.501      ;
; 0.427  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.683      ; 3.126      ;
; 0.427  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.683      ; 3.126      ;
; 0.427  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.683      ; 3.126      ;
; 0.437  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.528      ;
; 0.481  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.572      ;
; 0.508  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.599      ;
; 0.550  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.641      ;
; 0.552  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.643      ;
; 0.579  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.670      ;
; 0.621  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.712      ;
; 0.623  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.714      ;
; 0.650  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.741      ;
; 0.692  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.783      ;
; 0.694  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.785      ;
; 0.721  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.812      ;
; 0.763  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.854      ;
; 0.803  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.069      ;
; 0.808  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.078      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.821  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.088      ;
; 0.834  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.825      ; 1.925      ;
; 0.841  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 1.931      ;
; 0.847  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.853  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.120      ;
; 0.856  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.122      ;
; 0.868  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 1.958      ;
; 0.912  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.002      ;
; 0.939  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.029      ;
; 0.981  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.071      ;
; 1.052  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.142      ;
; 1.054  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.144      ;
; 1.081  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.171      ;
; 1.125  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.215      ;
; 1.152  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.242      ;
; 1.186  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.191  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.194  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.284      ;
; 1.195  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.461      ;
; 1.196  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.286      ;
; 1.201  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.467      ;
; 1.201  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.467      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.223  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.313      ;
; 1.233  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.499      ;
; 1.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.500      ;
; 1.239  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.505      ;
; 1.240  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.506      ;
; 1.242  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.508      ;
; 1.264  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.530      ;
; 1.265  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.355      ;
; 1.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.532      ;
; 1.267  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.357      ;
; 1.272  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.538      ;
; 1.272  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.538      ;
; 1.294  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; -0.001     ; 1.559      ;
; 1.294  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.824      ; 2.384      ;
; 1.304  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.570      ;
; 1.305  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.571      ;
; 1.310  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.576      ;
; 1.313  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.579      ;
; 1.328  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.594      ;
; 1.335  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.601      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.207 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.209      ; 3.268      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; -0.101 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.196      ; 3.361      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.293  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.209      ; 3.268      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.399  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 3.196      ; 3.361      ;
; 0.807  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.073      ;
; 0.808  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.080      ;
; 0.817  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.083      ;
; 0.817  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.084      ;
; 0.821  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.087      ;
; 0.823  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.089      ;
; 0.844  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.110      ;
; 0.852  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.119      ;
; 0.853  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.119      ;
; 0.865  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.133      ;
; 1.190  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.456      ;
; 1.191  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.457      ;
; 1.196  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.463      ;
; 1.200  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.466      ;
; 1.201  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.467      ;
; 1.204  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.470      ;
; 1.206  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.472      ;
; 1.238  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.504      ;
; 1.239  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.505      ;
; 1.239  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.505      ;
; 1.251  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.517      ;
; 1.252  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.518      ;
; 1.253  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.519      ;
; 1.261  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.527      ;
; 1.262  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.528      ;
; 1.267  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.534      ;
; 1.271  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.537      ;
; 1.275  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.541      ;
; 1.277  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.543      ;
; 1.285  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.551      ;
; 1.292  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.558      ;
; 1.298  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.013     ; 1.551      ;
; 1.309  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.575      ;
; 1.310  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.576      ;
; 1.322  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.588      ;
; 1.323  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.589      ;
; 1.324  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.590      ;
; 1.332  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.598      ;
; 1.333  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.599      ;
; 1.339  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.605      ;
; 1.342  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.608      ;
; 1.346  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.612      ;
; 1.348  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.614      ;
; 1.356  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.622      ;
; 1.360  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.013     ; 1.613      ;
; 1.369  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.013     ; 1.622      ;
; 1.380  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.646      ;
; 1.393  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.659      ;
; 1.394  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.660      ;
; 1.395  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.661      ;
; 1.398  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.664      ;
; 1.403  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.669      ;
; 1.404  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.670      ;
; 1.410  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 1.676      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IN_BOTAO'                                                                                         ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.005 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.000        ; 2.807      ; 3.078      ;
; 0.505 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; -0.500       ; 2.807      ; 3.078      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IN_BOTAO'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IN_BOTAO ; Rise       ; IN_BOTAO                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.235 ; 0.235 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.129 ; 0.129 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; -0.005 ; -0.005 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.207  ; 0.207  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 9.820  ; 9.820  ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.569  ; 8.569  ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 5.194  ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.006 ; 28.006 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.006 ; 28.006 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 25.287 ; 25.287 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 22.726 ; 22.726 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 20.602 ; 20.602 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 18.573 ; 18.573 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.031 ; 16.031 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 13.508 ; 13.508 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.077 ; 11.077 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.621  ; 8.621  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.194  ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 7.788 ; 7.788 ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.569 ; 8.569 ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 5.194 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.116 ; 8.116 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.226 ; 9.226 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.108 ; 9.108 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.804 ; 8.804 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.853 ; 8.853 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.955 ; 8.955 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.225 ; 9.225 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.787 ; 8.787 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.811 ; 8.811 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.116 ; 8.116 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.194 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.223 ; -15.038       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.152 ; -19.053       ;
; IN_BOTAO                                                                                                    ; 0.474  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.536 ; -15.636       ;
; IN_BOTAO                                                                                                    ; -0.094 ; -0.094        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.018 ; -0.162        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
; IN_BOTAO                                                                                                    ; -1.222 ; -2.222        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500 ; -18.000       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.223 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 2.010      ;
; -1.223 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 2.010      ;
; -1.223 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 2.010      ;
; -1.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.993      ;
; -1.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.993      ;
; -1.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.993      ;
; -1.156 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.943      ;
; -1.156 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.943      ;
; -1.156 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.943      ;
; -1.121 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.908      ;
; -1.121 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.908      ;
; -1.121 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.908      ;
; -1.097 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.129      ;
; -1.097 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.129      ;
; -1.097 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.129      ;
; -1.080 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.867      ;
; -1.080 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.867      ;
; -1.080 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.245     ; 1.867      ;
; -1.045 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.077      ;
; -1.045 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.077      ;
; -1.045 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.077      ;
; -1.029 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.061      ;
; -1.029 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.061      ;
; -1.029 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.061      ;
; -1.019 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.243     ; 1.808      ;
; -1.002 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.243     ; 1.791      ;
; -0.986 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.777      ;
; -0.986 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.777      ;
; -0.986 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.777      ;
; -0.978 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.010      ;
; -0.978 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.010      ;
; -0.978 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.010      ;
; -0.978 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.010      ;
; -0.978 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.010      ;
; -0.961 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.993      ;
; -0.961 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.993      ;
; -0.961 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.993      ;
; -0.961 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.993      ;
; -0.961 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.993      ;
; -0.955 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.746      ;
; -0.955 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.746      ;
; -0.955 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.746      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.243     ; 1.741      ;
; -0.917 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.243     ; 1.706      ;
; -0.911 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.943      ;
; -0.911 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.943      ;
; -0.911 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.943      ;
; -0.911 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.943      ;
; -0.911 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.943      ;
; -0.902 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.693      ;
; -0.902 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.693      ;
; -0.902 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.693      ;
; -0.893 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.002      ; 1.927      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.243     ; 1.665      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.908      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.908      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.908      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.908      ;
; -0.876 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.908      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.647      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.647      ;
; -0.856 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.647      ;
; -0.852 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.129      ;
; -0.852 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.129      ;
; -0.852 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.129      ;
; -0.852 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.129      ;
; -0.852 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.129      ;
; -0.841 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.002      ; 1.875      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.626      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.626      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.626      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.867      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.867      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.867      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.867      ;
; -0.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.867      ;
; -0.825 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.002      ; 1.859      ;
; -0.813 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.604      ;
; -0.813 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.604      ;
; -0.813 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.241     ; 1.604      ;
; -0.800 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.077      ;
; -0.800 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.077      ;
; -0.800 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.077      ;
; -0.800 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.077      ;
; -0.800 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.077      ;
; -0.784 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.061      ;
; -0.784 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.061      ;
; -0.784 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.061      ;
; -0.784 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.061      ;
; -0.784 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.245      ; 2.061      ;
; -0.782 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.239     ; 1.575      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.780 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.808      ;
; -0.763 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.791      ;
; -0.763 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.004     ; 1.791      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.184      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.119      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.031 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.063      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -1.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 2.050      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.965 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.986      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.964 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.996      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.949 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.981      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.900 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.889 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.921      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.855 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 1.887      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.844 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.865      ;
; -0.831 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.011     ; 1.852      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IN_BOTAO'                                                                                        ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.474 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.500        ; 1.462      ; 1.520      ;
; 0.974 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 1.000        ; 1.462      ; 1.520      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.536 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 0.658      ;
; -1.501 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 0.693      ;
; -1.466 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 0.728      ;
; -1.435 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.662      ; 0.520      ;
; -1.431 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 0.763      ;
; -1.396 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 0.798      ;
; -1.036 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 0.658      ;
; -1.001 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 0.693      ;
; -0.966 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 0.728      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.662      ; 0.520      ;
; -0.931 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 0.763      ;
; -0.919 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 1.275      ;
; -0.919 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.901      ; 1.275      ;
; -0.896 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 0.798      ;
; -0.721 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.905      ; 1.477      ;
; -0.721 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.905      ; 1.477      ;
; -0.721 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.905      ; 1.477      ;
; -0.721 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.905      ; 1.477      ;
; -0.721 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.905      ; 1.477      ;
; -0.476 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.660      ; 1.477      ;
; -0.476 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.660      ; 1.477      ;
; -0.476 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.660      ; 1.477      ;
; -0.419 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 1.275      ;
; -0.419 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.901      ; 1.275      ;
; -0.221 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.905      ; 1.477      ;
; -0.221 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.905      ; 1.477      ;
; -0.221 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.905      ; 1.477      ;
; -0.221 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.905      ; 1.477      ;
; -0.221 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.905      ; 1.477      ;
; 0.024  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.660      ; 1.477      ;
; 0.024  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.660      ; 1.477      ;
; 0.024  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.660      ; 1.477      ;
; 0.275  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.672      ;
; 0.291  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.688      ;
; 0.310  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.707      ;
; 0.326  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.723      ;
; 0.343  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.740      ;
; 0.345  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.742      ;
; 0.360  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.758      ;
; 0.363  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.378  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.775      ;
; 0.379  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.777      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.396  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.793      ;
; 0.413  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.810      ;
; 0.415  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.812      ;
; 0.431  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.828      ;
; 0.448  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.845      ;
; 0.483  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.245      ; 0.880      ;
; 0.498  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.653      ;
; 0.504  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.656      ;
; 0.506  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 0.899      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.660      ;
; 0.518  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.671      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 0.915      ;
; 0.537  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.691      ;
; 0.541  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 0.934      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.553  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; -0.004     ; 0.705      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 0.950      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.572  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 0.967      ;
; 0.578  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.730      ;
; 0.589  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.741      ;
; 0.592  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.744      ;
; 0.592  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; -0.004     ; 0.740      ;
; 0.598  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; -0.004     ; 0.746      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.755      ;
; 0.607  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.759      ;
; 0.609  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.761      ;
; 0.609  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 1.002      ;
; 0.611  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.241      ; 1.004      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IN_BOTAO'                                                                                          ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.094 ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; 0.000        ; 1.462      ; 1.520      ;
; 0.406  ; IN_BOTAO  ; contador_180:inst2|inst11 ; IN_BOTAO     ; IN_BOTAO    ; -0.500       ; 1.462      ; 1.520      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; -0.018 ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.532      ; 1.666      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.039  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.521      ; 1.712      ;
; 0.361  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.522      ;
; 0.375  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.527      ;
; 0.379  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.532      ;
; 0.386  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.540      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.482  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.532      ; 1.666      ;
; 0.499  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.660      ;
; 0.519  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.672      ;
; 0.526  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.678      ;
; 0.527  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.679      ;
; 0.528  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.680      ;
; 0.534  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.686      ;
; 0.538  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.539  ; IN_BOTAO                                                                                                   ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.500       ; 1.521      ; 1.712      ;
; 0.540  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.693      ;
; 0.541  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.693      ;
; 0.543  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.695      ;
; 0.554  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.708      ;
; 0.559  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.011     ; 0.700      ;
; 0.560  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.715      ;
; 0.569  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.721      ;
; 0.569  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.721      ;
; 0.575  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.728      ;
; 0.576  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.728      ;
; 0.578  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.730      ;
; 0.589  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.743      ;
; 0.594  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.011     ; 0.735      ;
; 0.596  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.748      ;
; 0.597  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.750      ;
; 0.602  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; -0.011     ; 0.743      ;
; 0.604  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.756      ;
; 0.604  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.756      ;
; 0.610  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.762      ;
; 0.611  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.763      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IN_BOTAO'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IN_BOTAO ; Rise       ; IN_BOTAO                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; contador_180:inst2|inst11 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; IN_BOTAO|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst10|combout      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Rise       ; inst2|inst10|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IN_BOTAO ; Fall       ; inst2|inst11|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_rsj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst1|inst|LPM_COMPARE_component|auto_generated|op_1~2|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; inst2|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; rtl~0|datac                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.026 ; 0.026 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.159 ; 0.159 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                         ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.094 ; 0.094 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.018 ; 0.018 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 4.975  ; 4.975  ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.456  ; 4.456  ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 2.562  ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 12.582 ; 12.582 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 12.582 ; 12.582 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.394 ; 11.394 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.292 ; 10.292 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.406  ; 9.406  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.504  ; 8.504  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.419  ; 7.419  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.327  ; 6.327  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.271  ; 5.271  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.223  ; 4.223  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 2.562  ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 4.095 ; 4.095 ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.456 ; 4.456 ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 2.562 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.989 ; 3.989 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.502 ; 4.502 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.445 ; 4.445 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.308 ; 4.308 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.345 ; 4.345 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.355 ; 4.355 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.491 ; 4.491 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.304 ; 4.304 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.315 ; 4.315 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.989 ; 3.989 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 2.562 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -4.040   ; -2.557  ; N/A      ; N/A     ; -1.380              ;
;  CLK_50M                                                                                                     ; -4.040   ; -2.557  ; N/A      ; N/A     ; -1.380              ;
;  IN_BOTAO                                                                                                    ; 0.265    ; -0.094  ; N/A      ; N/A     ; -1.222              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.549   ; -0.207  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                              ; -111.013 ; -24.389 ; 0.0      ; 0.0     ; -37.602             ;
;  CLK_50M                                                                                                     ; -51.064  ; -21.617 ; N/A      ; N/A     ; -17.380             ;
;  IN_BOTAO                                                                                                    ; 0.000    ; -0.094  ; N/A      ; N/A     ; -2.222              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -59.949  ; -2.772  ; N/A      ; N/A     ; -18.000             ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.235 ; 0.235 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.159 ; 0.159 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                         ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; IN_BOTAO                                                                                                    ; 0.094 ; 0.094 ; Fall       ; IN_BOTAO                                                                                                    ;
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.207 ; 0.207 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 9.820  ; 9.820  ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 8.569  ; 8.569  ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 5.194  ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.006 ; 28.006 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 28.006 ; 28.006 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 25.287 ; 25.287 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 22.726 ; 22.726 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 20.602 ; 20.602 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 18.573 ; 18.573 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.031 ; 16.031 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 13.508 ; 13.508 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.077 ; 11.077 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.621  ; 8.621  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.194  ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; PWM_COOLER    ; CLK_50M                                                                                                     ; 4.095 ; 4.095 ; Rise       ; CLK_50M                                                                                                     ;
; LED_SYS_EN    ; IN_BOTAO                                                                                                    ; 4.456 ; 4.456 ; Fall       ; IN_BOTAO                                                                                                    ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 2.562 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; OUT_TEMPO[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.989 ; 3.989 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.502 ; 4.502 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.445 ; 4.445 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.308 ; 4.308 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.345 ; 4.345 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.355 ; 4.355 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.491 ; 4.491 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.304 ; 4.304 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.315 ; 4.315 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  OUT_TEMPO[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.989 ; 3.989 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 2.562 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 1143     ;
; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 18       ; 18       ;
; IN_BOTAO                                                                                                    ; IN_BOTAO                                                                                                    ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 1143     ;
; IN_BOTAO                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 18       ; 18       ;
; IN_BOTAO                                                                                                    ; IN_BOTAO                                                                                                    ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 113   ; 113  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 09 02:42:36 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
    Info (332105): create_clock -period 1.000 -name IN_BOTAO IN_BOTAO
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.040       -51.064 CLK_50M 
    Info (332119):    -3.549       -59.949 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.265         0.000 IN_BOTAO 
Info (332146): Worst-case hold slack is -2.557
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.557       -21.617 CLK_50M 
    Info (332119):    -0.207        -2.772 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.005         0.000 IN_BOTAO 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK_50M 
    Info (332119):    -1.222        -2.222 IN_BOTAO 
    Info (332119):    -0.500       -18.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.223       -15.038 CLK_50M 
    Info (332119):    -1.152       -19.053 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):     0.474         0.000 IN_BOTAO 
Info (332146): Worst-case hold slack is -1.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.536       -15.636 CLK_50M 
    Info (332119):    -0.094        -0.094 IN_BOTAO 
    Info (332119):    -0.018        -0.162 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK_50M 
    Info (332119):    -1.222        -2.222 IN_BOTAO 
    Info (332119):    -0.500       -18.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Fri Jun 09 02:42:37 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


