{
  "module_name": "cpu_pll_regs.h",
  "hash_id": "e66617f7789961a39c8990d4ab2b088dbc89721a19a6c9db91c4ef95a7b22019",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/cpu_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_CPU_PLL_REGS_H_\n#define ASIC_REG_CPU_PLL_REGS_H_\n\n \n\n#define mmCPU_PLL_NR                                                 0x4A2100\n\n#define mmCPU_PLL_NF                                                 0x4A2104\n\n#define mmCPU_PLL_OD                                                 0x4A2108\n\n#define mmCPU_PLL_NB                                                 0x4A210C\n\n#define mmCPU_PLL_CFG                                                0x4A2110\n\n#define mmCPU_PLL_LOSE_MASK                                          0x4A2120\n\n#define mmCPU_PLL_LOCK_INTR                                          0x4A2128\n\n#define mmCPU_PLL_LOCK_BYPASS                                        0x4A212C\n\n#define mmCPU_PLL_DATA_CHNG                                          0x4A2130\n\n#define mmCPU_PLL_RST                                                0x4A2134\n\n#define mmCPU_PLL_SLIP_WD_CNTR                                       0x4A2150\n\n#define mmCPU_PLL_DIV_FACTOR_0                                       0x4A2200\n\n#define mmCPU_PLL_DIV_FACTOR_1                                       0x4A2204\n\n#define mmCPU_PLL_DIV_FACTOR_2                                       0x4A2208\n\n#define mmCPU_PLL_DIV_FACTOR_3                                       0x4A220C\n\n#define mmCPU_PLL_DIV_FACTOR_CMD_0                                   0x4A2220\n\n#define mmCPU_PLL_DIV_FACTOR_CMD_1                                   0x4A2224\n\n#define mmCPU_PLL_DIV_FACTOR_CMD_2                                   0x4A2228\n\n#define mmCPU_PLL_DIV_FACTOR_CMD_3                                   0x4A222C\n\n#define mmCPU_PLL_DIV_SEL_0                                          0x4A2280\n\n#define mmCPU_PLL_DIV_SEL_1                                          0x4A2284\n\n#define mmCPU_PLL_DIV_SEL_2                                          0x4A2288\n\n#define mmCPU_PLL_DIV_SEL_3                                          0x4A228C\n\n#define mmCPU_PLL_DIV_EN_0                                           0x4A22A0\n\n#define mmCPU_PLL_DIV_EN_1                                           0x4A22A4\n\n#define mmCPU_PLL_DIV_EN_2                                           0x4A22A8\n\n#define mmCPU_PLL_DIV_EN_3                                           0x4A22AC\n\n#define mmCPU_PLL_DIV_FACTOR_BUSY_0                                  0x4A22C0\n\n#define mmCPU_PLL_DIV_FACTOR_BUSY_1                                  0x4A22C4\n\n#define mmCPU_PLL_DIV_FACTOR_BUSY_2                                  0x4A22C8\n\n#define mmCPU_PLL_DIV_FACTOR_BUSY_3                                  0x4A22CC\n\n#define mmCPU_PLL_CLK_GATER                                          0x4A2300\n\n#define mmCPU_PLL_CLK_RLX_0                                          0x4A2310\n\n#define mmCPU_PLL_CLK_RLX_1                                          0x4A2314\n\n#define mmCPU_PLL_CLK_RLX_2                                          0x4A2318\n\n#define mmCPU_PLL_CLK_RLX_3                                          0x4A231C\n\n#define mmCPU_PLL_REF_CNTR_PERIOD                                    0x4A2400\n\n#define mmCPU_PLL_REF_LOW_THRESHOLD                                  0x4A2410\n\n#define mmCPU_PLL_REF_HIGH_THRESHOLD                                 0x4A2420\n\n#define mmCPU_PLL_PLL_NOT_STABLE                                     0x4A2430\n\n#define mmCPU_PLL_FREQ_CALC_EN                                       0x4A2440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}