# Reading C:/Microsemi/Libero_SoC_v11.7/Model/tcl/vsim/pref.tcl
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:10 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 12:28:10 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 12:28:11 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:11 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:12 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 12:28:12 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:13 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 12:28:13 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:14 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 12:28:14 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 12:28:15 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:15 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:28:16 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 12:28:16 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 12:28:17 on May 15,2017
# //  ModelSim Microsemi 10.4c Aug 12 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 12:31:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 12:31:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 12:31:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 12:31:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 12:31:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 12:31:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 12:31:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 12:31:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 12:31:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:31:56 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:56 on May 15,2017, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 12:31:56 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 12:41:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 12:41:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:45 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 12:41:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 12:41:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 12:41:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 12:41:49 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 12:41:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:50 on May 15,2017, Elapsed time: 0:09:54
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 12:41:50 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 13:00:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 13:00:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 13:00:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 13:00:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 13:00:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 13:00:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:00:34 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 13:00:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:00:35 on May 15,2017, Elapsed time: 0:18:45
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 13:00:35 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 13:11:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 13:11:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 13:11:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 13:11:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 13:11:32 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:32 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 13:11:33 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:33 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:11:34 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:34 on May 15,2017, Elapsed time: 0:10:59
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 13:11:34 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 13:14:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 13:14:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 13:14:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 13:14:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 13:14:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 13:14:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 13:14:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 13:14:58 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:58 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 13:14:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:14:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 13:15:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:15:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 13:15:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:02 on May 15,2017, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 13:15:02 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 13:17:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:23 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 13:17:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 13:17:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 13:17:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 13:17:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:17:27 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 13:17:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:28 on May 15,2017, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 13:17:28 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 13:19:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 13:19:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 13:19:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 13:19:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 13:19:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 13:19:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 13:19:44 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 13:19:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 13:19:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 13:19:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:19:44 on May 15,2017, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 13:19:44 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 15:14:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 15:14:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 15:14:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 15:14:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 15:14:41 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:41 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 15:14:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 15:14:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 15:14:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 15:14:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:14:46 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 15:14:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:46 on May 15,2017, Elapsed time: 1:55:02
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 15:14:46 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 15:24:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 15:24:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 15:24:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 15:24:42 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:42 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 15:24:43 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:43 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 15:24:44 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:44 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 15:24:45 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:45 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 15:24:46 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:46 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 15:24:47 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:47 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 15:24:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 15:24:49 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:49 on May 15,2017, Elapsed time: 0:10:03
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 15:24:49 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:18:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 16:18:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:18:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 16:18:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:18:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 16:18:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:18:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 16:18:59 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:18:59 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 16:19:00 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:00 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 16:19:01 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:01 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 16:19:02 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:02 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 16:19:03 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:03 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:04 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 16:19:04 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 16:19:05 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 16:19:05 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:06 on May 15,2017, Elapsed time: 0:54:17
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 16:19:06 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:20:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:20:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:20:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:20:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:20:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:20:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:20:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:20:41 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:20:41 on May 15,2017, Elapsed time: 2:01:35
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:20:41 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
add wave -position end  sim:/cmam_tb/cmam_if_0/nm_sim_0/nm_cnr/reg_file
add wave -position end  sim:/cmam_tb/cmam_if_0/nm_sim_0/nm_cnr/regfile_ld
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:23:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:23:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:23:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:23:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:23:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:23:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:23:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:23:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:23:30 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:30 on May 15,2017, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:23:30 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
add wave -position end  sim:/cmam_tb/cmam_if_0/nm_sim_0/nm_cnr/addr
add wave -position end  sim:/cmam_tb/cmam_if_0/nm_sim_0/nm_cnr/data
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:26:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:26:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:26:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:26:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:26:48 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:48 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:26:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:26:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:26:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:26:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:26:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:26:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:26:54 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:26:55 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:26:55 on May 15,2017, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:26:55 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:28:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:28:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:27 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:28:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:28:29 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:29 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:28:30 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:30 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:28:31 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:28:31 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:32 on May 15,2017, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:28:32 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:29:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:29:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:29:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:52 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:29:52 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:29:53 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:53 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:29:54 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:54 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:29:55 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:55 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:29:56 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:56 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:57 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:29:57 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:57 on May 15,2017, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:29:57 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:42:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:42:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:24 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:42:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:42:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:42:27 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:27 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:42:28 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:42:28 on May 15,2017, Elapsed time: 0:12:31
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:42:29 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:44:20 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:20 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:44:21 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:21 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:44:22 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:22 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:44:23 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:23 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:44:24 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:24 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:44:25 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:25 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:44:26 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:44:26 on May 15,2017, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:44:27 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:48:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:48:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:48:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:48:49 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:49 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:50 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:48:50 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:48:51 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# ** Error: C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v(101): (vlog-2730) Undefined variable: 'reg_file'.
# 
# ** Error: C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v(124): 'Formal' must not be declared to be an array: reg_file.
# End time: 18:48:51 on May 15,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/Microsemi/Libero_SoC_v11.7/Model/win32acoem/vlog failed.
# Error in macro ./init.do line 58
# C:/Microsemi/Libero_SoC_v11.7/Model/win32acoem/vlog failed.
#     while executing
# "vlog "+incdir+${PROJECT_DIR}/stimulus" -vlog01compat -work presynth "${PROJECT_DIR}/hdl/nm_sim_cmd_and_reg.v""
do init.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.4c Lib Mapping Utility 2015.07 Aug 12 2015
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_datapath/adc_datapath.v 
# -- Compiling module adc_datapath
# 
# Top level modules:
# 	adc_datapath
# End time: 18:49:34 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:34 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/adc_fft_if.v 
# -- Compiling module adc_fft_if
# 
# Top level modules:
# 	adc_fft_if
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cm_if/cm_if.v 
# -- Compiling module cm_if
# 
# Top level modules:
# 	cm_if
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/cmam_if/cmam_if.v 
# -- Compiling module cmam_if
# 
# Top level modules:
# 	cmam_if
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/debug_bus/debug_bus.v 
# -- Compiling module debug_bus
# 
# Top level modules:
# 	debug_bus
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/nm_channel/nm_channel.v 
# -- Compiling module nm_channel
# 
# Top level modules:
# 	nm_channel
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_apb_proc.v 
# -- Compiling module acc_apb_proc
# 
# Top level modules:
# 	acc_apb_proc
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_if.v 
# -- Compiling module acc_if
# 
# Top level modules:
# 	acc_if
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_irq_proc.v 
# -- Compiling module acc_irq_proc
# 
# Top level modules:
# 	acc_irq_proc
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_datapath.v 
# -- Compiling module ack_datapath
# 
# Top level modules:
# 	ack_datapath
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ack_deserializer.v 
# -- Compiling module ack_deserializer
# 
# Top level modules:
# 	ack_deserializer
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_artifact_cancel.v 
# -- Compiling module adc_artifact_cancel
# 
# Top level modules:
# 	adc_artifact_cancel
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_debug.v 
# -- Compiling module adc_debug
# 
# Top level modules:
# 	adc_debug
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_fft_cntl.v 
# -- Compiling module adc_fft_cntl
# 
# Top level modules:
# 	adc_fft_cntl
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_frame_buffer.v 
# -- Compiling module adc_frame_buffer
# 
# Top level modules:
# 	adc_frame_buffer
# End time: 18:49:35 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:35 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/adc_vector_compressor.v 
# -- Compiling module adc_vector_compressor
# 
# Top level modules:
# 	adc_vector_compressor
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/ADCMEM_SP.v 
# -- Compiling module ADCMEM_SP
# 
# Top level modules:
# 	ADCMEM_SP
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/am_if.v 
# -- Compiling module am_if
# 
# Top level modules:
# 	am_if
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_demux.v 
# -- Compiling module cm_demux
# 
# Top level modules:
# 	cm_demux
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cm_if_apb.v 
# -- Compiling module cm_if_apb
# 
# Top level modules:
# 	cm_if_apb
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/cmam_if_apb.v 
# -- Compiling module cmam_if_apb
# 
# Top level modules:
# 	cmam_if_apb
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/debug_mux.v 
# -- Compiling module debug_mux
# 
# Top level modules:
# 	debug_mux
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_rx.v 
# -- Compiling module nmic_rx
# 
# Top level modules:
# 	nmic_rx
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nmic_tx.v 
# -- Compiling module nmic_tx
# 
# Top level modules:
# 	nmic_tx
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_if.v 
# -- Compiling module pdma_if
# 
# Top level modules:
# 	pdma_if
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/acc_sim.v 
# -- Compiling module acc_sim
# 
# Top level modules:
# 	acc_sim
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim.v 
# -- Compiling module nm_sim
# 
# Top level modules:
# 	nm_sim
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_adc_gen.v 
# -- Compiling module nm_sim_adc_gen
# 
# Top level modules:
# 	nm_sim_adc_gen
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/nm_sim_cmd_and_reg.v 
# -- Compiling module nm_sim_cmd_and_reg
# 
# Top level modules:
# 	nm_sim_cmd_and_reg
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:36 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/hdl/pdma_sim.v 
# -- Compiling module pdma_sim
# 
# Top level modules:
# 	pdma_sim
# End time: 18:49:36 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO.v 
# -- Compiling module ADCFIFO
# 
# Top level modules:
# 	ADCFIFO
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_doubleSync
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_grayToBinConv
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_async
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_async
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_fwft
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_LSRAM_top
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_LSRAM_top
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_ram_wrapper
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ADCFIFO_ADCFIFO_0_COREFIFO
# 
# Top level modules:
# 	ADCFIFO_ADCFIFO_0_COREFIFO
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO.v 
# -- Compiling module ACKFIFO
# 
# Top level modules:
# 	ACKFIFO
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:37 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_doubleSync
# End time: 18:49:37 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_grayToBinConv
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_async
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_async
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_fwft
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_corefifo_sync_scntr
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_USRAM_top
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_USRAM_top
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_ram_wrapper
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_ram_wrapper
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module ACKFIFO_ACKFIFO_0_COREFIFO
# 
# Top level modules:
# 	ACKFIFO_ACKFIFO_0_COREFIFO
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO.v 
# -- Compiling module PDMAFIFO
# 
# Top level modules:
# 	PDMAFIFO
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_doubleSync
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_grayToBinConv
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_async
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_async
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_fwft
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync
# End time: 18:49:38 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:38 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_corefifo_sync_scntr
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_USRAM_top
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_USRAM_top
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_ram_wrapper
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_ram_wrapper
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module PDMAFIFO_PDMAFIFO_0_COREFIFO
# 
# Top level modules:
# 	PDMAFIFO_PDMAFIFO_0_COREFIFO
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/twiddle32.v 
# -- Compiling module adc_fft_if_COREFFT_0_twiddle
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_twiddle
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT_TOP.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/COREFFT.v 
# -- Compiling module adc_fft_if_COREFFT_0_COREFFT_INPLC
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_COREFFT_INPLC
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/fftDp.v 
# -- Compiling module adc_fft_if_COREFFT_0_wrapRam
# -- Compiling module adc_fft_if_COREFFT_0_inBuffer
# -- Compiling module adc_fft_if_COREFFT_0_inPlace
# -- Compiling module adc_fft_if_COREFFT_0_outBuff
# -- Compiling module adc_fft_if_COREFFT_0_twidLUT
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_inPlace
# 	adc_fft_if_COREFFT_0_outBuff
# 	adc_fft_if_COREFFT_0_twidLUT
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFFT_0/rtl/in_place/vlog/core/adc_fft_if_COREFFT_0_uram_smGen.v 
# -- Compiling module adc_fft_if_COREFFT_0_uram_smGen
# 
# Top level modules:
# 	adc_fft_if_COREFFT_0_uram_smGen
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/cmplx.v 
# -- Compiling module fft_inpl_half_cmplx_35
# -- Compiling module fft_inpl_cmplx_35
# -- Compiling module fft_inpl_half_cmplx_18
# -- Compiling module fft_inpl_cmplx_18
# -- Compiling module fft_inpl_cmplx_rnd
# 
# Top level modules:
# 	fft_inpl_cmplx_rnd
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/fftSm.v 
# -- Compiling module fft_inpl_sm_top
# -- Compiling module fft_inpl_rdFFTtimer
# -- Compiling module fft_inpl_inBuf_ldA
# -- Compiling module fft_inpl_outBufA
# -- Compiling module fft_inpl_inBuf_fftA_pipe
# -- Compiling module fft_inpl_twid_rA
# -- Compiling module fft_inpl_twid_wA_gen
# 
# Top level modules:
# 	fft_inpl_sm_top
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/kit.v 
# -- Compiling module fft_inpl_kitEdge
# -- Compiling module fft_inpl_counter
# -- Compiling module fft_inpl_kitCountS
# -- Compiling module fft_inpl_counter_w
# -- Compiling module fft_inpl_bcounter
# -- Compiling module fft_inpl_kitDelay_bit_reg
# -- Compiling module fft_inpl_kitDelay_reg
# -- Compiling module fft_inpl_RAM_two_port
# -- Compiling module fft_inpl_kitRndUp
# -- Compiling module fft_inpl_signExt
# -- Compiling module fft_inpl_kitSync_ngrst
# -- Compiling module fft_inpl_slowClock
# -- Compiling module fft_inpl_switch
# -- Compiling module fft_inpl_bfly2
# -- Compiling module fft_inpl_autoScale
# 
# Top level modules:
# 	fft_inpl_counter
# 	fft_inpl_kitCountS
# 	fft_inpl_counter_w
# 	fft_inpl_bcounter
# 	fft_inpl_RAM_two_port
# 	fft_inpl_kitRndUp
# 	fft_inpl_signExt
# 	fft_inpl_kitSync_ngrst
# 	fft_inpl_slowClock
# 	fft_inpl_switch
# 	fft_inpl_bfly2
# 	fft_inpl_autoScale
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/Actel/DirectCore/COREFFT/7.0.104/rtl/in_place/vlog/core/mac_lib.v 
# -- Compiling module fft_inpl_mac18x18mx
# 
# Top level modules:
# 	fft_inpl_mac18x18mx
# End time: 18:49:39 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:39 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_doubleSync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_doubleSync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_doubleSync
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_grayToBinConv
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_async
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_async
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_fwft
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_fwft
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_LSRAM_top.v 
# -- Compiling module adc_fft_if_COREFIFO_0_LSRAM_top
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_LSRAM_top
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/adc_fft_if_COREFIFO_0_ram_wrapper.v 
# -- Compiling module adc_fft_if_COREFIFO_0_ram_wrapper
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_ram_wrapper
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/component/work/adc_fft_if/COREFIFO_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module adc_fft_if_COREFIFO_0_COREFIFO
# 
# Top level modules:
# 	adc_fft_if_COREFIFO_0_COREFIFO
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.4c Compiler 2015.07 Aug 12 2015
# Start time: 18:49:40 on May 15,2017
# vlog -reportprogress 300 "+incdir+C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus" -vlog01compat -work presynth C:/Users/flb.EECS/Desktop/mario_laptop_sf2_newarch/Mario_SF2_devbrd/stimulus/cmam_tb.v 
# -- Compiling module cmam_tb
# 
# Top level modules:
# 	cmam_tb
# End time: 18:49:40 on May 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:49:41 on May 15,2017, Elapsed time: 0:05:14
# Errors: 5, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREAPB3_LIB -L CORESPI_LIB -t 1fs presynth.cmam_tb 
# Start time: 18:49:41 on May 15,2017
# Loading presynth.cmam_tb
# Loading presynth.cmam_if
# Loading presynth.acc_if
# Loading presynth.acc_apb_proc
# Loading presynth.acc_irq_proc
# Loading presynth.acc_sim
# Loading presynth.am_if
# Loading presynth.cm_if
# Loading presynth.cm_demux
# Loading presynth.cm_if_apb
# Loading SmartFusion2.MX2
# Loading SmartFusion2.CFG3
# Loading presynth.nm_channel
# Loading presynth.ack_datapath
# Loading presynth.adc_datapath
# Loading presynth.adc_artifact_cancel
# Loading presynth.adc_fft_if
# Loading presynth.adc_fft_cntl
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT
# Loading presynth.adc_fft_if_COREFIFO_0_COREFIFO
# Loading presynth.adc_frame_buffer
# Loading presynth.adc_vector_compressor
# Loading presynth.ADCFIFO
# Loading presynth.ADCFIFO_ADCFIFO_0_COREFIFO
# Loading presynth.ADCMEM_SP
# Loading presynth.debug_bus
# Loading presynth.nmic_rx
# Loading presynth.nmic_tx
# Loading presynth.pdma_if
# Loading presynth.PDMAFIFO
# Loading presynth.PDMAFIFO_PDMAFIFO_0_COREFIFO
# Loading presynth.cmam_if_apb
# Loading presynth.debug_mux
# Loading presynth.nm_sim
# Loading presynth.nm_sim_adc_gen
# Loading presynth.nm_sim_cmd_and_reg
# Loading presynth.pdma_sim
# Loading presynth.adc_fft_if_COREFFT_0_COREFFT_INPLC
# Loading presynth.fft_inpl_slowClock
# Loading presynth.fft_inpl_sm_top
# Loading presynth.fft_inpl_kitDelay_bit_reg
# Loading presynth.fft_inpl_kitEdge
# Loading presynth.fft_inpl_rdFFTtimer
# Loading presynth.fft_inpl_counter_w
# Loading presynth.fft_inpl_counter
# Loading presynth.fft_inpl_kitDelay_reg
# Loading presynth.fft_inpl_kitCountS
# Loading presynth.fft_inpl_inBuf_ldA
# Loading presynth.fft_inpl_inBuf_fftA_pipe
# Loading presynth.fft_inpl_twid_rA
# Loading presynth.fft_inpl_twid_wA_gen
# Loading presynth.fft_inpl_kitSync_ngrst
# Loading presynth.fft_inpl_bcounter
# Loading presynth.fft_inpl_outBufA
# Loading presynth.adc_fft_if_COREFFT_0_inPlace
# Loading presynth.fft_inpl_switch
# Loading presynth.fft_inpl_bfly2
# Loading presynth.fft_inpl_cmplx_rnd
# Loading presynth.fft_inpl_kitRndUp
# Loading presynth.adc_fft_if_COREFFT_0_twiddle
# Loading presynth.adc_fft_if_COREFFT_0_twidLUT
# Loading presynth.adc_fft_if_COREFFT_0_wrapRam
# Loading presynth.fft_inpl_autoScale
# Loading presynth.adc_fft_if_COREFIFO_0_corefifo_sync_scntr
# Loading presynth.adc_fft_if_COREFIFO_0_ram_wrapper
# Loading presynth.adc_fft_if_COREFIFO_0_LSRAM_top
# Loading SmartFusion2.RAM1K18
# Loading SmartFusion2.RAM_DLY
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# Loading presynth.ADCFIFO_ADCFIFO_0_corefifo_sync_scntr
# Loading presynth.ADCFIFO_ADCFIFO_0_ram_wrapper
# Loading presynth.ADCFIFO_ADCFIFO_0_LSRAM_top
# Loading presynth.PDMAFIFO_PDMAFIFO_0_corefifo_sync
# Loading presynth.PDMAFIFO_PDMAFIFO_0_ram_wrapper
# Loading presynth.PDMAFIFO_PDMAFIFO_0_USRAM_top
# Loading SmartFusion2.RAM64x18
# Loading SmartFusion2.RAM64x18_IP
# Loading SmartFusion2.SLE_Prim
# Loading presynth.adc_fft_if_COREFFT_0_inBuffer
# Loading presynth.fft_inpl_cmplx_18
# Loading presynth.fft_inpl_half_cmplx_18
# Loading presynth.fft_inpl_mac18x18mx
# Loading presynth.fft_inpl_signExt
# Loading presynth.adc_fft_if_COREFFT_0_uram_smGen
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
do run.do
# 2
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: Illegal address on port A at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFIFO_0.genblk21.UI_ram_wrapper_1.L3_syncnonpipe.adc_fft_if_COREFIFO_0_LSRAM_top_R0C0
# Warning: A_WEN went unknown at time 0.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.ADCFIFO_0.ADCFIFO_0.genblk20.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C0.u0
#  Warning: A_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: B_ADDR_EN went unknown at time 1000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.pdma_if_0.pdma_fifo.PDMAFIFO_0.genblk21.UI_ram_wrapper_1.U5_syncnonpipe.PDMAFIFO_PDMAFIFO_0_USRAM_top_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 50000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 100000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 150000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 200000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memP.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.inBuf_0.genblk1.minimal_0.genblk1.memQ.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 250000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0
#  Warning: Illegal address on port A at time 300000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 500000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 3
# 4
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_1.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C3.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C5.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C6.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C0.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C7.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C2.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C1.u0 
#  ** Warning: Port C Write to and Port A Read from the same address at the same time. Read data from conflicting address is unknown.
#     Time: 2900000.0ps! Instance: cmam_tb.cmam_if_0.cm_if_0.nm_channel_0.adc_datapath_0.adc_fft_if_0.COREFFT_0.genblk1.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_uram.smGen_RAM_0.adc_fft_if_COREFFT_0_uram_smGen_R0C4.u0 
# 5
# 6
# 7
# 8
# 9
# 10
# End time: 19:57:07 on May 15,2017, Elapsed time: 1:07:26
# Errors: 0, Warnings: 0
