// Seed: 1578951238
module module_0;
  always @(*) id_1 = id_1;
  reg id_2;
  always_latch @(1) begin
    if (id_2) id_2 <= id_1 | 1;
    else id_1 = id_1;
  end
  wire id_3;
endmodule
module module_1;
  wire id_2, id_3, id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    wait ("");
  end
  module_0();
endmodule
module module_3;
  assign id_1 = 1;
  module_0();
endmodule
