<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcBaseCtrl.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcBaseCtrl.v<span style="font-size: 80%;"> (source / <a href="ProcBaseCtrl.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">163</td>
            <td class="headerCovTableEntry">196</td>
            <td class="headerCovTableEntryMed">83.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-09-29 01:10:50</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //=========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // 5-Stage Simple Pipelined Processor Control</a>
<a name="3"><span class="lineNum">       3 </span>            : //=========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : `ifndef LAB2_PROC_PROC_BASE_CTRL_V</a>
<a name="6"><span class="lineNum">       6 </span>            : `define LAB2_PROC_PROC_BASE_CTRL_V</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;tinyrv2_encoding.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : module lab2_proc_ProcBaseCtrl</a>
<a name="13"><span class="lineNum">      13 </span>            : (</a>
<a name="14"><span class="lineNum">      14 </span><span class="lineCov">      40589 :   input  logic        clk,</span></a>
<a name="15"><span class="lineNum">      15 </span><span class="lineCov">          7 :   input  logic        reset,</span></a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            :   // Instruction Memory Port</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span><span class="lineCov">      14057 :   output logic        imem_reqstream_val,</span></a>
<a name="20"><span class="lineNum">      20 </span><span class="lineNoCov">          0 :   input  logic        imem_reqstream_rdy,</span></a>
<a name="21"><span class="lineNum">      21 </span><span class="lineCov">      12645 :   input  logic        imem_respstream_val,</span></a>
<a name="22"><span class="lineNum">      22 </span><span class="lineCov">      14050 :   output logic        imem_respstream_rdy,</span></a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">       1252 :   output logic        imem_respstream_drop,</span></a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            :   // Data Memory Port</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">       4592 :   output logic        dmem_reqstream_val,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">       2455 :   input  logic        dmem_reqstream_rdy,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">       4582 :   input  logic        dmem_respstream_val,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">       4582 :   output logic        dmem_respstream_rdy,</span></a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            :   // mngr communication port</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">         36 :   input  logic        mngr2proc_val,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">         34 :   output logic        mngr2proc_rdy,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">          6 :   output logic        proc2mngr_val,</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          6 :   input  logic        proc2mngr_rdy,</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            :   // control signals (ctrl-&gt;dpath)</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">      14050 :   output logic        reg_en_F,</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :   output logic [1:0]  pc_sel_F,</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">       2711 :   output logic        reg_en_D,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         20 :   output logic [1:0]  op2_sel_D,</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :   output logic [1:0]  csrr_sel_D,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :   output logic [2:0]  imm_type_D,</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">       1353 :   output logic        reg_en_X,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">         20 :   output logic [3:0]  alu_fn_X,</span></a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">       3731 :   output logic        reg_en_M,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">       1913 :   output logic        wb_result_sel_M,</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :   output logic        reg_en_W,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">        406 :   output logic [4:0]  rf_waddr_W,</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">       6405 :   output logic        rf_wen_W,</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :   output logic        stats_en_wen_W,</span></a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            :   // status signals (dpath-&gt;ctrl)</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">       2211 :   input  logic [31:0] inst_D,</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">       9715 :   input  logic        br_cond_eq_X,</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :   // extra ports</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">      12485 :   output logic        commit_inst</span></a>
<a name="68"><span class="lineNum">      68 </span>            : );</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            :   //----------------------------------------------------------------------</a>
<a name="71"><span class="lineNum">      71 </span>            :   // Notes</a>
<a name="72"><span class="lineNum">      72 </span>            :   //----------------------------------------------------------------------</a>
<a name="73"><span class="lineNum">      73 </span>            :   // We follow this principle to organize code for each pipeline stage in</a>
<a name="74"><span class="lineNum">      74 </span>            :   // the control unit.  Register enable logics should always at the</a>
<a name="75"><span class="lineNum">      75 </span>            :   // beginning. It followed by pipeline registers. Then logic that is not</a>
<a name="76"><span class="lineNum">      76 </span>            :   // dependent on stall or squash signals. Then logic that is dependent</a>
<a name="77"><span class="lineNum">      77 </span>            :   // on stall or squash signals. At the end there should be signals meant</a>
<a name="78"><span class="lineNum">      78 </span>            :   // to be passed to the next stage in the pipeline.</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            :   //----------------------------------------------------------------------</a>
<a name="81"><span class="lineNum">      81 </span>            :   // Valid, stall, and squash signals</a>
<a name="82"><span class="lineNum">      82 </span>            :   //----------------------------------------------------------------------</a>
<a name="83"><span class="lineNum">      83 </span>            :   // We use valid signal to indicate if the instruction is valid.  An</a>
<a name="84"><span class="lineNum">      84 </span>            :   // instruction can become invalid because of being squashed or</a>
<a name="85"><span class="lineNum">      85 </span>            :   // stalled. Notice that invalid instructions are microarchitectural</a>
<a name="86"><span class="lineNum">      86 </span>            :   // events, they are different from archtectural no-ops. We must be</a>
<a name="87"><span class="lineNum">      87 </span>            :   // careful about control signals that might change the state of the</a>
<a name="88"><span class="lineNum">      88 </span>            :   // processor. We should always AND outgoing control signals with valid</a>
<a name="89"><span class="lineNum">      89 </span>            :   // signal.</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">          7 :   logic val_F;</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">      10913 :   logic val_D;</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">      11331 :   logic val_X;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">      11326 :   logic val_M;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">      12485 :   logic val_W;</span></a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            :   // Managing the stall and squash signals is one of the most important,</a>
<a name="98"><span class="lineNum">      98 </span>            :   // yet also one of the most complex, aspects of designing a pipelined</a>
<a name="99"><span class="lineNum">      99 </span>            :   // processor. We will carefully use four signals per stage to manage</a>
<a name="100"><span class="lineNum">     100 </span>            :   // stalling and squashing: ostall_A, osquash_A, stall_A, and squash_A.</a>
<a name="101"><span class="lineNum">     101 </span>            :   //</a>
<a name="102"><span class="lineNum">     102 </span>            :   // We denote the stall signals _originating_ from stage A as</a>
<a name="103"><span class="lineNum">     103 </span>            :   // ostall_A. For example, if stage A can stall due to a pipeline</a>
<a name="104"><span class="lineNum">     104 </span>            :   // harzard, then ostall_A would need to factor in the stalling</a>
<a name="105"><span class="lineNum">     105 </span>            :   // condition for this pipeline harzard.</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">      12652 :   logic ostall_F;  // can ostall due to imem_respstream_val</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">        874 :   logic ostall_D;  // can ostall due to mngr2proc_val or other hazards</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">        767 :   logic ostall_X;  // can ostall due to dmem_reqstream_rdy</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">       3731 :   logic ostall_M;  // can ostall due to dmem_respstream_val</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :   logic ostall_W;  // can ostall due to proc2mngr_rdy</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :   // The stall_A signal should be used to indicate when stage A is indeed</a>
<a name="114"><span class="lineNum">     114 </span>            :   // stalling. stall_A will be a function of ostall_A and all the ostall</a>
<a name="115"><span class="lineNum">     115 </span>            :   // signals of stages in front of it in the pipeline.</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">      13274 :   logic stall_F;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">       2711 :   logic stall_D;</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">       1353 :   logic stall_X;</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">       3731 :   logic stall_M;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :   logic stall_W;</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :   // We denote the squash signals _originating_ from stage A as</a>
<a name="124"><span class="lineNum">     124 </span>            :   // osquash_A. For example, if stage A needs to squash the stages behind</a>
<a name="125"><span class="lineNum">     125 </span>            :   // A in the pipeline, then osquash_A would need to factor in this</a>
<a name="126"><span class="lineNum">     126 </span>            :   // squash condition.</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :   logic osquash_D; // can osquash due to unconditional jumps</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">       1252 :   logic osquash_X; // can osquash due to taken branches</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :   // The squash_A signal should be used to indicate when stage A is being</a>
<a name="132"><span class="lineNum">     132 </span>            :   // squashed. squash_A will _not_ be a function of osquash_A, since</a>
<a name="133"><span class="lineNum">     133 </span>            :   // osquash_A means to squash the stages _behind_ A in the pipeline, but</a>
<a name="134"><span class="lineNum">     134 </span>            :   // not to squash A itself.</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">       1252 :   logic squash_F;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">        316 :   logic squash_D;</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            :   //----------------------------------------------------------------------</a>
<a name="140"><span class="lineNum">     140 </span>            :   // F stage</a>
<a name="141"><span class="lineNum">     141 </span>            :   //----------------------------------------------------------------------</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :   // Register enable logic</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :   assign reg_en_F = !stall_F || squash_F;</a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span>            :   // Pipeline registers</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">      20291 :   always_ff @( posedge clk ) begin</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">         91 :     if ( reset )</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">         91 :       val_F &lt;= 1'b0;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">       8985 :     else if ( reg_en_F )</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">       8985 :       val_F &lt;= 1'b1;</span></a>
<a name="154"><span class="lineNum">     154 </span>            :   end</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :   // forward declaration for PC sel</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       1252 :   logic       pc_redirect_X;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :   logic [1:0] pc_sel_X;</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            :   // PC select logic</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        626 :     if ( pc_redirect_X )   // If a branch is taken in X stage</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">        626 :       pc_sel_F = pc_sel_X; // Use pc from X</span></a>
<a name="166"><span class="lineNum">     166 </span>            :     else</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">      19665 :       pc_sel_F = 2'b0;     // Use pc+4</span></a>
<a name="168"><span class="lineNum">     168 </span>            :   end</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            :   // ostall due to the imem response not valid.</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :   assign ostall_F = val_F &amp;&amp; !imem_respstream_val;</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :   // stall and squash in F</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :   assign stall_F  = val_F &amp;&amp; ( ostall_F  || ostall_D || ostall_X || ostall_M || ostall_W );</a>
<a name="177"><span class="lineNum">     177 </span>            :   assign squash_F = val_F &amp;&amp; ( osquash_D || osquash_X );</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :   // We drop the mem response when we are getting squashed</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            :   assign imem_respstream_drop = squash_F;</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            :   // imem is very special. Actually imem requests are sent before the F</a>
<a name="184"><span class="lineNum">     184 </span>            :   // stage. Note that we need to factor in reset to the imem_reqstream_val</a>
<a name="185"><span class="lineNum">     185 </span>            :   // signal because we don't want to send out imem request when we are</a>
<a name="186"><span class="lineNum">     186 </span>            :   // resetting.</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :   assign imem_reqstream_val  = ( !stall_F || squash_F ) &amp;&amp; !reset;</a>
<a name="189"><span class="lineNum">     189 </span>            :   assign imem_respstream_rdy = !stall_F || squash_F;</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            :   // Valid signal for the next stage (stage D)</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">      13267 :   logic  next_val_F;</span></a>
<a name="194"><span class="lineNum">     194 </span>            :   assign next_val_F = val_F &amp;&amp; !stall_F &amp;&amp; !squash_F;</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :   //----------------------------------------------------------------------</a>
<a name="197"><span class="lineNum">     197 </span>            :   // D stage</a>
<a name="198"><span class="lineNum">     198 </span>            :   //----------------------------------------------------------------------</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :   // Register enable logic</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            :   assign reg_en_D = !stall_D || squash_D;</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            :   // Pipline registers</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">      20291 :   always_ff @( posedge clk ) begin</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">         91 :     if ( reset )</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">         91 :       val_D &lt;= 1'b0;</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">       2748 :     else if ( reg_en_D )</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">      17452 :       val_D &lt;= next_val_F;</span></a>
<a name="211"><span class="lineNum">     211 </span>            :   end</a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            :   // Parse instruction fields</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        406 :   logic   [4:0] inst_rd_D;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :   logic   [4:0] inst_rs1_D;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">       2150 :   logic   [4:0] inst_rs2_D;</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">       2150 :   logic   [11:0] inst_csr_D;</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :   lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</a>
<a name="221"><span class="lineNum">     221 </span>            :   (</a>
<a name="222"><span class="lineNum">     222 </span>            :     .inst     (inst_D),</a>
<a name="223"><span class="lineNum">     223 </span>            :     .opcode   (),</a>
<a name="224"><span class="lineNum">     224 </span>            :     .rd       (inst_rd_D),</a>
<a name="225"><span class="lineNum">     225 </span>            :     .rs1      (inst_rs1_D),</a>
<a name="226"><span class="lineNum">     226 </span>            :     .rs2      (inst_rs2_D),</a>
<a name="227"><span class="lineNum">     227 </span>            :     .funct3   (),</a>
<a name="228"><span class="lineNum">     228 </span>            :     .funct7   (),</a>
<a name="229"><span class="lineNum">     229 </span>            :     .csr      (inst_csr_D)</a>
<a name="230"><span class="lineNum">     230 </span>            :   );</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :   // Generic Parameters -- yes or no</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :   localparam n = 1'd0;</a>
<a name="235"><span class="lineNum">     235 </span>            :   localparam y = 1'd1;</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :   // Register specifiers</a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            :   localparam rx = 5'bx;   // don't care</a>
<a name="240"><span class="lineNum">     240 </span>            :   localparam r0 = 5'd0;   // zero</a>
<a name="241"><span class="lineNum">     241 </span>            :   localparam rL = 5'd31;  // for jal</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :   // Branch type</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :   localparam br_x     = 3'bx; // Don't care</a>
<a name="246"><span class="lineNum">     246 </span>            :   localparam br_na    = 3'b0; // No branch</a>
<a name="247"><span class="lineNum">     247 </span>            :   localparam br_bne   = 3'b1; // bne</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :   // Operand 1 Mux Select</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :   localparam bm_x     = 2'bx; // Don't care</a>
<a name="252"><span class="lineNum">     252 </span>            :   localparam bm_rf    = 2'd0; // Use data from register file</a>
<a name="253"><span class="lineNum">     253 </span>            :   localparam bm_imm   = 2'd1; // Use sign-extended immediate</a>
<a name="254"><span class="lineNum">     254 </span>            :   localparam bm_csr   = 2'd2; // Use from mngr data</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :   // ALU Function</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            :   localparam alu_x    = 4'bx;</a>
<a name="259"><span class="lineNum">     259 </span>            :   localparam alu_add  = 4'd0;</a>
<a name="260"><span class="lineNum">     260 </span>            :   localparam alu_sub  = 4'd1;</a>
<a name="261"><span class="lineNum">     261 </span>            :   localparam alu_cp0  = 4'd11;</a>
<a name="262"><span class="lineNum">     262 </span>            :   localparam alu_cp1  = 4'd12;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :   // Immediate Type</a>
<a name="265"><span class="lineNum">     265 </span>            :   localparam imm_x    = 3'bx;</a>
<a name="266"><span class="lineNum">     266 </span>            :   localparam imm_i    = 3'd0;</a>
<a name="267"><span class="lineNum">     267 </span>            :   localparam imm_s    = 3'd1;</a>
<a name="268"><span class="lineNum">     268 </span>            :   localparam imm_b    = 3'd2;</a>
<a name="269"><span class="lineNum">     269 </span>            :   localparam imm_u    = 3'd3;</a>
<a name="270"><span class="lineNum">     270 </span>            :   localparam imm_j    = 3'd4;</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :   // Memory Request Type</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :   localparam nr       = 2'd0; // No request</a>
<a name="275"><span class="lineNum">     275 </span>            :   localparam ld       = 2'd1; // Load</a>
<a name="276"><span class="lineNum">     276 </span>            :   localparam st       = 2'd2; // Store</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            :   // Writeback Mux Select</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :   localparam wm_x     = 1'bx; // Don't care</a>
<a name="281"><span class="lineNum">     281 </span>            :   localparam wm_a     = 1'b0; // Use ALU output</a>
<a name="282"><span class="lineNum">     282 </span>            :   localparam wm_m     = 1'b1; // Use data memory response</a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span>            :   // Instruction Decode</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">       6904 :   logic       inst_val_D;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :   logic [2:0] br_type_D;</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">       6692 :   logic       rs1_en_D;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">       3271 :   logic       rs2_en_D;</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">         20 :   logic [3:0] alu_fn_D;</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :   logic [1:0] dmem_reqstream_type_D;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">       3419 :   logic       wb_result_sel_D;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">       4823 :   logic       rf_wen_D;</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">         20 :   logic       csrr_D;</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">       1258 :   logic       csrw_D;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">       1258 :   logic       proc2mngr_val_D;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">         20 :   logic       mngr2proc_rdy_D;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :   logic       stats_en_wen_D;</span></a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">      20291 :   task cs</span></a>
<a name="301"><span class="lineNum">     301 </span>            :   (</a>
<a name="302"><span class="lineNum">     302 </span>            :     input logic       cs_inst_val,</a>
<a name="303"><span class="lineNum">     303 </span>            :     input logic [2:0] cs_br_type,</a>
<a name="304"><span class="lineNum">     304 </span>            :     input logic [2:0] cs_imm_type,</a>
<a name="305"><span class="lineNum">     305 </span>            :     input logic       cs_rs1_en,</a>
<a name="306"><span class="lineNum">     306 </span>            :     input logic [1:0] cs_op2_sel,</a>
<a name="307"><span class="lineNum">     307 </span>            :     input logic       cs_rs2_en,</a>
<a name="308"><span class="lineNum">     308 </span>            :     input logic [3:0] cs_alu_fn,</a>
<a name="309"><span class="lineNum">     309 </span>            :     input logic [1:0] cs_dmem_reqstream_type,</a>
<a name="310"><span class="lineNum">     310 </span>            :     input logic       cs_wb_result_sel,</a>
<a name="311"><span class="lineNum">     311 </span>            :     input logic       cs_rf_wen,</a>
<a name="312"><span class="lineNum">     312 </span>            :     input logic       cs_csrr,</a>
<a name="313"><span class="lineNum">     313 </span>            :     input logic       cs_csrw</a>
<a name="314"><span class="lineNum">     314 </span>            :   );</a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">      20291 :   begin</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">      20291 :     inst_val_D            = cs_inst_val;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">      20291 :     br_type_D             = cs_br_type;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">      20291 :     imm_type_D            = cs_imm_type;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">      20291 :     rs1_en_D              = cs_rs1_en;</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">      20291 :     op2_sel_D             = cs_op2_sel;</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">      20291 :     rs2_en_D              = cs_rs2_en;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">      20291 :     alu_fn_D              = cs_alu_fn;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">      20291 :     dmem_reqstream_type_D = cs_dmem_reqstream_type;</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">      20291 :     wb_result_sel_D       = cs_wb_result_sel;</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">      20291 :     rf_wen_D              = cs_rf_wen;</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">      20291 :     csrr_D                = cs_csrr;</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">      20291 :     csrw_D                = cs_csrw;</span></a>
<a name="328"><span class="lineNum">     328 </span>            :   end</a>
<a name="329"><span class="lineNum">     329 </span>            :   endtask</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :   // Control signals table</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :     casez ( inst_D )</span></a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :       //                            br      imm   rs1 op2    rs2 alu      dmm wbmux rf</a>
<a name="338"><span class="lineNum">     338 </span>            :       //                       val  type    type   en muxsel  en fn       typ sel   wen csrr csrw</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">        199 :       `TINYRV2_INST_NOP     :cs( y, br_na,  imm_x, n, bm_x,   n, alu_x,   nr, wm_a, n,  n,   n    );</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">       3024 :       `TINYRV2_INST_ADD     :cs( y, br_na,  imm_x, y, bm_rf,  y, alu_add, nr, wm_a, y,  n,   n    );</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">       4057 :       `TINYRV2_INST_LW      :cs( y, br_na,  imm_i, y, bm_imm, n, alu_add, ld, wm_m, y,  n,   n    );</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">        627 :       `TINYRV2_INST_BNE     :cs( y, br_bne, imm_b, y, bm_rf,  y, alu_x,   nr, wm_a, n,  n,   n    );</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">        129 :       `TINYRV2_INST_CSRR    :cs( y, br_na,  imm_i, n, bm_csr, n, alu_cp1, nr, wm_a, y,  y,   n    );</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">        632 :       `TINYRV2_INST_CSRW    :cs( y, br_na,  imm_i, y, bm_rf,  n, alu_cp0, nr, wm_a, n,  n,   y    );</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :       //''' LAB TASK '''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="347"><span class="lineNum">     347 </span>            :       // Add more instructions to the control signal table</a>
<a name="348"><span class="lineNum">     348 </span>            :       //''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">      11623 :       default              :cs( n, br_x,  imm_x, n, bm_x,    n, alu_x,   nr, wm_x, n,  n,   n    );</span></a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :     endcase</a>
<a name="353"><span class="lineNum">     353 </span>            :   end // always_comb</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">        406 :   logic [4:0] rf_waddr_D;</span></a>
<a name="356"><span class="lineNum">     356 </span>            :   assign rf_waddr_D = inst_rd_D;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :   // csrr and csrw logic</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :     proc2mngr_val_D  = 1'b0;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :     mngr2proc_rdy_D  = 1'b0;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :     csrr_sel_D       = 2'h0;</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :     stats_en_wen_D   = 1'b0;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">        632 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_PROC2MNGR )</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineCov">        632 :       proc2mngr_val_D  = 1'b1;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">        129 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_MNGR2PROC )</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineCov">        129 :       mngr2proc_rdy_D  = 1'b1;</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">      20291 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_STATS_EN )</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :       stats_en_wen_D   = 1'b1;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">      20291 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_NUMCORES )</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :       csrr_sel_D       = 2'h1;</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">      20291 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_COREID )</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :       csrr_sel_D       = 2'h2;</span></a>
<a name="376"><span class="lineNum">     376 </span>            :   end</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :   // mngr2proc_rdy signal for csrr instruction</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            :   assign mngr2proc_rdy = val_D &amp;&amp; !stall_D &amp;&amp; mngr2proc_rdy_D;</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">         24 :   logic  ostall_mngr2proc_D;</span></a>
<a name="383"><span class="lineNum">     383 </span>            :   assign ostall_mngr2proc_D = val_D &amp;&amp; mngr2proc_rdy_D &amp;&amp; !mngr2proc_val;</a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span>            :   // ostall if write address in X matches rs1 in D</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">          2 :   logic  ostall_waddr_X_rs1_D;</span></a>
<a name="388"><span class="lineNum">     388 </span>            :   assign ostall_waddr_X_rs1_D</a>
<a name="389"><span class="lineNum">     389 </span>            :     = rs1_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</a>
<a name="390"><span class="lineNum">     390 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 );</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :   // ostall if write address in M matches rs1 in D</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">        158 :   logic  ostall_waddr_M_rs1_D;</span></a>
<a name="395"><span class="lineNum">     395 </span>            :   assign ostall_waddr_M_rs1_D</a>
<a name="396"><span class="lineNum">     396 </span>            :     = rs1_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</a>
<a name="397"><span class="lineNum">     397 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span>            :   // ostall if write address in W matches rs1 in D</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span><span class="lineCov">        492 :   logic  ostall_waddr_W_rs1_D;</span></a>
<a name="402"><span class="lineNum">     402 </span>            :   assign ostall_waddr_W_rs1_D</a>
<a name="403"><span class="lineNum">     403 </span>            :     = rs1_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</a>
<a name="404"><span class="lineNum">     404 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            :   // ostall if write address in X matches rs2 in D</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">        496 :   logic  ostall_waddr_X_rs2_D;</span></a>
<a name="409"><span class="lineNum">     409 </span>            :   assign ostall_waddr_X_rs2_D</a>
<a name="410"><span class="lineNum">     410 </span>            :     = rs2_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</a>
<a name="411"><span class="lineNum">     411 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 );</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :   // ostall if write address in M matches rs2 in D</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">        822 :   logic  ostall_waddr_M_rs2_D;</span></a>
<a name="416"><span class="lineNum">     416 </span>            :   assign ostall_waddr_M_rs2_D</a>
<a name="417"><span class="lineNum">     417 </span>            :     = rs2_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</a>
<a name="418"><span class="lineNum">     418 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :   // ostall if write address in W matches rs2 in D</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">        848 :   logic  ostall_waddr_W_rs2_D;</span></a>
<a name="423"><span class="lineNum">     423 </span>            :   assign ostall_waddr_W_rs2_D</a>
<a name="424"><span class="lineNum">     424 </span>            :     = rs2_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</a>
<a name="425"><span class="lineNum">     425 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :   // Put together ostall signal due to hazards</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">        850 :   logic  ostall_hazard_D;</span></a>
<a name="430"><span class="lineNum">     430 </span>            :   assign ostall_hazard_D =</a>
<a name="431"><span class="lineNum">     431 </span>            :       ostall_waddr_X_rs1_D || ostall_waddr_M_rs1_D || ostall_waddr_W_rs1_D ||</a>
<a name="432"><span class="lineNum">     432 </span>            :       ostall_waddr_X_rs2_D || ostall_waddr_M_rs2_D || ostall_waddr_W_rs2_D;</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :   // Final ostall signal</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            :   assign ostall_D = val_D &amp;&amp; ( ostall_mngr2proc_D || ostall_hazard_D );</a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span>            :   // osquash due to jump instruction in D stage (not implemented yet)</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            :   assign osquash_D = 1'b0;</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :   // stall and squash in D</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span>            :   assign stall_D  = val_D &amp;&amp; ( ostall_D || ostall_X || ostall_M || ostall_W );</a>
<a name="445"><span class="lineNum">     445 </span>            :   assign squash_D = val_D &amp;&amp; osquash_X;</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span>            :   // Valid signal for the next stage</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineCov">      11788 :   logic  next_val_D;</span></a>
<a name="450"><span class="lineNum">     450 </span>            :   assign next_val_D = val_D &amp;&amp; !stall_D &amp;&amp; !squash_D;</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            :   //----------------------------------------------------------------------</a>
<a name="453"><span class="lineNum">     453 </span>            :   // X stage</a>
<a name="454"><span class="lineNum">     454 </span>            :   //----------------------------------------------------------------------</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :   // Register enable logic</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            :   assign reg_en_X = !stall_X;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">       2210 :   logic [31:0] inst_X;</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :   logic [1:0]  dmem_reqstream_type_X;</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineCov">       2979 :   logic        wb_result_sel_X;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineCov">       4151 :   logic        rf_wen_X;</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineCov">        406 :   logic [4:0]  rf_waddr_X;</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineCov">       1258 :   logic        proc2mngr_val_X;</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_X;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :   logic [2:0]  br_type_X;</span></a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            :   // Pipeline registers</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">      20291 :   always_ff @( posedge clk )</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">         91 :     if ( reset ) begin</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">         91 :       val_X                 &lt;= 1'b0;</span></a>
<a name="474"><span class="lineNum">     474 </span>            :     end</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineCov">        901 :     else if ( reg_en_X ) begin</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">      19299 :       val_X                 &lt;= next_val_D;</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineCov">      19299 :       rf_wen_X              &lt;= rf_wen_D;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineCov">      19299 :       inst_X                &lt;= inst_D;</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">      19299 :       alu_fn_X              &lt;= alu_fn_D;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineCov">      19299 :       rf_waddr_X            &lt;= rf_waddr_D;</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">      19299 :       proc2mngr_val_X       &lt;= proc2mngr_val_D;</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">      19299 :       dmem_reqstream_type_X &lt;= dmem_reqstream_type_D;</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">      19299 :       wb_result_sel_X       &lt;= wb_result_sel_D;</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">      19299 :       stats_en_wen_X        &lt;= stats_en_wen_D;</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">      19299 :       br_type_X             &lt;= br_type_D;</span></a>
<a name="486"><span class="lineNum">     486 </span>            :     end</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            :   // branch logic, redirect PC in F if branch is taken</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">        626 :     if ( val_X &amp;&amp; ( br_type_X == br_bne ) ) begin</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">        626 :       pc_redirect_X = !br_cond_eq_X;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">        626 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="494"><span class="lineNum">     494 </span>            :     end</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">      19665 :     else begin</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">      19665 :       pc_redirect_X = 1'b0;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">      19665 :       pc_sel_X      = 2'b0; // use pc+4</span></a>
<a name="498"><span class="lineNum">     498 </span>            :     end</a>
<a name="499"><span class="lineNum">     499 </span>            :   end</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :   // ostall due to dmem_reqstream not ready.</a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span>            :   assign ostall_X = val_X &amp;&amp; ( dmem_reqstream_type_X != nr ) &amp;&amp; !dmem_reqstream_rdy;</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            :   // osquash due to taken branch, notice we can't osquash if current</a>
<a name="506"><span class="lineNum">     506 </span>            :   // stage stalls, otherwise we will send osquash twice.</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span>            :   assign osquash_X = val_X &amp;&amp; !stall_X &amp;&amp; pc_redirect_X;</a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span>            :   // stall and squash used in X stage</a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :   assign stall_X = val_X &amp;&amp; ( ostall_X || ostall_M || ostall_W );</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            :   // set dmem_reqstream_val only if not stalling</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span>            :   assign dmem_reqstream_val = val_X &amp;&amp; !stall_X &amp;&amp; ( dmem_reqstream_type_X != nr );</a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span>            :   // Valid signal for the next stage</a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">      12684 :   logic  next_val_X;</span></a>
<a name="521"><span class="lineNum">     521 </span>            :   assign next_val_X = val_X &amp;&amp; !stall_X;</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span>            :   //----------------------------------------------------------------------</a>
<a name="524"><span class="lineNum">     524 </span>            :   // M stage</a>
<a name="525"><span class="lineNum">     525 </span>            :   //----------------------------------------------------------------------</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            :   // Register enable logic</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            :   assign reg_en_M  = !stall_M;</a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineCov">       2210 :   logic [31:0] inst_M;</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :   logic [1:0]  dmem_reqstream_type_M;</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineCov">       2799 :   logic        rf_wen_M;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineCov">        406 :   logic [4:0]  rf_waddr_M;</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">       1258 :   logic        proc2mngr_val_M;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_M;</span></a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :   // Pipeline register</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineCov">      20291 :   always_ff @( posedge clk )</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">         91 :     if ( reset ) begin</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineCov">         91 :       val_M                 &lt;= 1'b0;</span></a>
<a name="543"><span class="lineNum">     543 </span>            :     end</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineCov">       2489 :     else if ( reg_en_M ) begin</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineCov">      17711 :       val_M                 &lt;= next_val_X;</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">      17711 :       rf_wen_M              &lt;= rf_wen_X;</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">      17711 :       inst_M                &lt;= inst_X;</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">      17711 :       rf_waddr_M            &lt;= rf_waddr_X;</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">      17711 :       proc2mngr_val_M       &lt;= proc2mngr_val_X;</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineCov">      17711 :       dmem_reqstream_type_M &lt;= dmem_reqstream_type_X;</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineCov">      17711 :       wb_result_sel_M       &lt;= wb_result_sel_X;</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineCov">      17711 :       stats_en_wen_M        &lt;= stats_en_wen_X;</span></a>
<a name="553"><span class="lineNum">     553 </span>            :     end</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            :   // ostall due to dmem_respstream not valid</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :   assign ostall_M = val_M &amp;&amp; ( dmem_reqstream_type_M != nr ) &amp;&amp; !dmem_respstream_val;</a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span>            :   // stall M</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span>            :   assign stall_M = val_M &amp;&amp; ( ostall_M || ostall_W );</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            :   // Set dmem_respstream_rdy if valid and not stalling and this is a lw/sw</a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span>            :   assign dmem_respstream_rdy = val_M &amp;&amp; !stall_M &amp;&amp; ( dmem_reqstream_type_M != nr );</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :   // Valid signal for the next stage</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineCov">      12489 :   logic  next_val_M;</span></a>
<a name="570"><span class="lineNum">     570 </span>            :   assign next_val_M = val_M &amp;&amp; !stall_M;</a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            :   //----------------------------------------------------------------------</a>
<a name="573"><span class="lineNum">     573 </span>            :   // W stage</a>
<a name="574"><span class="lineNum">     574 </span>            :   //----------------------------------------------------------------------</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :   // Register enable logic</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            :   assign reg_en_W = !stall_W;</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">       2210 :   logic [31:0] inst_W;</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">       1258 :   logic        proc2mngr_val_W;</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">       2799 :   logic        rf_wen_pending_W;</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_pending_W;</span></a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            :   // Pipeline registers</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">      20291 :   always_ff @( posedge clk ) begin</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineCov">         91 :     if ( reset ) begin</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineCov">         91 :       val_W                  &lt;= 1'b0;</span></a>
<a name="590"><span class="lineNum">     590 </span>            :     end</a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :     else if ( reg_en_W ) begin</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineCov">      20200 :       val_W                  &lt;= next_val_M;</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineCov">      20200 :       rf_wen_pending_W       &lt;= rf_wen_M;</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">      20200 :       inst_W                 &lt;= inst_M;</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">      20200 :       rf_waddr_W             &lt;= rf_waddr_M;</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">      20200 :       proc2mngr_val_W        &lt;= proc2mngr_val_M;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">      20200 :       stats_en_wen_pending_W &lt;= stats_en_wen_M;</span></a>
<a name="598"><span class="lineNum">     598 </span>            :     end</a>
<a name="599"><span class="lineNum">     599 </span>            :   end</a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            :   // write enable</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            :   assign rf_wen_W       = val_W &amp;&amp; rf_wen_pending_W;</a>
<a name="604"><span class="lineNum">     604 </span>            :   assign stats_en_wen_W = val_W &amp;&amp; stats_en_wen_pending_W;</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            :   // ostall due to proc2mngr</a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            :   assign ostall_W = val_W &amp;&amp; proc2mngr_val_W &amp;&amp; !proc2mngr_rdy;</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            :   // stall and squash signal used in W stage</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :   assign stall_W = val_W &amp;&amp; ostall_W;</a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span>            :   // proc2mngr port</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            :   assign proc2mngr_val = val_W &amp;&amp; !stall_W &amp;&amp; proc2mngr_val_W;</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span>            :   assign commit_inst = val_W &amp;&amp; !stall_W;</a>
<a name="619"><span class="lineNum">     619 </span>            : </a>
<a name="620"><span class="lineNum">     620 </span>            : endmodule</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            : `endif /* LAB2_PROC_PROC_BASE_CTRL_V */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
