
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 13.75

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.69 source latency stage_rf_wr_data.internal_data[175]$_DFFE_PN_/CLK ^
  -0.74 target latency stage_rf_wr_data.internal_data[303]$_DFFE_PN_/CLK ^
   0.00 CRPR
--------------
  -0.05 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[17]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input504/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input504/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net504 (net)
                  0.17    0.00    4.19 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    67    0.91    0.35    0.26    4.45 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _0000_ (net)
                  0.35    0.00    4.45 ^ stage_mask.internal_data[17]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.28    0.49    0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.49    0.00    0.52 ^ clkbuf_leaf_19_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    35    0.24    0.12    0.22    0.74 ^ clkbuf_leaf_19_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_19_clk (net)
                  0.12    0.00    0.74 ^ stage_mask.internal_data[17]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.74   clock reconvergence pessimism
                          0.29    1.02   library removal time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  3.42   slack (MET)


Startpoint: stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    1.10    0.43    0.34    0.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.00    0.48 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    26    0.23    0.11    0.21    0.69 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.11    0.00    0.69 ^ stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.09    0.37    1.06 ^ stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         stage_int_rf_wr_data.internal_data[62] (net)
                  0.09    0.00    1.06 ^ _1028_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    1.22 ^ _1028_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0095_ (net)
                  0.06    0.00    1.22 ^ stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.28    0.49    0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.49    0.00    0.52 ^ clkbuf_leaf_9_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    34    0.23    0.12    0.22    0.74 ^ clkbuf_leaf_9_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_9_clk (net)
                  0.12    0.00    0.74 ^ stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.74   clock reconvergence pessimism
                          0.02    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input504/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input504/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net504 (net)
                  0.17    0.00    4.19 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    67    0.91    0.35    0.26    4.45 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _0000_ (net)
                  0.35    0.00    4.45 ^ stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.45   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.18    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    1.10    0.43    0.34   20.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.00   20.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.19    0.10    0.21   20.68 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   20.68 ^ stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.68   clock reconvergence pessimism
                          0.07   20.75   library recovery time
                                 20.75   data required time
-----------------------------------------------------------------------------
                                 20.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 16.31   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ stall (in)
                                         stall (net)
                  0.00    0.00    4.00 ^ input505/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   109    1.92    0.71    0.48    4.48 ^ input505/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net505 (net)
                  0.71    0.00    4.48 ^ load_slew1163/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   293    4.94    1.79    1.16    5.65 ^ load_slew1163/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1163 (net)
                  1.79    0.00    5.65 ^ load_slew1162/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   259    4.18    1.52    0.98    6.63 ^ load_slew1162/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1162 (net)
                  1.52    0.00    6.63 ^ _1131_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.12    0.20    6.83 ^ _1131_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0223_ (net)
                  0.12    0.00    6.83 ^ stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.83   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.18    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    1.10    0.43    0.34   20.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.00   20.48 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    33    0.23    0.11    0.22   20.69 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.11    0.00   20.69 ^ stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   20.69   clock reconvergence pessimism
                         -0.12   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -6.83   data arrival time
-----------------------------------------------------------------------------
                                 13.75   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input504/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input504/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net504 (net)
                  0.17    0.00    4.19 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    67    0.91    0.35    0.26    4.45 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _0000_ (net)
                  0.35    0.00    4.45 ^ stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.45   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.18    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    1.10    0.43    0.34   20.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.00   20.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.19    0.10    0.21   20.68 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   20.68 ^ stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.68   clock reconvergence pessimism
                          0.07   20.75   library recovery time
                                 20.75   data required time
-----------------------------------------------------------------------------
                                 20.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 16.31   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ stall (in)
                                         stall (net)
                  0.00    0.00    4.00 ^ input505/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   109    1.92    0.71    0.48    4.48 ^ input505/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net505 (net)
                  0.71    0.00    4.48 ^ load_slew1163/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   293    4.94    1.79    1.16    5.65 ^ load_slew1163/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1163 (net)
                  1.79    0.00    5.65 ^ load_slew1162/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   259    4.18    1.52    0.98    6.63 ^ load_slew1162/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1162 (net)
                  1.52    0.00    6.63 ^ _1131_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.12    0.20    6.83 ^ _1131_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0223_ (net)
                  0.12    0.00    6.83 ^ stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.83   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.18    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.19    0.10    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    1.10    0.43    0.34   20.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.00   20.48 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    33    0.23    0.11    0.22   20.69 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.11    0.00   20.69 ^ stage_rf_rd_data_srca.internal_data[219]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   20.69   clock reconvergence pessimism
                         -0.12   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -6.83   data arrival time
-----------------------------------------------------------------------------
                                 13.75   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.0053385496139526

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3590

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_mask.internal_data[28]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_mask.internal_data[28]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    0.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.70 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.70 ^ stage_mask.internal_data[28]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.65    1.36 ^ stage_mask.internal_data[28]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    1.53 ^ _0833_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.53 ^ stage_mask.internal_data[28]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.53   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34   20.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23   20.70 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.70 ^ stage_mask.internal_data[28]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   20.70   clock reconvergence pessimism
  -0.12   20.59   library setup time
          20.59   data required time
---------------------------------------------------------
          20.59   data required time
          -1.53   data arrival time
---------------------------------------------------------
          19.05   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    0.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.69 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    1.06 ^ stage_int_rf_wr_data.internal_data[62]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    1.22 ^ _1028_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.22 ^ stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.22   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.74 ^ clkbuf_leaf_9_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.74 ^ stage_int_rf_wr_data.internal_data[94]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.74   clock reconvergence pessimism
   0.02    0.76   library hold time
           0.76   data required time
---------------------------------------------------------
           0.76   data required time
          -1.22   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6837

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7398

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
6.8257

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
13.7510

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
201.459191

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.68e-02   3.99e-03   4.08e-07   4.08e-02  41.9%
Combinational          1.97e-02   4.38e-03   4.46e-07   2.41e-02  24.8%
Clock                  1.91e-02   1.33e-02   1.74e-07   3.24e-02  33.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.56e-02   2.17e-02   1.03e-06   9.73e-02 100.0%
                          77.7%      22.3%       0.0%
