m255
K3
13
cModel Technology
Z0 dC:\Users\spide\Documents\UFMG\UFMG_4_semestre\LSD\PROJETO RTL\Projetos VHDL\Incinerador\simulation\modelsim
Ecomparador
Z1 w1616527355
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z3 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\spide\Documents\UFMG\UFMG_4_semestre\LSD\PROJETO RTL\Projetos VHDL\Incinerador\simulation\modelsim
Z7 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd
Z8 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd
l0
L7
VoWmKPBLk7oXh`P8fjSV`a1
Z9 OV;C;10.1d;51
31
Z10 !s108 1616536219.079000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd|
Z12 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 OI2kQ4F=IWPP@XV:o_I=X1
!i10b 1
Adataflow_comparador
R2
R3
R4
R5
DEx4 work 10 comparador 0 22 oWmKPBLk7oXh`P8fjSV`a1
l17
L15
VWd4cc:Fdhfn3[J8C@zNn:1
R9
31
R10
R11
R12
R13
R14
!s100 b51DodJQ@T1ZEKT;Bn:a?0
!i10b 1
Ecomparador_peso
Z15 w1616272261
R2
R3
R4
R5
R6
Z16 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd
Z17 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd
l0
L7
V^`Cb352eCzE1cBz3U>FR_3
R9
31
Z18 !s108 1616536220.086000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd|
Z20 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd|
R13
R14
!s100 Se<9A`k7KnldlfG06T0b^2
!i10b 1
Adataflow_comparador_peso
R2
R3
R4
R5
DEx4 work 15 comparador_peso 0 22 ^`Cb352eCzE1cBz3U>FR_3
l20
L18
Vf[=iRB^ziDlk5S6<L3`N52
R9
31
R18
R19
R20
R13
R14
!s100 N?`H4GH2c=^gdefE]O1>f3
!i10b 1
Ecomparador_temperatura_max
Z21 w1616272259
R2
R3
R4
R5
R6
Z22 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd
Z23 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd
l0
L7
VkQ]gnb9I@C9l8@5=oo[`H1
R9
31
Z24 !s108 1616536220.256000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd|
Z26 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd|
R13
R14
!s100 7M@3=j<A9RBiL>iZUJdkQ2
!i10b 1
Adataflow_comparador_temperatura_max
R2
R3
R4
R5
DEx4 work 26 comparador_temperatura_max 0 22 kQ]gnb9I@C9l8@5=oo[`H1
l20
L18
V?kHVkng:FYe43ee>O0VVZ0
R9
31
R24
R25
R26
R13
R14
!s100 g<Y=`?PATYMe[77;L2BN40
!i10b 1
Ecomparador_temperatura_segura
R15
R2
R3
R4
R5
R6
Z27 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd
Z28 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd
l0
L7
VBBJoagnZ]]Y9]8o8BR@E>0
R9
31
Z29 !s108 1616536220.173000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd|
Z31 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd|
R13
R14
!s100 =A?n1A4dm1HoGNVG=KKGU0
!i10b 1
Adataflow_comparador_temperatura_segura
R2
R3
R4
R5
DEx4 work 29 comparador_temperatura_segura 0 22 BBJoagnZ]]Y9]8o8BR@E>0
l20
L18
VXO7P0mg@8<[@IjlV5:^YY0
R9
31
R29
R30
R31
R13
R14
!s100 ^=Bz<52W=3P[O=TcSTBOZ0
!i10b 1
Econtroladora
Z32 w1616535856
Z33 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R4
R5
R6
Z34 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd
Z35 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd
l0
L5
VHUGjZ9;hhe45mo5=;4l843
R9
31
Z36 !s108 1616536219.907000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd|
Z38 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd|
R13
R14
!s100 2daIzNbAADYd_jMhLVU>i3
!i10b 1
Artlcontroladora
R33
R4
R5
DEx4 work 12 controladora 0 22 HUGjZ9;hhe45mo5=;4l843
l57
L51
VHbgOedM:GCf5h6TJ;eh`@3
R9
31
R36
R37
R38
R13
R14
!s100 1TL:za@0gXS=Wl2?XfLJd2
!i10b 1
Edatapath
Z39 w1616536157
R4
R5
R6
Z40 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd
Z41 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd
l0
L4
V>^A62_lcmP<iXH:]DESa_1
R9
31
Z42 !s108 1616536220.004000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd|
Z44 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd|
R13
R14
!s100 SPlAKESHj:OCI;i;=5dLn0
!i10b 1
Artldatapath
R4
R5
DEx4 work 8 datapath 0 22 >^A62_lcmP<iXH:]DESa_1
l193
L35
V?808bJL053_e=@Y`Qf]j;1
R9
31
R42
R43
R44
R13
R14
!s100 Hd?W9FPB5645fai6jfATP1
!i10b 1
Eincinerador
Z45 w1616199268
R4
R5
R6
Z46 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd
Z47 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd
l0
L4
Vzi[LkFf804m5EakOOT>oQ1
R9
31
Z48 !s108 1616536218.901000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd|
Z50 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd|
R13
R14
!s100 U;YPm6`]LfKAlQX<3DYSe0
!i10b 1
Artlincinerador
R4
R5
DEx4 work 11 incinerador 0 22 zi[LkFf804m5EakOOT>oQ1
l117
L36
Vh`Z^nP;HFMTNglRl2PKY83
R9
31
R48
R49
R50
R13
R14
!s100 _9VL38ke0lglX5lR]5LV?2
!i10b 1
Emultiplicador
Z51 w1616271671
R33
R4
R5
R6
Z52 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd
Z53 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd
l0
L5
V78JVzbzO?>Uc[^cgZgW@E3
R9
31
Z54 !s108 1616536218.997000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd|
Z56 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd|
R13
R14
!s100 c7<@H6V@_Bn_XOcNf5f=93
!i10b 1
Acomportamento
R33
R4
R5
DEx4 work 13 multiplicador 0 22 78JVzbzO?>Uc[^cgZgW@E3
l21
L19
V1=XLTV^5ORo?8=j6fASiC0
R9
31
R54
R55
R56
R13
R14
!s100 Rl`d^0HloZT;zZ2X`YdeQ1
!i10b 1
Emux
Z57 w1616536164
R33
R4
R5
R6
Z58 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd
Z59 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd
l0
L5
V0Sm^l^5W]E6b^A5<?]C993
R9
31
Z60 !s108 1616536219.162000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd|
Z62 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd|
R13
R14
!s100 3IA0@XW;zo@H`YVHYgHgj2
!i10b 1
Artl
R33
R4
R5
DEx4 work 3 mux 0 22 0Sm^l^5W]E6b^A5<?]C993
l23
L22
VbzVZAPzDZ;_=4no2[FX6k2
R9
31
R60
R61
R62
R13
R14
!s100 MJIGZI1j][?Mz=76O5km83
!i10b 1
Eregistrador
Z63 w1615919351
R4
R5
R6
Z64 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd
Z65 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd
l0
L4
V]V1]8`?C]oIP9M]WHaV?N0
R9
31
Z66 !s108 1616536219.242000
Z67 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd|
Z68 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd|
R13
R14
!s100 W>Sh1QfFjDaz?LehC9N2c0
!i10b 1
Acomportamento
R4
R5
DEx4 work 11 registrador 0 22 ]V1]8`?C]oIP9M]WHaV?N0
l16
L15
V_[0WfYiK;hDJYa0V[7V=B3
R9
31
R66
R67
R68
R13
R14
!s100 Xg1h@feP?:WYUkaVEdRNQ0
!i10b 1
Eregistrador_clear
Z69 w1616275460
R4
R5
R6
Z70 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd
Z71 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd
l0
L4
VYzJU^A3Eg1NQD9R;hnBcn2
R9
31
Z72 !s108 1616536219.318000
Z73 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd|
Z74 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd|
R13
R14
!s100 ATN[<=2BT87JkTg3H0b?X3
!i10b 1
Acomportamento
R4
R5
DEx4 work 17 registrador_clear 0 22 YzJU^A3Eg1NQD9R;hnBcn2
l17
L16
VYR<gVI`Ei8KFj?SRCC;SS0
R9
31
R72
R73
R74
R13
R14
!s100 Vd=<03BLH5fORE]fZzCK13
!i10b 1
Eshift_right_3x
Z75 w1615921104
R3
R2
R33
R4
R5
R6
Z76 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd
Z77 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd
l0
L6
VQ69_]fizL9^K8AieY_I`j3
R9
31
Z78 !s108 1616536219.394000
Z79 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd|
Z80 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd|
R13
R14
!s100 _nGXWPR2kA@H<JU?Y23W90
!i10b 1
Acomportamento
R3
R2
R33
R4
R5
DEx4 work 14 shift_right_3x 0 22 Q69_]fizL9^K8AieY_I`j3
l17
L15
V@U7OR;PZRld:R9VR12ZLQ2
R9
31
R78
R79
R80
R13
R14
!s100 4z8DXUCD1ANBW=LlI3h1F3
!i10b 1
Esomador
Z81 w1616097167
R33
R4
R5
R6
Z82 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd
Z83 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd
l0
L5
V2a<BhGUWE7LoTf[3gSTlh1
R9
31
Z84 !s108 1616536219.483000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd|
Z86 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd|
R13
R14
!s100 eTaP^mc4I`^IgaLQ?A^GD1
!i10b 1
Artl
R33
R4
R5
DEx4 work 7 somador 0 22 2a<BhGUWE7LoTf[3gSTlh1
l17
L16
VMO0iJ2oUD:8[:>5R77:621
R9
31
R84
R85
R86
R13
R14
!s100 1d_86HF0mhC2g_g9<<JPT2
!i10b 1
Esubtrator
Z87 w1616097184
R33
R4
R5
R6
Z88 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd
Z89 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd
l0
L5
VNKLa^eKbRV5A8BLR>9BPg3
R9
31
Z90 !s108 1616536219.564000
Z91 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd|
Z92 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd|
R13
R14
!s100 O;UhNz_@P<=Uj^ifIlLiX2
!i10b 1
Artl
R33
R4
R5
DEx4 work 9 subtrator 0 22 NKLa^eKbRV5A8BLR>9BPg3
l17
L16
V@7JFDN9KWNJf9a9TaUD1_3
R9
31
R90
R91
R92
R13
R14
!s100 R^0FPHm:jGazS9bD5PTe^2
!i10b 1
Etb_incinerador
Z93 w1616535906
R33
R4
R5
R6
Z94 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd
Z95 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd
l0
L5
Vf^VRXAVicMJP9X;LN4@Y<2
!s100 b6TYk51@DYkmFAGoIkOI<3
R9
31
!i10b 1
Z96 !s108 1616536220.342000
Z97 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd|
Z98 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd|
R13
R14
Ateste
R33
R4
R5
DEx4 work 14 tb_incinerador 0 22 f^VRXAVicMJP9X;LN4@Y<2
l51
L8
VNL<PlgDFikU6fSajieoih0
!s100 <W46EloSZPlPL:JWC;cn12
R9
31
!i10b 1
R96
R97
R98
R13
R14
Etemporizador20min
Z99 w1616273321
R3
R2
R33
R4
R5
R6
Z100 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd
Z101 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd
l0
L4
VmPNgcoF?M;W3F0:bK<AR60
R9
31
Z102 !s108 1616536219.733000
Z103 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd|
Z104 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd|
R13
R14
!s100 WfZ[nf8Ui:dWz0<JUROR@1
!i10b 1
Artl
R3
R2
R33
R4
R5
DEx4 work 17 temporizador20min 0 22 mPNgcoF?M;W3F0:bK<AR60
l14
L13
V9EBo^A@XSELK:6khiF_W?1
R9
31
R102
R103
R104
R13
R14
!s100 ;>^kOXlMb3o`JIKbd?mlM1
!i10b 1
Etemporizador2minutos
Z105 w1616273275
R3
R2
R33
R4
R5
R6
Z106 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd
Z107 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd
l0
L6
Vl_aVaF=B4lfWmIi^nlKaD2
R9
31
Z108 !s108 1616536219.644000
Z109 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd|
Z110 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd|
R13
R14
!s100 h8h1ZafoK<;WTkio;c1kP2
!i10b 1
Artl
R3
R2
R33
R4
R5
DEx4 work 20 temporizador2minutos 0 22 l_aVaF=B4lfWmIi^nlKaD2
l17
L15
V@>CijmKF4li^U:9Rf]T?23
R9
31
R108
R109
R110
R13
R14
!s100 U4CA`EehX7bMRN?ee8LGD2
!i10b 1
Etemporizador45
Z111 w1616273342
R3
R2
R33
R4
R5
R6
Z112 8C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd
Z113 FC:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd
l0
L4
VnnkiE=IHDTf8;8_2^oF:d2
R9
31
Z114 !s108 1616536219.820000
Z115 !s90 -reportprogress|300|-93|-work|work|C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd|
Z116 !s107 C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd|
R13
R14
!s100 WPgei[C_=_hN2WdQf9S=71
!i10b 1
Artl
R3
R2
R33
R4
R5
DEx4 work 14 temporizador45 0 22 nnkiE=IHDTf8;8_2^oF:d2
l13
L12
VQj5ZYY4banDj8@HYd3ZQF0
R9
31
R114
R115
R116
R13
R14
!s100 eZBZES=6dZ9JB^H=:_iMB1
!i10b 1
