/*
 * Copyright (C) 2020-2022 Nils Asmussen, Barkhausen Institut
 *
 * This file is part of M3 (Microkernel-based SysteM for Heterogeneous Manycores).
 *
 * M3 is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * M3 is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * General Public License version 2 for more details.
 */

use base::backtrace;
use base::cell::StaticRefCell;
use base::cfg;
use base::kif::PageFlags;
use base::libc;
use base::mem::{self, VirtAddr};
use base::read_csr;
use base::tcu;

use core::arch::asm;
use core::fmt;
use core::ops::Deref;

use num_enum::IntoPrimitive;

use crate::IRQSource;
use crate::StateArch;

use paging::{ArchPaging, MMUFlags, Paging, MMUPTE};

pub const ISR_COUNT: usize = 66;

pub const TMC_ISR: usize = 63;
pub const TCU_ISR: usize = 64;
pub const TIMER_ISR: usize = 65;

pub const TMC_ARG0: usize = 14; // rax
pub const TMC_ARG1: usize = 12; // rcx
pub const TMC_ARG2: usize = 11; // rdx
pub const TMC_ARG3: usize = 10; // rdi
pub const TMC_ARG4: usize = 9; // rsi

#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
pub enum DPL {
    Kernel = 0,
    User   = 3,
}

#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
pub enum Segment {
    KCode = 1,
    KData,
    UCode,
    UData,
    UTLS,
    TSS,
}

#[derive(Default)]
// see comment in ARM code
#[repr(C, align(16))]
pub struct X86State {
    // general purpose registers
    pub r: [usize; 15],
    // interrupt-number
    pub irq: usize,
    // error-code (for exceptions); default = 0
    pub error: usize,
    // pushed by the CPU
    pub rip: usize,
    pub cs: usize,
    pub rflags: usize,
    pub rsp: usize,
    pub ss: usize,
}

impl crate::StateArch for X86State {
    fn instr_pointer(&self) -> VirtAddr {
        VirtAddr::from(self.rip)
    }

    fn base_pointer(&self) -> VirtAddr {
        VirtAddr::from(self.r[8])
    }

    fn came_from_user(&self) -> bool {
        (self.cs & DPL::User as usize) == DPL::User as usize
    }
}

fn vec_name(vec: usize) -> &'static str {
    match vec {
        0x00 => "Divide by zero",
        0x01 => "Single step",
        0x02 => "Non maskable",
        0x03 => "Breakpoint",
        0x04 => "Overflow",
        0x05 => "Bounds check",
        0x06 => "Invalid opcode",
        0x07 => "Co-proc. n/a",
        0x08 => "Double fault",
        0x09 => "Co-proc seg. overrun",
        0x0A => "Invalid TSS",
        0x0B => "Segment not present",
        0x0C => "Stack exception",
        0x0D => "Gen. prot. fault",
        0x0E => "Page fault",
        0x10 => "Co-processor error",
        _ => "<unknown>",
    }
}

impl fmt::Debug for X86State {
    fn fmt(&self, fmt: &mut fmt::Formatter<'_>) -> Result<(), fmt::Error> {
        let cr2 = read_csr!("cr2");
        writeln!(fmt, "  vec: {:#x} ({})", { self.irq }, vec_name(self.irq))?;
        writeln!(fmt, "  cr2:    {:#x}", cr2)?;
        writeln!(fmt, "  error:  {:#x}", { self.error })?;
        writeln!(fmt, "  rip:    {:#x}", { self.rip })?;
        writeln!(fmt, "  rflags: {:#x}", { self.rflags })?;
        writeln!(fmt, "  rsp:    {:#x}", { self.rsp })?;
        writeln!(fmt, "  cs:     {:#x}", { self.cs })?;
        writeln!(fmt, "  ss:     {:#x}", { self.ss })?;
        for (idx, r) in { self.r }.iter().enumerate() {
            writeln!(fmt, "  r[{:02}]:  {:#x}", idx, r)?;
        }

        writeln!(fmt, "\nUser backtrace:")?;
        let mut bt = [VirtAddr::default(); 16];
        let bt_len = backtrace::collect_for(self.base_pointer(), &mut bt);
        for addr in bt.iter().take(bt_len) {
            writeln!(fmt, "  {:#x}", addr.as_local())?;
        }
        Ok(())
    }
}

#[repr(C, packed)]
struct DescTable {
    size: u16, // the size of the table -1 (size=0 is not allowed)
    offset: u64,
}

#[derive(Copy, Clone)]
#[repr(C, packed)]
struct Desc {
    // limit[0..15]
    limit_low: u16,
    // address[0..15]
    addr_low: u16,
    // address[16..23]
    addr_middle: u8,
    // type + DPL + present
    ty: u8,
    // address[24..31] and other fields, depending on the type of descriptor
    addr_high: u16,
}

#[allow(dead_code)]
#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
enum DescType {
    Null        = 0x00,
    SysTaskGate = 0x05,
    SysTSS      = 0x09,
    SysIntrGate = 0x0E,
    DataRO      = 0x10,
    DataRW      = 0x12,
    CodeX       = 0x18,
    CodeXR      = 0x1A,
}

#[allow(dead_code)]
#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
enum Bits {
    B32 = 0 << 5,
    B64 = 1 << 5,
}

#[allow(dead_code)]
#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
enum Size {
    S16 = 0 << 6, // 16 bit protected mode
    S32 = 1 << 6, // 32 bit protected mode
}

#[derive(Copy, Clone, Debug, Eq, PartialEq, IntoPrimitive)]
#[repr(u8)]
enum Granularity {
    Bytes = 0 << 7,
    Pages = 1 << 7,
}

impl Desc {
    const fn default() -> Self {
        Self {
            addr_low: 0,
            addr_middle: 0,
            addr_high: 0,
            limit_low: 0,
            ty: 0,
        }
    }

    fn new_flat(granu: Granularity, ty: DescType, dpl: DPL) -> Self {
        Self::new(0, !0 >> cfg::PAGE_BITS, granu, ty, dpl)
    }

    fn new(addr: usize, limit: usize, granu: Granularity, ty: DescType, dpl: DPL) -> Self {
        let misc = (Bits::B64 as u8 | Size::S16 as u8 | granu as u8) as u16;
        Self {
            addr_low: addr as u16,
            addr_middle: (addr >> 16) as u8,
            addr_high: ((addr & 0xFF00_0000) >> 16) as u16 | ((limit >> 16) & 0xF) as u16 | misc,
            limit_low: (limit & 0xFFFF) as u16,
            ty: (1 << 7) /* present */ | ((dpl as u8) << 5) | (ty as u8),
        }
    }

    fn set_addr(&mut self, addr: usize) {
        self.addr_low = addr as u16;
        self.addr_middle = (addr >> 16) as u8;
        self.addr_high = ((addr & 0xFF00_0000) >> 16) as u16 | (self.addr_high & 0xFF00);
    }
}

#[derive(Copy, Clone)]
#[repr(C, packed)]
struct Desc64 {
    low: Desc,
    addr_upper: u32,
    _reserved: u32,
}

type EntryFunc = unsafe extern "C" fn();

impl Desc64 {
    const fn default() -> Self {
        Self {
            low: Desc::default(),
            addr_upper: 0,
            _reserved: 0,
        }
    }

    fn new_tss(addr: usize, limit: usize, granu: Granularity, dpl: DPL) -> Self {
        Self {
            low: Desc::new(addr, limit, granu, DescType::SysTSS, dpl),
            addr_upper: (addr >> 32) as u32,
            _reserved: 0,
        }
    }

    fn new_idt(no: usize, handler: EntryFunc, dpl: DPL) -> Self {
        let func_addr = handler as usize;
        let present = (no != 2 && no != 15) as u8; // reserved by intel
        Self {
            low: Desc {
                addr_low: (Segment::KCode as u16) << 3,
                addr_middle: 0,
                addr_high: (func_addr >> 16) as u16,
                limit_low: (func_addr & 0xFFFF) as u16,
                ty: (present << 7) | ((dpl as u8) << 5) | (DescType::SysIntrGate as u8),
            },
            addr_upper: (func_addr >> 32) as u32,
            _reserved: 0,
        }
    }
}

// the Task State Segment
#[repr(C, packed)]
struct TSSInner {
    _reserved1: u32,
    rsp0: u64,
    _fields: [u32; 11],
    _reserved2: u16,
    io_bitmap: u16,
}

// we make TSSInner packed and TSS aligned to let the compiler do both
#[repr(C, align(4096))]
struct TSS {
    inner: TSSInner,
}

impl TSS {
    const fn new(rsp0: usize) -> Self {
        Self {
            inner: TSSInner {
                _reserved1: 0,
                rsp0: rsp0 as u64,
                _fields: [0; 11],
                _reserved2: 0,
                // an invalid offset for the io-bitmap => not loaded yet
                io_bitmap: 104 + 16,
            },
        }
    }
}

#[repr(C, packed)]
struct GDTInner {
    null: Desc,
    kcode: Desc,
    kdata: Desc,
    ucode: Desc,
    udata: Desc,
    utls: Desc,
    tss: Desc64,
}

#[repr(C, align(8))]
struct GDT {
    inner: GDTInner,
}

impl GDT {
    const fn default() -> Self {
        Self {
            inner: GDTInner {
                null: Desc::default(),
                kcode: Desc::default(),
                kdata: Desc::default(),
                ucode: Desc::default(),
                udata: Desc::default(),
                utls: Desc::default(),
                tss: Desc64::default(),
            },
        }
    }
}

#[repr(C, align(8))]
struct IDT {
    entries: [Desc64; ISR_COUNT],
}

impl IDT {
    const fn default() -> Self {
        Self {
            entries: [Desc64::default(); ISR_COUNT],
        }
    }

    fn set(&mut self, idx: usize, handler: EntryFunc, dpl: DPL) {
        self.entries[idx] = Desc64::new_idt(idx, handler, dpl);
    }
}

extern "C" {
    fn isr_0();
    fn isr_1();
    fn isr_2();
    fn isr_3();
    fn isr_4();
    fn isr_5();
    fn isr_6();
    fn isr_7();
    fn isr_8();
    fn isr_9();
    fn isr_10();
    fn isr_11();
    fn isr_12();
    fn isr_13();
    fn isr_14();
    fn isr_15();
    fn isr_16();
    // for the exit "syscall"
    fn isr_63();
    // for the TCU
    fn isr_64();
    fn isr_65();
    // the handler for a other interrupts
    fn isr_null();
}

static GDT: StaticRefCell<GDT> = StaticRefCell::new(GDT::default());
static IDT: StaticRefCell<IDT> = StaticRefCell::new(IDT::default());
static TSS: StaticRefCell<TSS> = StaticRefCell::new(TSS::new(0));

#[no_mangle]
pub extern "C" fn isr_handler(state: &mut X86State) -> *mut libc::c_void {
    crate::ISRS.borrow()[state.irq](state)
}

pub struct X86ISR {}

impl crate::ISRArch for X86ISR {
    type State = X86State;

    fn init(state: &mut Self::State) {
        let state_top = VirtAddr::from(unsafe { (state as *mut Self::State).offset(1) });
        Self::set_entry_sp(state_top);

        // initialize GDT
        {
            let gdt = &mut GDT.borrow_mut().inner;
            gdt.kcode = Desc::new_flat(Granularity::Pages, DescType::CodeXR, DPL::Kernel);
            gdt.kdata = Desc::new_flat(Granularity::Pages, DescType::DataRW, DPL::Kernel);
            gdt.ucode = Desc::new_flat(Granularity::Pages, DescType::CodeXR, DPL::User);
            gdt.udata = Desc::new_flat(Granularity::Pages, DescType::DataRW, DPL::User);
            gdt.utls = Desc::new_flat(Granularity::Pages, DescType::DataRW, DPL::User);
            let tss = TSS.borrow();
            gdt.tss = Desc64::new_tss(
                tss.deref() as *const _ as *const u8 as usize,
                mem::size_of::<TSSInner>() - 1,
                Granularity::Bytes,
                DPL::Kernel,
            );

            // load GDT and TSS
            let gdt_tbl = DescTable {
                size: (mem::size_of::<GDT>() - 1) as u16,
                offset: gdt as *const _ as *const u8 as u64,
            };
            let tss_off = Segment::TSS as usize * mem::size_of::<Desc>();
            unsafe {
                asm!(
                    "lgdt [{0}]",
                    in(reg) &gdt_tbl,
                );
                asm!(
                    "ltr [{0}]",
                    in(reg) &tss_off,
                );
            }
        }

        // setup the idt
        {
            let mut idt = IDT.borrow_mut();
            idt.set(0, isr_0, DPL::Kernel);
            idt.set(1, isr_1, DPL::Kernel);
            idt.set(2, isr_2, DPL::Kernel);
            idt.set(3, isr_3, DPL::Kernel);
            idt.set(4, isr_4, DPL::Kernel);
            idt.set(5, isr_5, DPL::Kernel);
            idt.set(6, isr_6, DPL::Kernel);
            idt.set(7, isr_7, DPL::Kernel);
            idt.set(8, isr_8, DPL::Kernel);
            idt.set(9, isr_9, DPL::Kernel);
            idt.set(10, isr_10, DPL::Kernel);
            idt.set(11, isr_11, DPL::Kernel);
            idt.set(12, isr_12, DPL::Kernel);
            idt.set(13, isr_13, DPL::Kernel);
            idt.set(14, isr_14, DPL::Kernel);
            idt.set(15, isr_15, DPL::Kernel);
            idt.set(16, isr_16, DPL::Kernel);

            // all other interrupts
            for i in 17..=62 {
                idt.set(i, isr_null, DPL::Kernel);
            }

            // TileMux calls
            idt.set(TMC_ISR, isr_63, DPL::User);
            // TCU interrupts
            idt.set(TCU_ISR, isr_64, DPL::Kernel);
            // Timer interrupts
            idt.set(TIMER_ISR, isr_65, DPL::Kernel);

            // now we can use our idt
            let idt_tbl = DescTable {
                size: (ISR_COUNT * mem::size_of::<Desc64>() - 1) as u16,
                offset: idt.entries.as_ptr() as *const _ as *const u8 as u64,
            };
            unsafe {
                asm!(
                    "lidt [{0}]",
                    in(reg) &idt_tbl,
                );
            }
        }
    }

    fn set_entry_sp(sp: VirtAddr) {
        TSS.borrow_mut().inner.rsp0 = sp.as_local() as u64;
    }

    fn reg_tm_calls(handler: crate::IsrFunc) {
        crate::reg(TMC_ISR, handler);
    }

    fn reg_page_faults(handler: crate::IsrFunc) {
        crate::reg(14, handler);
    }

    fn reg_cu_reqs(handler: crate::IsrFunc) {
        crate::reg(TCU_ISR, handler);
    }

    fn reg_illegal_instr(handler: crate::IsrFunc) {
        crate::reg(7, handler);
    }

    fn reg_timer(handler: crate::IsrFunc) {
        crate::reg(TIMER_ISR, handler);
    }

    fn reg_external(_handler: crate::IsrFunc) {
    }

    fn get_pf_info(state: &Self::State) -> (VirtAddr, PageFlags) {
        let virt = VirtAddr::from(read_csr!("cr2"));

        let perm = MMUFlags::from_bits_truncate(state.error as MMUPTE & PageFlags::RW.bits());
        // the access is implicitly no-exec
        let perm = Paging::to_page_flags(0, perm | MMUFlags::NX);

        (virt, perm)
    }

    fn init_tls(addr: VirtAddr) {
        let gdt = &mut GDT.borrow_mut().inner;
        gdt.utls.set_addr(addr.as_local());
        let fs: u64 = ((Segment::UTLS as u64) << 3) | DPL::User as u64;
        unsafe {
            asm!(
                "mov fs, {0}",
                in(reg) fs,
            );
        }
    }

    fn enable_irqs() {
        unsafe { asm!("sti") };
    }

    fn fetch_irq() -> IRQSource {
        let irq = tcu::TCU::get_irq().unwrap();
        tcu::TCU::clear_irq(irq);
        IRQSource::TCU(irq)
    }

    fn register_ext_irq(_irq: u32) {
    }

    fn enable_ext_irqs(_mask: u32) {
    }

    fn disable_ext_irqs(_mask: u32) {
    }
}
