INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/reports/matmul
	Log files: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/logs/matmul
INFO: [v++ 60-1548] Creating build summary session with primary output /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul.xo.compile_summary, at Thu Jun 16 14:56:16 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 16 14:56:16 2022
INFO: [v++ 60-895]   Target platform: /home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/hw/hw.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zc706_base_202120_1
INFO: [v++ 60-242] Creating kernel: 'matmul'
WARNING: [v++ 60-2440] The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created build/matmul.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 28s
INFO: [v++ 60-1653] Closing dispatch client.
