@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\microsemi_prj\project2\hdl\toplevel.v":312:7:312:14|Tristate driver final_count_1 (in view: work.TopLevel(verilog)) on net final_count[0] (in view: work.TopLevel(verilog)) has its enable tied to GND.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist TopLevel 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: MO111 :"c:\microsemi_prj\project2\hdl\toplevel.v":312:7:312:14|Tristate driver final_count_1 (in view: work.TopLevel(verilog)) on net final_count[0] (in view: work.TopLevel(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Microsemi_prj\project2\synthesis\TopLevel.sap.
