

================================================================
== Vivado HLS Report for 'fpga_top_preloadPixelsAndPrecalcCIoffse'
================================================================
* Date:           Tue May 28 07:43:53 2019

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        test_zynq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.86|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_fpga_top_reg_float_s_fu_212  |fpga_top_reg_float_s  |    1|    1|    1|    1| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    617|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     106|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    407|
|Register         |        -|      -|     865|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     971|   1024|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |fpga_top_mul_10ns_10ns_19_3_U5   |fpga_top_mul_10ns_10ns_19_3  |        0|      1|  20|   0|
    |fpga_top_mul_16s_2ns_16_3_U2     |fpga_top_mul_16s_2ns_16_3    |        0|      1|  18|   0|
    |fpga_top_mul_16s_2ns_16_3_U3     |fpga_top_mul_16s_2ns_16_3    |        0|      1|  18|   0|
    |fpga_top_mul_16s_2ns_16_3_U4     |fpga_top_mul_16s_2ns_16_3    |        0|      1|  18|   0|
    |grp_fpga_top_reg_float_s_fu_212  |fpga_top_reg_float_s         |        0|      0|  32|   0|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |Total                            |                             |        0|      4| 106|   0|
    +---------------------------------+-----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |addr_pixel_offset_V_0_1_i_i_fu_378_p2  |     *    |      1|  0|   0|           9|          10|
    |addr_pixel_offset_V_0_2_i_i_fu_394_p2  |     *    |      1|  0|   0|          10|          10|
    |addr_pixel_offset_V_0_i_i_fu_267_p2    |     *    |      1|  0|   0|          10|          10|
    |addr_V_0_1_i_i_fu_488_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_0_2_i_i_fu_544_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_0_i_i_fu_416_p2                 |     +    |      0|  0|  16|          16|          16|
    |addr_V_1_1_i_i_fu_637_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_1_2_i_i_fu_646_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_1_i_i_fu_590_p2                 |     +    |      0|  0|  16|          16|          16|
    |addr_V_2_1_i_i_fu_669_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_2_2_i_i_fu_673_p2               |     +    |      0|  0|  16|          16|          16|
    |addr_V_2_i_i_fu_650_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_184_0_i_i_fu_411_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp_184_1_i_i_fu_497_p2                |     +    |      0|  0|  16|          16|          16|
    |tmp_184_2_i_i_fu_501_p2                |     +    |      0|  0|  16|          16|          16|
    |x_V_0_2_i_i_fu_329_p2                  |     +    |      0|  0|  10|           1|          10|
    |x_V_0_i_i_fu_249_p2                    |     +    |      0|  0|  10|           2|          10|
    |y_V_i_i_43_fu_359_p2                   |     +    |      0|  0|  10|           1|          10|
    |y_V_i_i_fu_221_p2                      |     +    |      0|  0|  10|           2|          10|
    |px_0_1_i_i_fu_535_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_0_2_i_i_fu_581_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_0_i_i_fu_479_p3                     |  Select  |      0|  0|  32|           1|          32|
    |px_1_1_i_i_fu_695_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_1_2_i_i_fu_733_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_1_i_i_fu_628_p3                     |  Select  |      0|  0|  32|           1|          32|
    |px_2_1_i_i_fu_785_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_2_2_i_i_fu_811_p3                   |  Select  |      0|  0|  32|           1|          32|
    |px_2_i_i_fu_759_p3                     |  Select  |      0|  0|  32|           1|          32|
    |is_padding_pixel_0_1_i_i_fu_529_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_0_2_i_i_fu_575_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_0_i_i_fu_473_p2       |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_1_1_i_i_fu_689_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_1_2_i_i_fu_727_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_1_i_i_fu_622_p2       |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_2_1_i_i_fu_779_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_2_2_i_i_fu_805_p2     |   icmp   |      0|  0|   4|          11|           1|
    |is_padding_pixel_2_i_i_fu_753_p2       |   icmp   |      0|  0|   4|          11|           1|
    |slt1_fu_295_p2                         |   icmp   |      0|  0|   4|          10|          10|
    |slt_fu_281_p2                          |   icmp   |      0|  0|   4|          10|          10|
    |ult1_fu_335_p2                         |   icmp   |      0|  0|   4|          10|          10|
    |ult2_fu_345_p2                         |   icmp   |      0|  0|   3|           9|           9|
    |ult3_fu_369_p2                         |   icmp   |      0|  0|   4|          10|          10|
    |ult_fu_315_p2                          |   icmp   |      0|  0|   3|           9|           9|
    |ap_sig_bdd_162                         |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_89                          |    or    |      0|  0|   1|           1|           1|
    |p_lobit_i_i2_0_i_i_fu_301_p2           |    or    |      0|  0|  11|          10|          10|
    |tmp10_fu_659_p2                        |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_511_p2                         |    or    |      0|  0|   1|           1|           1|
    |tmp5_fu_553_p2                         |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_604_p2                         |    or    |      0|  0|   1|           1|           1|
    |tmp_748_i_i_fu_460_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_753_i_i_fu_516_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_758_i_i_fu_558_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_764_i_i_fu_609_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_769_i_i_fu_677_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_774_i_i_fu_704_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_780_i_i_fu_664_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_785_i_i_fu_712_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_790_i_i_fu_716_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_fu_454_p2                          |    or    |      0|  0|   1|           1|           1|
    |rev1_fu_449_p2                         |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_506_p2                         |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_548_p2                         |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_599_p2                         |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_654_p2                         |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_444_p2                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      3|  0| 617|         425|         655|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ImageCache_IBRAM_address0             |  30|         10|   15|        150|
    |ap_NS_fsm                             |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it0                 |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it1                 |   1|          2|    1|          2|
    |ap_return_0                           |  19|          2|   19|         38|
    |ap_return_1                           |  32|          2|   32|         64|
    |ap_return_2                           |  32|          2|   32|         64|
    |ap_return_3                           |  32|          2|   32|         64|
    |ap_return_4                           |  32|          2|   32|         64|
    |ap_return_5                           |  32|          2|   32|         64|
    |ap_return_6                           |  32|          2|   32|         64|
    |ap_return_7                           |  32|          2|   32|         64|
    |ap_return_8                           |  32|          2|   32|         64|
    |ap_return_9                           |  32|          2|   32|         64|
    |grp_fpga_top_reg_float_s_fu_212_in_r  |  64|         10|   32|        320|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 407|         54|  357|       1098|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |addr_V_1_2_i_i_reg_1113              |  16|   0|   16|          0|
    |addr_V_2_1_i_i_reg_1134              |  16|   0|   16|          0|
    |addr_V_2_2_i_i_reg_1139              |  16|   0|   16|          0|
    |addr_V_2_i_i_reg_1118                |  16|   0|   16|          0|
    |addr_line_offset_V_0_1_i_i_reg_1009  |  16|   0|   16|          0|
    |addr_line_offset_V_0_i_i_reg_975     |  16|   0|   16|          0|
    |addr_pixel_offset_V_0_1_i_i_reg_963  |  16|   0|   16|          0|
    |addr_pixel_offset_V_0_2_i_i_reg_980  |  16|   0|   16|          0|
    |addr_pixel_offset_V_0_i_i_reg_894    |  16|   0|   16|          0|
    |ap_CS_fsm                            |   9|   0|    9|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0_preg           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_return_0_preg                     |  19|   0|   19|          0|
    |ap_return_1_preg                     |  32|   0|   32|          0|
    |ap_return_2_preg                     |  32|   0|   32|          0|
    |ap_return_3_preg                     |  32|   0|   32|          0|
    |ap_return_4_preg                     |  32|   0|   32|          0|
    |ap_return_5_preg                     |  32|   0|   32|          0|
    |ap_return_6_preg                     |  32|   0|   32|          0|
    |ap_return_7_preg                     |  32|   0|   32|          0|
    |ap_return_8_preg                     |  32|   0|   32|          0|
    |ap_return_9_preg                     |  32|   0|   32|          0|
    |buffer_0_write_assign_reg_1055       |  32|   0|   32|          0|
    |buffer_1_write_assign_reg_1087       |  32|   0|   32|          0|
    |buffer_2_write_assign_reg_1097       |  32|   0|   32|          0|
    |buffer_3_write_assign_reg_1144       |  32|   0|   32|          0|
    |buffer_4_write_assign_reg_1169       |  32|   0|   32|          0|
    |buffer_5_write_assign_reg_1179       |  32|   0|   32|          0|
    |buffer_6_write_assign_reg_1189       |  32|   0|   32|          0|
    |buffer_7_write_assign_reg_1199       |  32|   0|   32|          0|
    |ci_times_ch_out_V_reg_1082           |  19|   0|   19|          0|
    |line_width_load_reg_881              |  16|   0|   16|          0|
    |rev1_reg_1030                        |   1|   0|    1|          0|
    |rev2_reg_1060                        |   1|   0|    1|          0|
    |rev3_reg_1066                        |   1|   0|    1|          0|
    |rev4_reg_1102                        |   1|   0|    1|          0|
    |rev5_reg_1123                        |   1|   0|    1|          0|
    |rev_reg_1024                         |   1|   0|    1|          0|
    |slt1_reg_906                         |   1|   0|    1|          0|
    |slt_reg_901                          |   1|   0|    1|          0|
    |tmp_182_0_i_i_reg_888                |  10|   0|   16|          6|
    |tmp_183_0_i_i_reg_992                |  10|   0|   16|          6|
    |tmp_184_0_i_i_reg_998                |  16|   0|   16|          0|
    |tmp_184_1_i_i_reg_1041               |  16|   0|   16|          0|
    |tmp_184_2_i_i_reg_1048               |  16|   0|   16|          0|
    |tmp_2_reg_911                        |   1|   0|    1|          0|
    |tmp_3_reg_921                        |   1|   0|    1|          0|
    |tmp_6_reg_937                        |   2|   0|    2|          0|
    |tmp_758_i_i_reg_1072                 |   1|   0|    1|          0|
    |tmp_774_i_i_reg_1149                 |   1|   0|    1|          0|
    |tmp_780_i_i_reg_1129                 |   1|   0|    1|          0|
    |tmp_785_i_i_reg_1159                 |   1|   0|    1|          0|
    |tmp_790_i_i_reg_1164                 |   1|   0|    1|          0|
    |tmp_7_reg_947                        |   1|   0|    1|          0|
    |tmp_9_reg_953                        |   2|   0|    2|          0|
    |ult1_reg_932                         |   1|   0|    1|          0|
    |ult2_reg_942                         |   1|   0|    1|          0|
    |ult3_reg_958                         |   1|   0|    1|          0|
    |ult_reg_916                          |   1|   0|    1|          0|
    |x_V_0_2_i_i_reg_927                  |  10|   0|   10|          0|
    |x_V_3_read_reg_871                   |   9|   0|    9|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 865|   0|  877|         12|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_done                    | out |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_0                | out |   19| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_1                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_2                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_3                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_4                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_5                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_6                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_7                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_8                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|ap_return_9                | out |   32| ap_ctrl_hs | fpga_top_preloadPixelsAndPrecalcCIoffse | return value |
|y_V_2                      |  in |    9|   ap_none  |                  y_V_2                  |    scalar    |
|x_V_3                      |  in |    9|   ap_none  |                  x_V_3                  |    scalar    |
|ci_V                       |  in |   10|   ap_none  |                   ci_V                  |    scalar    |
|ch_out_V                   |  in |   10|   ap_none  |                 ch_out_V                |    scalar    |
|ci_V_out_din               | out |   10|   ap_fifo  |                 ci_V_out                |    pointer   |
|ci_V_out_full_n            |  in |    1|   ap_fifo  |                 ci_V_out                |    pointer   |
|ci_V_out_write             | out |    1|   ap_fifo  |                 ci_V_out                |    pointer   |
|ch_out_V_out_din           | out |   10|   ap_fifo  |               ch_out_V_out              |    pointer   |
|ch_out_V_out_full_n        |  in |    1|   ap_fifo  |               ch_out_V_out              |    pointer   |
|ch_out_V_out_write         | out |    1|   ap_fifo  |               ch_out_V_out              |    pointer   |
|line_width                 |  in |   16|   ap_none  |                line_width               |    pointer   |
|ImageCache_ch_in_V         |  in |   10|   ap_none  |            ImageCache_ch_in_V           |    pointer   |
|ImageCache_width_in_V      |  in |    9|   ap_none  |          ImageCache_width_in_V          |    pointer   |
|ImageCache_height_in_V     |  in |    9|   ap_none  |          ImageCache_height_in_V         |    pointer   |
|ImageCache_IBRAM_address0  | out |   15|  ap_memory |             ImageCache_IBRAM            |     array    |
|ImageCache_IBRAM_ce0       | out |    1|  ap_memory |             ImageCache_IBRAM            |     array    |
|ImageCache_IBRAM_q0        |  in |   32|  ap_memory |             ImageCache_IBRAM            |     array    |
|WeightsCache_ch_out_V      |  in |   10|   ap_none  |          WeightsCache_ch_out_V          |    pointer   |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 9, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 8.22ns
ST_1: x_V_3_read [1/1] 0.00ns
entry_ifconv:3  %x_V_3_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %x_V_3)

ST_1: y_V_2_read [1/1] 0.00ns
entry_ifconv:4  %y_V_2_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %y_V_2)

ST_1: y_V_2_cast1 [1/1] 0.00ns
entry_ifconv:10  %y_V_2_cast1 = zext i9 %y_V_2_read to i10

ST_1: y_V_i_i [1/1] 1.84ns
entry_ifconv:11  %y_V_i_i = add i10 -1, %y_V_2_cast1

ST_1: tmp_1 [1/1] 0.00ns
entry_ifconv:12  %tmp_1 = trunc i10 %y_V_i_i to i2

ST_1: tmp_173_i_i [1/1] 0.00ns
entry_ifconv:13  %tmp_173_i_i = zext i2 %tmp_1 to i16

ST_1: line_width_load [1/1] 0.00ns
entry_ifconv:14  %line_width_load = load i16* @line_width, align 2

ST_1: addr_line_offset_V_0_i_i [3/3] 6.08ns
entry_ifconv:15  %addr_line_offset_V_0_i_i = mul i16 %line_width_load, %tmp_173_i_i

ST_1: x_V_3_cast [1/1] 0.00ns
entry_ifconv:18  %x_V_3_cast = zext i9 %x_V_3_read to i10

ST_1: x_V_0_i_i [1/1] 1.84ns
entry_ifconv:19  %x_V_0_i_i = add i10 -1, %x_V_3_cast

ST_1: tmp_181_0_i_i [1/1] 0.00ns
entry_ifconv:21  %tmp_181_0_i_i = sext i10 %x_V_0_i_i to i16

ST_1: ImageCache_ch_in_V_load [1/1] 0.00ns
entry_ifconv:22  %ImageCache_ch_in_V_load = load i10* @ImageCache_ch_in_V, align 2

ST_1: tmp_182_0_i_i [1/1] 0.00ns
entry_ifconv:23  %tmp_182_0_i_i = zext i10 %ImageCache_ch_in_V_load to i16

ST_1: addr_pixel_offset_V_0_i_i [1/1] 6.38ns
entry_ifconv:24  %addr_pixel_offset_V_0_i_i = mul i16 %tmp_181_0_i_i, %tmp_182_0_i_i

ST_1: ImageCache_width_in_V_load [1/1] 0.00ns
entry_ifconv:28  %ImageCache_width_in_V_load = load i9* @ImageCache_width_in_V, align 2

ST_1: tmp_187_0_cast_i_i_cast [1/1] 0.00ns
entry_ifconv:29  %tmp_187_0_cast_i_i_cast = zext i9 %ImageCache_width_in_V_load to i10

ST_1: slt [1/1] 2.07ns
entry_ifconv:30  %slt = icmp slt i10 %x_V_0_i_i, %tmp_187_0_cast_i_i_cast

ST_1: ImageCache_height_in_V_load [1/1] 0.00ns
entry_ifconv:32  %ImageCache_height_in_V_load = load i9* @ImageCache_height_in_V, align 2

ST_1: tmp_192_0_cast_i_i_cast [1/1] 0.00ns
entry_ifconv:33  %tmp_192_0_cast_i_i_cast = zext i9 %ImageCache_height_in_V_load to i10

ST_1: slt1 [1/1] 2.07ns
entry_ifconv:34  %slt1 = icmp slt i10 %y_V_i_i, %tmp_192_0_cast_i_i_cast

ST_1: p_lobit_i_i2_0_i_i [1/1] 1.37ns
entry_ifconv:36  %p_lobit_i_i2_0_i_i = or i10 %x_V_0_i_i, %y_V_i_i

ST_1: tmp_2 [1/1] 0.00ns
entry_ifconv:37  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_lobit_i_i2_0_i_i, i32 9)

ST_1: ult [1/1] 2.03ns
entry_ifconv:53  %ult = icmp ult i9 %x_V_3_read, %ImageCache_width_in_V_load

ST_1: tmp_3 [1/1] 0.00ns
entry_ifconv:55  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y_V_i_i, i32 9)

ST_1: x_V_0_2_i_i [1/1] 1.84ns
entry_ifconv:67  %x_V_0_2_i_i = add i10 1, %x_V_3_cast

ST_1: ult1 [1/1] 2.07ns
entry_ifconv:72  %ult1 = icmp ult i10 %x_V_0_2_i_i, %tmp_187_0_cast_i_i_cast

ST_1: tmp_6 [1/1] 0.00ns
entry_ifconv:86  %tmp_6 = trunc i9 %y_V_2_read to i2

ST_1: ult2 [1/1] 2.03ns
entry_ifconv:94  %ult2 = icmp ult i9 %y_V_2_read, %ImageCache_height_in_V_load

ST_1: tmp_7 [1/1] 0.00ns
entry_ifconv:96  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %x_V_0_i_i, i32 9)

ST_1: y_V_i_i_43 [1/1] 1.84ns
entry_ifconv:133  %y_V_i_i_43 = add i10 1, %y_V_2_cast1

ST_1: tmp_9 [1/1] 0.00ns
entry_ifconv:134  %tmp_9 = trunc i10 %y_V_i_i_43 to i2

ST_1: ult3 [1/1] 2.07ns
entry_ifconv:142  %ult3 = icmp ult i10 %y_V_i_i_43, %tmp_192_0_cast_i_i_cast


 <State 2>: 6.38ns
ST_2: addr_line_offset_V_0_i_i [2/3] 6.08ns
entry_ifconv:15  %addr_line_offset_V_0_i_i = mul i16 %line_width_load, %tmp_173_i_i

ST_2: tmp_181_0_1_i_i [1/1] 0.00ns
entry_ifconv:50  %tmp_181_0_1_i_i = zext i9 %x_V_3_read to i16

ST_2: addr_pixel_offset_V_0_1_i_i [1/1] 6.38ns
entry_ifconv:51  %addr_pixel_offset_V_0_1_i_i = mul i16 %tmp_181_0_1_i_i, %tmp_182_0_i_i

ST_2: tmp_173_1_i_i [1/1] 0.00ns
entry_ifconv:87  %tmp_173_1_i_i = zext i2 %tmp_6 to i16

ST_2: addr_line_offset_V_0_1_i_i [3/3] 6.08ns
entry_ifconv:88  %addr_line_offset_V_0_1_i_i = mul i16 %line_width_load, %tmp_173_1_i_i


 <State 3>: 6.38ns
ST_3: addr_line_offset_V_0_i_i [1/3] 6.08ns
entry_ifconv:15  %addr_line_offset_V_0_i_i = mul i16 %line_width_load, %tmp_173_i_i

ST_3: tmp_181_0_2_i_i [1/1] 0.00ns
entry_ifconv:69  %tmp_181_0_2_i_i = zext i10 %x_V_0_2_i_i to i16

ST_3: addr_pixel_offset_V_0_2_i_i [1/1] 6.38ns
entry_ifconv:70  %addr_pixel_offset_V_0_2_i_i = mul i16 %tmp_181_0_2_i_i, %tmp_182_0_i_i

ST_3: addr_line_offset_V_0_1_i_i [2/3] 6.08ns
entry_ifconv:88  %addr_line_offset_V_0_1_i_i = mul i16 %line_width_load, %tmp_173_1_i_i

ST_3: tmp_173_2_i_i [1/1] 0.00ns
entry_ifconv:135  %tmp_173_2_i_i = zext i2 %tmp_9 to i16

ST_3: addr_line_offset_V_0_2_i_i [3/3] 6.08ns
entry_ifconv:136  %addr_line_offset_V_0_2_i_i = mul i16 %line_width_load, %tmp_173_2_i_i


 <State 4>: 6.63ns
ST_4: ch_out_V_read [1/1] 0.00ns
entry_ifconv:1  %ch_out_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %ch_out_V)

ST_4: ci_V_read [1/1] 0.00ns
entry_ifconv:2  %ci_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %ci_V)

ST_4: stg_60 [1/1] 4.38ns
entry_ifconv:5  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %ci_V_out, i10 %ci_V_read)

ST_4: stg_61 [1/1] 4.38ns
entry_ifconv:7  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %ch_out_V_out, i10 %ch_out_V_read)

ST_4: stg_62 [1/1] 0.00ns
entry_ifconv:16  call void (...)* @_ssdm_op_SpecFUCore(i16 %addr_line_offset_V_0_i_i, [1 x i8]* @p_str18119629, [6 x i8]* @p_str18169634, [1 x i8]* @p_str18119629, i32 2, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_4: tmp_183_0_i_i [1/1] 0.00ns
entry_ifconv:25  %tmp_183_0_i_i = zext i10 %ci_V_read to i16

ST_4: tmp_184_0_i_i [1/1] 1.96ns
entry_ifconv:26  %tmp_184_0_i_i = add i16 %addr_line_offset_V_0_i_i, %tmp_183_0_i_i

ST_4: addr_V_0_i_i [1/1] 1.96ns
entry_ifconv:27  %addr_V_0_i_i = add i16 %tmp_184_0_i_i, %addr_pixel_offset_V_0_i_i

ST_4: tmp_198_0_i_i [1/1] 0.00ns
entry_ifconv:42  %tmp_198_0_i_i = zext i16 %addr_V_0_i_i to i64

ST_4: ImageCache_IBRAM_addr [1/1] 0.00ns
entry_ifconv:43  %ImageCache_IBRAM_addr = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_0_i_i

ST_4: ImageCache_IBRAM_load [2/2] 2.71ns
entry_ifconv:44  %ImageCache_IBRAM_load = load float* %ImageCache_IBRAM_addr, align 4

ST_4: addr_line_offset_V_0_1_i_i [1/3] 6.08ns
entry_ifconv:88  %addr_line_offset_V_0_1_i_i = mul i16 %line_width_load, %tmp_173_1_i_i

ST_4: addr_line_offset_V_0_2_i_i [2/3] 6.08ns
entry_ifconv:136  %addr_line_offset_V_0_2_i_i = mul i16 %line_width_load, %tmp_173_2_i_i

ST_4: WeightsCache_ch_out_V_load [1/1] 0.00ns
entry_ifconv:179  %WeightsCache_ch_out_V_load = load i10* @WeightsCache_ch_out_V, align 2

ST_4: tmp_i_i_48 [1/1] 0.00ns
entry_ifconv:180  %tmp_i_i_48 = zext i10 %ci_V_read to i19

ST_4: tmp_128_i_i [1/1] 0.00ns
entry_ifconv:181  %tmp_128_i_i = zext i10 %WeightsCache_ch_out_V_load to i19

ST_4: ci_times_ch_out_V [3/3] 6.08ns
entry_ifconv:182  %ci_times_ch_out_V = mul i19 %tmp_128_i_i, %tmp_i_i_48


 <State 5>: 8.86ns
ST_5: rev [1/1] 1.37ns
entry_ifconv:31  %rev = xor i1 %slt, true

ST_5: rev1 [1/1] 1.37ns
entry_ifconv:35  %rev1 = xor i1 %slt1, true

ST_5: tmp [1/1] 1.37ns
entry_ifconv:38  %tmp = or i1 %rev, %rev1

ST_5: tmp_748_i_i [1/1] 1.37ns
entry_ifconv:39  %tmp_748_i_i = or i1 %tmp, %tmp_2

ST_5: tmp_749_i_i [1/1] 0.00ns
entry_ifconv:40  %tmp_749_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_748_i_i)

ST_5: is_padding_pixel_0_i_i [1/1] 2.11ns
entry_ifconv:41  %is_padding_pixel_0_i_i = icmp eq i11 %tmp_749_i_i, 0

ST_5: ImageCache_IBRAM_load [1/2] 2.71ns
entry_ifconv:44  %ImageCache_IBRAM_load = load float* %ImageCache_IBRAM_addr, align 4

ST_5: px_0_i_i [1/1] 1.37ns
entry_ifconv:45  %px_0_i_i = select i1 %is_padding_pixel_0_i_i, float %ImageCache_IBRAM_load, float 0.000000e+00

ST_5: buffer_0_write_assign [2/2] 1.28ns
entry_ifconv:46  %buffer_0_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_i_i) nounwind

ST_5: addr_V_0_1_i_i [1/1] 1.96ns
entry_ifconv:52  %addr_V_0_1_i_i = add i16 %addr_pixel_offset_V_0_1_i_i, %tmp_184_0_i_i

ST_5: tmp_198_0_1_i_i [1/1] 0.00ns
entry_ifconv:60  %tmp_198_0_1_i_i = zext i16 %addr_V_0_1_i_i to i64

ST_5: ImageCache_IBRAM_addr_1 [1/1] 0.00ns
entry_ifconv:61  %ImageCache_IBRAM_addr_1 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_0_1_i_i

ST_5: ImageCache_IBRAM_load_1 [2/2] 2.71ns
entry_ifconv:62  %ImageCache_IBRAM_load_1 = load float* %ImageCache_IBRAM_addr_1, align 4

ST_5: stg_88 [1/1] 0.00ns
entry_ifconv:89  call void (...)* @_ssdm_op_SpecFUCore(i16 %addr_line_offset_V_0_1_i_i, [1 x i8]* @p_str18119629, [6 x i8]* @p_str18169634, [1 x i8]* @p_str18119629, i32 2, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_5: tmp_184_1_i_i [1/1] 1.96ns
entry_ifconv:92  %tmp_184_1_i_i = add i16 %addr_line_offset_V_0_1_i_i, %tmp_183_0_i_i

ST_5: addr_line_offset_V_0_2_i_i [1/3] 6.08ns
entry_ifconv:136  %addr_line_offset_V_0_2_i_i = mul i16 %line_width_load, %tmp_173_2_i_i

ST_5: stg_91 [1/1] 0.00ns
entry_ifconv:137  call void (...)* @_ssdm_op_SpecFUCore(i16 %addr_line_offset_V_0_2_i_i, [1 x i8]* @p_str18119629, [6 x i8]* @p_str18169634, [1 x i8]* @p_str18119629, i32 2, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_5: tmp_184_2_i_i [1/1] 1.96ns
entry_ifconv:140  %tmp_184_2_i_i = add i16 %addr_line_offset_V_0_2_i_i, %tmp_183_0_i_i

ST_5: ci_times_ch_out_V [2/3] 6.08ns
entry_ifconv:182  %ci_times_ch_out_V = mul i19 %tmp_128_i_i, %tmp_i_i_48


 <State 6>: 8.86ns
ST_6: buffer_0_write_assign [1/2] 0.00ns
entry_ifconv:46  %buffer_0_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_i_i) nounwind

ST_6: rev2 [1/1] 1.37ns
entry_ifconv:54  %rev2 = xor i1 %ult, true

ST_6: tmp4 [1/1] 1.37ns
entry_ifconv:56  %tmp4 = or i1 %rev2, %rev1

ST_6: tmp_753_i_i [1/1] 1.37ns
entry_ifconv:57  %tmp_753_i_i = or i1 %tmp4, %tmp_3

ST_6: tmp_754_i_i [1/1] 0.00ns
entry_ifconv:58  %tmp_754_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_753_i_i)

ST_6: is_padding_pixel_0_1_i_i [1/1] 2.11ns
entry_ifconv:59  %is_padding_pixel_0_1_i_i = icmp eq i11 %tmp_754_i_i, 0

ST_6: ImageCache_IBRAM_load_1 [1/2] 2.71ns
entry_ifconv:62  %ImageCache_IBRAM_load_1 = load float* %ImageCache_IBRAM_addr_1, align 4

ST_6: px_0_1_i_i [1/1] 1.37ns
entry_ifconv:63  %px_0_1_i_i = select i1 %is_padding_pixel_0_1_i_i, float %ImageCache_IBRAM_load_1, float 0.000000e+00

ST_6: buffer_1_write_assign [2/2] 1.28ns
entry_ifconv:64  %buffer_1_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_1_i_i) nounwind

ST_6: addr_V_0_2_i_i [1/1] 1.96ns
entry_ifconv:71  %addr_V_0_2_i_i = add i16 %addr_pixel_offset_V_0_2_i_i, %tmp_184_0_i_i

ST_6: rev3 [1/1] 1.37ns
entry_ifconv:73  %rev3 = xor i1 %ult1, true

ST_6: tmp5 [1/1] 1.37ns
entry_ifconv:74  %tmp5 = or i1 %rev3, %rev1

ST_6: tmp_758_i_i [1/1] 1.37ns
entry_ifconv:75  %tmp_758_i_i = or i1 %tmp5, %tmp_3

ST_6: tmp_198_0_2_i_i [1/1] 0.00ns
entry_ifconv:78  %tmp_198_0_2_i_i = zext i16 %addr_V_0_2_i_i to i64

ST_6: ImageCache_IBRAM_addr_2 [1/1] 0.00ns
entry_ifconv:79  %ImageCache_IBRAM_addr_2 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_0_2_i_i

ST_6: ImageCache_IBRAM_load_2 [2/2] 2.71ns
entry_ifconv:80  %ImageCache_IBRAM_load_2 = load float* %ImageCache_IBRAM_addr_2, align 4

ST_6: ci_times_ch_out_V [1/3] 6.08ns
entry_ifconv:182  %ci_times_ch_out_V = mul i19 %tmp_128_i_i, %tmp_i_i_48


 <State 7>: 5.36ns
ST_7: buffer_1_write_assign [1/2] 0.00ns
entry_ifconv:64  %buffer_1_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_1_i_i) nounwind

ST_7: tmp_759_i_i [1/1] 0.00ns
entry_ifconv:76  %tmp_759_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_758_i_i)

ST_7: is_padding_pixel_0_2_i_i [1/1] 2.11ns
entry_ifconv:77  %is_padding_pixel_0_2_i_i = icmp eq i11 %tmp_759_i_i, 0

ST_7: ImageCache_IBRAM_load_2 [1/2] 2.71ns
entry_ifconv:80  %ImageCache_IBRAM_load_2 = load float* %ImageCache_IBRAM_addr_2, align 4

ST_7: px_0_2_i_i [1/1] 1.37ns
entry_ifconv:81  %px_0_2_i_i = select i1 %is_padding_pixel_0_2_i_i, float %ImageCache_IBRAM_load_2, float 0.000000e+00

ST_7: buffer_2_write_assign [2/2] 1.28ns
entry_ifconv:82  %buffer_2_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_2_i_i) nounwind

ST_7: addr_V_1_i_i [1/1] 1.96ns
entry_ifconv:93  %addr_V_1_i_i = add i16 %tmp_184_1_i_i, %addr_pixel_offset_V_0_i_i

ST_7: tmp_198_1_i_i [1/1] 0.00ns
entry_ifconv:101  %tmp_198_1_i_i = zext i16 %addr_V_1_i_i to i64

ST_7: ImageCache_IBRAM_addr_3 [1/1] 0.00ns
entry_ifconv:102  %ImageCache_IBRAM_addr_3 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_1_i_i

ST_7: ImageCache_IBRAM_load_3 [2/2] 2.71ns
entry_ifconv:103  %ImageCache_IBRAM_load_3 = load float* %ImageCache_IBRAM_addr_3, align 4


 <State 8>: 8.86ns
ST_8: buffer_2_write_assign [1/2] 0.00ns
entry_ifconv:82  %buffer_2_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_0_2_i_i) nounwind

ST_8: rev4 [1/1] 1.37ns
entry_ifconv:95  %rev4 = xor i1 %ult2, true

ST_8: tmp8 [1/1] 1.37ns
entry_ifconv:97  %tmp8 = or i1 %rev, %rev4

ST_8: tmp_764_i_i [1/1] 1.37ns
entry_ifconv:98  %tmp_764_i_i = or i1 %tmp8, %tmp_7

ST_8: tmp_765_i_i [1/1] 0.00ns
entry_ifconv:99  %tmp_765_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_764_i_i)

ST_8: is_padding_pixel_1_i_i [1/1] 2.11ns
entry_ifconv:100  %is_padding_pixel_1_i_i = icmp eq i11 %tmp_765_i_i, 0

ST_8: ImageCache_IBRAM_load_3 [1/2] 2.71ns
entry_ifconv:103  %ImageCache_IBRAM_load_3 = load float* %ImageCache_IBRAM_addr_3, align 4

ST_8: px_1_i_i [1/1] 1.37ns
entry_ifconv:104  %px_1_i_i = select i1 %is_padding_pixel_1_i_i, float %ImageCache_IBRAM_load_3, float 0.000000e+00

ST_8: buffer_3_write_assign [2/2] 1.28ns
entry_ifconv:105  %buffer_3_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_i_i) nounwind

ST_8: addr_V_1_1_i_i [1/1] 1.96ns
entry_ifconv:109  %addr_V_1_1_i_i = add i16 %tmp_184_1_i_i, %addr_pixel_offset_V_0_1_i_i

ST_8: tmp_198_1_1_i_i [1/1] 0.00ns
entry_ifconv:113  %tmp_198_1_1_i_i = zext i16 %addr_V_1_1_i_i to i64

ST_8: ImageCache_IBRAM_addr_4 [1/1] 0.00ns
entry_ifconv:114  %ImageCache_IBRAM_addr_4 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_1_1_i_i

ST_8: ImageCache_IBRAM_load_4 [2/2] 2.71ns
entry_ifconv:115  %ImageCache_IBRAM_load_4 = load float* %ImageCache_IBRAM_addr_4, align 4

ST_8: addr_V_1_2_i_i [1/1] 1.96ns
entry_ifconv:121  %addr_V_1_2_i_i = add i16 %tmp_184_1_i_i, %addr_pixel_offset_V_0_2_i_i

ST_8: addr_V_2_i_i [1/1] 1.96ns
entry_ifconv:141  %addr_V_2_i_i = add i16 %tmp_184_2_i_i, %addr_pixel_offset_V_0_i_i

ST_8: rev5 [1/1] 1.37ns
entry_ifconv:143  %rev5 = xor i1 %ult3, true

ST_8: tmp10 [1/1] 1.37ns
entry_ifconv:144  %tmp10 = or i1 %rev, %rev5

ST_8: tmp_780_i_i [1/1] 1.37ns
entry_ifconv:145  %tmp_780_i_i = or i1 %tmp10, %tmp_7

ST_8: addr_V_2_1_i_i [1/1] 1.96ns
entry_ifconv:156  %addr_V_2_1_i_i = add i16 %tmp_184_2_i_i, %addr_pixel_offset_V_0_1_i_i

ST_8: addr_V_2_2_i_i [1/1] 1.96ns
entry_ifconv:168  %addr_V_2_2_i_i = add i16 %tmp_184_2_i_i, %addr_pixel_offset_V_0_2_i_i


 <State 9>: 6.12ns
ST_9: buffer_3_write_assign [1/2] 0.00ns
entry_ifconv:105  %buffer_3_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_i_i) nounwind

ST_9: tmp_769_i_i [1/1] 1.37ns
entry_ifconv:110  %tmp_769_i_i = or i1 %rev2, %rev4

ST_9: tmp_770_i_i [1/1] 0.00ns
entry_ifconv:111  %tmp_770_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_769_i_i)

ST_9: is_padding_pixel_1_1_i_i [1/1] 2.11ns
entry_ifconv:112  %is_padding_pixel_1_1_i_i = icmp eq i11 %tmp_770_i_i, 0

ST_9: ImageCache_IBRAM_load_4 [1/2] 2.71ns
entry_ifconv:115  %ImageCache_IBRAM_load_4 = load float* %ImageCache_IBRAM_addr_4, align 4

ST_9: px_1_1_i_i [1/1] 1.37ns
entry_ifconv:116  %px_1_1_i_i = select i1 %is_padding_pixel_1_1_i_i, float %ImageCache_IBRAM_load_4, float 0.000000e+00

ST_9: buffer_4_write_assign [2/2] 1.28ns
entry_ifconv:117  %buffer_4_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_1_i_i) nounwind

ST_9: tmp_774_i_i [1/1] 1.37ns
entry_ifconv:122  %tmp_774_i_i = or i1 %rev3, %rev4

ST_9: tmp_198_1_2_i_i [1/1] 0.00ns
entry_ifconv:125  %tmp_198_1_2_i_i = zext i16 %addr_V_1_2_i_i to i64

ST_9: ImageCache_IBRAM_addr_5 [1/1] 0.00ns
entry_ifconv:126  %ImageCache_IBRAM_addr_5 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_1_2_i_i

ST_9: ImageCache_IBRAM_load_5 [2/2] 2.71ns
entry_ifconv:127  %ImageCache_IBRAM_load_5 = load float* %ImageCache_IBRAM_addr_5, align 4

ST_9: tmp_785_i_i [1/1] 1.37ns
entry_ifconv:157  %tmp_785_i_i = or i1 %rev2, %rev5

ST_9: tmp_790_i_i [1/1] 1.37ns
entry_ifconv:169  %tmp_790_i_i = or i1 %rev3, %rev5


 <State 10>: 5.36ns
ST_10: buffer_4_write_assign [1/2] 0.00ns
entry_ifconv:117  %buffer_4_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_1_i_i) nounwind

ST_10: tmp_775_i_i [1/1] 0.00ns
entry_ifconv:123  %tmp_775_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_774_i_i)

ST_10: is_padding_pixel_1_2_i_i [1/1] 2.11ns
entry_ifconv:124  %is_padding_pixel_1_2_i_i = icmp eq i11 %tmp_775_i_i, 0

ST_10: ImageCache_IBRAM_load_5 [1/2] 2.71ns
entry_ifconv:127  %ImageCache_IBRAM_load_5 = load float* %ImageCache_IBRAM_addr_5, align 4

ST_10: px_1_2_i_i [1/1] 1.37ns
entry_ifconv:128  %px_1_2_i_i = select i1 %is_padding_pixel_1_2_i_i, float %ImageCache_IBRAM_load_5, float 0.000000e+00

ST_10: buffer_5_write_assign [2/2] 1.28ns
entry_ifconv:129  %buffer_5_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_2_i_i) nounwind

ST_10: tmp_198_2_i_i [1/1] 0.00ns
entry_ifconv:148  %tmp_198_2_i_i = zext i16 %addr_V_2_i_i to i64

ST_10: ImageCache_IBRAM_addr_6 [1/1] 0.00ns
entry_ifconv:149  %ImageCache_IBRAM_addr_6 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_2_i_i

ST_10: ImageCache_IBRAM_load_6 [2/2] 2.71ns
entry_ifconv:150  %ImageCache_IBRAM_load_6 = load float* %ImageCache_IBRAM_addr_6, align 4


 <State 11>: 5.36ns
ST_11: buffer_5_write_assign [1/2] 0.00ns
entry_ifconv:129  %buffer_5_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_1_2_i_i) nounwind

ST_11: tmp_781_i_i [1/1] 0.00ns
entry_ifconv:146  %tmp_781_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_780_i_i)

ST_11: is_padding_pixel_2_i_i [1/1] 2.11ns
entry_ifconv:147  %is_padding_pixel_2_i_i = icmp eq i11 %tmp_781_i_i, 0

ST_11: ImageCache_IBRAM_load_6 [1/2] 2.71ns
entry_ifconv:150  %ImageCache_IBRAM_load_6 = load float* %ImageCache_IBRAM_addr_6, align 4

ST_11: px_2_i_i [1/1] 1.37ns
entry_ifconv:151  %px_2_i_i = select i1 %is_padding_pixel_2_i_i, float %ImageCache_IBRAM_load_6, float 0.000000e+00

ST_11: buffer_6_write_assign [2/2] 1.28ns
entry_ifconv:152  %buffer_6_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_i_i) nounwind

ST_11: tmp_198_2_1_i_i [1/1] 0.00ns
entry_ifconv:160  %tmp_198_2_1_i_i = zext i16 %addr_V_2_1_i_i to i64

ST_11: ImageCache_IBRAM_addr_7 [1/1] 0.00ns
entry_ifconv:161  %ImageCache_IBRAM_addr_7 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_2_1_i_i

ST_11: ImageCache_IBRAM_load_7 [2/2] 2.71ns
entry_ifconv:162  %ImageCache_IBRAM_load_7 = load float* %ImageCache_IBRAM_addr_7, align 4


 <State 12>: 5.36ns
ST_12: buffer_6_write_assign [1/2] 0.00ns
entry_ifconv:152  %buffer_6_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_i_i) nounwind

ST_12: tmp_786_i_i [1/1] 0.00ns
entry_ifconv:158  %tmp_786_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_785_i_i)

ST_12: is_padding_pixel_2_1_i_i [1/1] 2.11ns
entry_ifconv:159  %is_padding_pixel_2_1_i_i = icmp eq i11 %tmp_786_i_i, 0

ST_12: ImageCache_IBRAM_load_7 [1/2] 2.71ns
entry_ifconv:162  %ImageCache_IBRAM_load_7 = load float* %ImageCache_IBRAM_addr_7, align 4

ST_12: px_2_1_i_i [1/1] 1.37ns
entry_ifconv:163  %px_2_1_i_i = select i1 %is_padding_pixel_2_1_i_i, float %ImageCache_IBRAM_load_7, float 0.000000e+00

ST_12: buffer_7_write_assign [2/2] 1.28ns
entry_ifconv:164  %buffer_7_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_1_i_i) nounwind

ST_12: tmp_198_2_2_i_i [1/1] 0.00ns
entry_ifconv:172  %tmp_198_2_2_i_i = zext i16 %addr_V_2_2_i_i to i64

ST_12: ImageCache_IBRAM_addr_8 [1/1] 0.00ns
entry_ifconv:173  %ImageCache_IBRAM_addr_8 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_198_2_2_i_i

ST_12: ImageCache_IBRAM_load_8 [2/2] 2.71ns
entry_ifconv:174  %ImageCache_IBRAM_load_8 = load float* %ImageCache_IBRAM_addr_8, align 4


 <State 13>: 5.36ns
ST_13: buffer_7_write_assign [1/2] 0.00ns
entry_ifconv:164  %buffer_7_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_1_i_i) nounwind

ST_13: tmp_791_i_i [1/1] 0.00ns
entry_ifconv:170  %tmp_791_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 0, i1 %tmp_790_i_i)

ST_13: is_padding_pixel_2_2_i_i [1/1] 2.11ns
entry_ifconv:171  %is_padding_pixel_2_2_i_i = icmp eq i11 %tmp_791_i_i, 0

ST_13: ImageCache_IBRAM_load_8 [1/2] 2.71ns
entry_ifconv:174  %ImageCache_IBRAM_load_8 = load float* %ImageCache_IBRAM_addr_8, align 4

ST_13: px_2_2_i_i [1/1] 1.37ns
entry_ifconv:175  %px_2_2_i_i = select i1 %is_padding_pixel_2_2_i_i, float %ImageCache_IBRAM_load_8, float 0.000000e+00

ST_13: buffer_8_write_assign [2/2] 1.28ns
entry_ifconv:176  %buffer_8_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_2_i_i) nounwind


 <State 14>: 0.00ns
ST_14: stg_187 [1/1] 0.00ns
entry_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(i10* %ci_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_14: stg_188 [1/1] 0.00ns
entry_ifconv:6  call void (...)* @_ssdm_op_SpecInterface(i10* %ch_out_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_14: stg_189 [1/1] 0.00ns
entry_ifconv:8  call void (...)* @_ssdm_op_SpecPipeline(i32 7, i32 1, i32 1, i32 0, [1 x i8]* @p_str18053794) nounwind

ST_14: tmp_i_i [1/1] 0.00ns
entry_ifconv:9  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1808)

ST_14: tmp_745_i_i [1/1] 0.00ns
entry_ifconv:17  %tmp_745_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_192 [1/1] 0.00ns
entry_ifconv:20  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty [1/1] 0.00ns
entry_ifconv:47  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_745_i_i)

ST_14: tmp_750_i_i [1/1] 0.00ns
entry_ifconv:48  %tmp_750_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_195 [1/1] 0.00ns
entry_ifconv:49  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_36 [1/1] 0.00ns
entry_ifconv:65  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_750_i_i)

ST_14: tmp_755_i_i [1/1] 0.00ns
entry_ifconv:66  %tmp_755_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_198 [1/1] 0.00ns
entry_ifconv:68  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_37 [1/1] 0.00ns
entry_ifconv:83  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_755_i_i)

ST_14: empty_38 [1/1] 0.00ns
entry_ifconv:84  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1808, i32 %tmp_i_i)

ST_14: tmp_760_i_i [1/1] 0.00ns
entry_ifconv:85  %tmp_760_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1808)

ST_14: tmp_761_i_i [1/1] 0.00ns
entry_ifconv:90  %tmp_761_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_203 [1/1] 0.00ns
entry_ifconv:91  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_39 [1/1] 0.00ns
entry_ifconv:106  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_761_i_i)

ST_14: tmp_766_i_i [1/1] 0.00ns
entry_ifconv:107  %tmp_766_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_206 [1/1] 0.00ns
entry_ifconv:108  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_40 [1/1] 0.00ns
entry_ifconv:118  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_766_i_i)

ST_14: tmp_771_i_i [1/1] 0.00ns
entry_ifconv:119  %tmp_771_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_209 [1/1] 0.00ns
entry_ifconv:120  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_41 [1/1] 0.00ns
entry_ifconv:130  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_771_i_i)

ST_14: empty_42 [1/1] 0.00ns
entry_ifconv:131  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1808, i32 %tmp_760_i_i)

ST_14: tmp_776_i_i [1/1] 0.00ns
entry_ifconv:132  %tmp_776_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1808)

ST_14: tmp_777_i_i [1/1] 0.00ns
entry_ifconv:138  %tmp_777_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_214 [1/1] 0.00ns
entry_ifconv:139  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_44 [1/1] 0.00ns
entry_ifconv:153  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_777_i_i)

ST_14: tmp_782_i_i [1/1] 0.00ns
entry_ifconv:154  %tmp_782_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_217 [1/1] 0.00ns
entry_ifconv:155  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: empty_45 [1/1] 0.00ns
entry_ifconv:165  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_782_i_i)

ST_14: tmp_787_i_i [1/1] 0.00ns
entry_ifconv:166  %tmp_787_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1809)

ST_14: stg_220 [1/1] 0.00ns
entry_ifconv:167  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

ST_14: buffer_8_write_assign [1/2] 0.00ns
entry_ifconv:176  %buffer_8_write_assign = call fastcc float @"fpga_top_reg<float>"(float %px_2_2_i_i) nounwind

ST_14: empty_46 [1/1] 0.00ns
entry_ifconv:177  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1809, i32 %tmp_787_i_i)

ST_14: empty_47 [1/1] 0.00ns
entry_ifconv:178  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1808, i32 %tmp_776_i_i)

ST_14: stg_224 [1/1] 0.00ns
entry_ifconv:183  call void (...)* @_ssdm_op_SpecFUCore(i19 %ci_times_ch_out_V, [1 x i8]* @p_str1811, [6 x i8]* @p_str1814, [1 x i8]* @p_str1811, i32 2, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_14: mrv [1/1] 0.00ns
entry_ifconv:184  %mrv = insertvalue { i19, float, float, float, float, float, float, float, float, float } undef, i19 %ci_times_ch_out_V, 0

ST_14: mrv_1 [1/1] 0.00ns
entry_ifconv:185  %mrv_1 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv, float %buffer_0_write_assign, 1

ST_14: mrv_2 [1/1] 0.00ns
entry_ifconv:186  %mrv_2 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_1, float %buffer_1_write_assign, 2

ST_14: mrv_3 [1/1] 0.00ns
entry_ifconv:187  %mrv_3 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_2, float %buffer_2_write_assign, 3

ST_14: mrv_4 [1/1] 0.00ns
entry_ifconv:188  %mrv_4 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_3, float %buffer_3_write_assign, 4

ST_14: mrv_5 [1/1] 0.00ns
entry_ifconv:189  %mrv_5 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_4, float %buffer_4_write_assign, 5

ST_14: mrv_6 [1/1] 0.00ns
entry_ifconv:190  %mrv_6 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_5, float %buffer_5_write_assign, 6

ST_14: mrv_7 [1/1] 0.00ns
entry_ifconv:191  %mrv_7 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_6, float %buffer_6_write_assign, 7

ST_14: mrv_8 [1/1] 0.00ns
entry_ifconv:192  %mrv_8 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_7, float %buffer_7_write_assign, 8

ST_14: mrv_9 [1/1] 0.00ns
entry_ifconv:193  %mrv_9 = insertvalue { i19, float, float, float, float, float, float, float, float, float } %mrv_8, float %buffer_8_write_assign, 9

ST_14: stg_235 [1/1] 0.00ns
entry_ifconv:194  ret { i19, float, float, float, float, float, float, float, float, float } %mrv_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6ad3986210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6ad3985680; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ci_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6ad26e1130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6ad26e0b60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ci_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f6ad3c64340; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch_out_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f6ad3c63d70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ line_width]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f6acf9447e0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ ImageCache_ch_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f6acf943c40; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ ImageCache_width_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f6ad4109b80; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ ImageCache_height_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f6ad41095b0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ ImageCache_IBRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x7f6afcb4da70; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ WeightsCache_ch_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7f6afcb4f250; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_3_read                  (read           ) [ 001000000000000]
y_V_2_read                  (read           ) [ 000000000000000]
y_V_2_cast1                 (zext           ) [ 000000000000000]
y_V_i_i                     (add            ) [ 000000000000000]
tmp_1                       (trunc          ) [ 000000000000000]
tmp_173_i_i                 (zext           ) [ 001100000000000]
line_width_load             (load           ) [ 001111000000000]
x_V_3_cast                  (zext           ) [ 000000000000000]
x_V_0_i_i                   (add            ) [ 000000000000000]
tmp_181_0_i_i               (sext           ) [ 000000000000000]
ImageCache_ch_in_V_load     (load           ) [ 000000000000000]
tmp_182_0_i_i               (zext           ) [ 001100000000000]
addr_pixel_offset_V_0_i_i   (mul            ) [ 001111111000000]
ImageCache_width_in_V_load  (load           ) [ 000000000000000]
tmp_187_0_cast_i_i_cast     (zext           ) [ 000000000000000]
slt                         (icmp           ) [ 001111000000000]
ImageCache_height_in_V_load (load           ) [ 000000000000000]
tmp_192_0_cast_i_i_cast     (zext           ) [ 000000000000000]
slt1                        (icmp           ) [ 001111000000000]
p_lobit_i_i2_0_i_i          (or             ) [ 000000000000000]
tmp_2                       (bitselect      ) [ 001111000000000]
ult                         (icmp           ) [ 001111100000000]
tmp_3                       (bitselect      ) [ 001111100000000]
x_V_0_2_i_i                 (add            ) [ 001100000000000]
ult1                        (icmp           ) [ 001111100000000]
tmp_6                       (trunc          ) [ 001000000000000]
ult2                        (icmp           ) [ 001111111000000]
tmp_7                       (bitselect      ) [ 001111111000000]
y_V_i_i_43                  (add            ) [ 000000000000000]
tmp_9                       (trunc          ) [ 001100000000000]
ult3                        (icmp           ) [ 001111111000000]
tmp_181_0_1_i_i             (zext           ) [ 000000000000000]
addr_pixel_offset_V_0_1_i_i (mul            ) [ 000111111000000]
tmp_173_1_i_i               (zext           ) [ 000110000000000]
addr_line_offset_V_0_i_i    (mul            ) [ 000010000000000]
tmp_181_0_2_i_i             (zext           ) [ 000000000000000]
addr_pixel_offset_V_0_2_i_i (mul            ) [ 000011111000000]
tmp_173_2_i_i               (zext           ) [ 000011000000000]
ch_out_V_read               (read           ) [ 000000000000000]
ci_V_read                   (read           ) [ 000000000000000]
stg_60                      (write          ) [ 000000000000000]
stg_61                      (write          ) [ 000000000000000]
stg_62                      (specfucore     ) [ 000000000000000]
tmp_183_0_i_i               (zext           ) [ 000001000000000]
tmp_184_0_i_i               (add            ) [ 000001100000000]
addr_V_0_i_i                (add            ) [ 000000000000000]
tmp_198_0_i_i               (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr       (getelementptr  ) [ 000001000000000]
addr_line_offset_V_0_1_i_i  (mul            ) [ 000001000000000]
WeightsCache_ch_out_V_load  (load           ) [ 000000000000000]
tmp_i_i_48                  (zext           ) [ 000001100000000]
tmp_128_i_i                 (zext           ) [ 000001100000000]
rev                         (xor            ) [ 000000111000000]
rev1                        (xor            ) [ 000000100000000]
tmp                         (or             ) [ 000000000000000]
tmp_748_i_i                 (or             ) [ 000000000000000]
tmp_749_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_0_i_i      (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load       (load           ) [ 000000000000000]
px_0_i_i                    (select         ) [ 000000000000000]
addr_V_0_1_i_i              (add            ) [ 000000000000000]
tmp_198_0_1_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_1     (getelementptr  ) [ 000000100000000]
stg_88                      (specfucore     ) [ 000000000000000]
tmp_184_1_i_i               (add            ) [ 000000111000000]
addr_line_offset_V_0_2_i_i  (mul            ) [ 000000000000000]
stg_91                      (specfucore     ) [ 000000000000000]
tmp_184_2_i_i               (add            ) [ 000000111000000]
buffer_0_write_assign       (call           ) [ 011111011111111]
rev2                        (xor            ) [ 000000011100000]
tmp4                        (or             ) [ 000000000000000]
tmp_753_i_i                 (or             ) [ 000000000000000]
tmp_754_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_0_1_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_1     (load           ) [ 000000000000000]
px_0_1_i_i                  (select         ) [ 000000000000000]
addr_V_0_2_i_i              (add            ) [ 000000000000000]
rev3                        (xor            ) [ 000000011100000]
tmp5                        (or             ) [ 000000000000000]
tmp_758_i_i                 (or             ) [ 000000010000000]
tmp_198_0_2_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_2     (getelementptr  ) [ 000000010000000]
ci_times_ch_out_V           (mul            ) [ 011111011111111]
buffer_1_write_assign       (call           ) [ 011111001111111]
tmp_759_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_0_2_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_2     (load           ) [ 000000000000000]
px_0_2_i_i                  (select         ) [ 000000000000000]
addr_V_1_i_i                (add            ) [ 000000000000000]
tmp_198_1_i_i               (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_3     (getelementptr  ) [ 000000001000000]
buffer_2_write_assign       (call           ) [ 011111000111111]
rev4                        (xor            ) [ 000000000100000]
tmp8                        (or             ) [ 000000000000000]
tmp_764_i_i                 (or             ) [ 000000000000000]
tmp_765_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_1_i_i      (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_3     (load           ) [ 000000000000000]
px_1_i_i                    (select         ) [ 000000000000000]
addr_V_1_1_i_i              (add            ) [ 000000000000000]
tmp_198_1_1_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_4     (getelementptr  ) [ 000000000100000]
addr_V_1_2_i_i              (add            ) [ 000000000100000]
addr_V_2_i_i                (add            ) [ 010000000110000]
rev5                        (xor            ) [ 000000000100000]
tmp10                       (or             ) [ 000000000000000]
tmp_780_i_i                 (or             ) [ 011000000111000]
addr_V_2_1_i_i              (add            ) [ 011000000111000]
addr_V_2_2_i_i              (add            ) [ 011100000111100]
buffer_3_write_assign       (call           ) [ 011111000011111]
tmp_769_i_i                 (or             ) [ 000000000000000]
tmp_770_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_1_1_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_4     (load           ) [ 000000000000000]
px_1_1_i_i                  (select         ) [ 000000000000000]
tmp_774_i_i                 (or             ) [ 010000000010000]
tmp_198_1_2_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_5     (getelementptr  ) [ 010000000010000]
tmp_785_i_i                 (or             ) [ 011100000011100]
tmp_790_i_i                 (or             ) [ 011110000011110]
buffer_4_write_assign       (call           ) [ 001111000001111]
tmp_775_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_1_2_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_5     (load           ) [ 000000000000000]
px_1_2_i_i                  (select         ) [ 000000000000000]
tmp_198_2_i_i               (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_6     (getelementptr  ) [ 001000000001000]
buffer_5_write_assign       (call           ) [ 000111000000111]
tmp_781_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_2_i_i      (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_6     (load           ) [ 000000000000000]
px_2_i_i                    (select         ) [ 000000000000000]
tmp_198_2_1_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_7     (getelementptr  ) [ 000100000000100]
buffer_6_write_assign       (call           ) [ 000011000000011]
tmp_786_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_2_1_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_7     (load           ) [ 000000000000000]
px_2_1_i_i                  (select         ) [ 000000000000000]
tmp_198_2_2_i_i             (zext           ) [ 000000000000000]
ImageCache_IBRAM_addr_8     (getelementptr  ) [ 000010000000010]
buffer_7_write_assign       (call           ) [ 000001000000001]
tmp_791_i_i                 (bitconcatenate ) [ 000000000000000]
is_padding_pixel_2_2_i_i    (icmp           ) [ 000000000000000]
ImageCache_IBRAM_load_8     (load           ) [ 000000000000000]
px_2_2_i_i                  (select         ) [ 000000000000000]
stg_187                     (specinterface  ) [ 000000000000000]
stg_188                     (specinterface  ) [ 000000000000000]
stg_189                     (specpipeline   ) [ 000000000000000]
tmp_i_i                     (specregionbegin) [ 000000000000000]
tmp_745_i_i                 (specregionbegin) [ 000000000000000]
stg_192                     (specmemcore    ) [ 000000000000000]
empty                       (specregionend  ) [ 000000000000000]
tmp_750_i_i                 (specregionbegin) [ 000000000000000]
stg_195                     (specmemcore    ) [ 000000000000000]
empty_36                    (specregionend  ) [ 000000000000000]
tmp_755_i_i                 (specregionbegin) [ 000000000000000]
stg_198                     (specmemcore    ) [ 000000000000000]
empty_37                    (specregionend  ) [ 000000000000000]
empty_38                    (specregionend  ) [ 000000000000000]
tmp_760_i_i                 (specregionbegin) [ 000000000000000]
tmp_761_i_i                 (specregionbegin) [ 000000000000000]
stg_203                     (specmemcore    ) [ 000000000000000]
empty_39                    (specregionend  ) [ 000000000000000]
tmp_766_i_i                 (specregionbegin) [ 000000000000000]
stg_206                     (specmemcore    ) [ 000000000000000]
empty_40                    (specregionend  ) [ 000000000000000]
tmp_771_i_i                 (specregionbegin) [ 000000000000000]
stg_209                     (specmemcore    ) [ 000000000000000]
empty_41                    (specregionend  ) [ 000000000000000]
empty_42                    (specregionend  ) [ 000000000000000]
tmp_776_i_i                 (specregionbegin) [ 000000000000000]
tmp_777_i_i                 (specregionbegin) [ 000000000000000]
stg_214                     (specmemcore    ) [ 000000000000000]
empty_44                    (specregionend  ) [ 000000000000000]
tmp_782_i_i                 (specregionbegin) [ 000000000000000]
stg_217                     (specmemcore    ) [ 000000000000000]
empty_45                    (specregionend  ) [ 000000000000000]
tmp_787_i_i                 (specregionbegin) [ 000000000000000]
stg_220                     (specmemcore    ) [ 000000000000000]
buffer_8_write_assign       (call           ) [ 000000000000000]
empty_46                    (specregionend  ) [ 000000000000000]
empty_47                    (specregionend  ) [ 000000000000000]
stg_224                     (specfucore     ) [ 000000000000000]
mrv                         (insertvalue    ) [ 000000000000000]
mrv_1                       (insertvalue    ) [ 000000000000000]
mrv_2                       (insertvalue    ) [ 000000000000000]
mrv_3                       (insertvalue    ) [ 000000000000000]
mrv_4                       (insertvalue    ) [ 000000000000000]
mrv_5                       (insertvalue    ) [ 000000000000000]
mrv_6                       (insertvalue    ) [ 000000000000000]
mrv_7                       (insertvalue    ) [ 000000000000000]
mrv_8                       (insertvalue    ) [ 000000000000000]
mrv_9                       (insertvalue    ) [ 000000000000000]
stg_235                     (ret            ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ci_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ci_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ci_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ci_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_out_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_width">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_width"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ImageCache_ch_in_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageCache_ch_in_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ImageCache_width_in_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageCache_width_in_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ImageCache_height_in_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageCache_height_in_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ImageCache_IBRAM">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageCache_IBRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WeightsCache_ch_out_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WeightsCache_ch_out_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18119629"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18169634"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpga_top_reg<float>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18053794"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18179635"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_V_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_V_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ch_out_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_out_V_read/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ci_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ci_V_read/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stg_60_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_61_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_61/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ImageCache_IBRAM_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ImageCache_IBRAM_load/4 ImageCache_IBRAM_load_1/5 ImageCache_IBRAM_load_2/6 ImageCache_IBRAM_load_3/7 ImageCache_IBRAM_load_4/8 ImageCache_IBRAM_load_5/9 ImageCache_IBRAM_load_6/10 ImageCache_IBRAM_load_7/11 ImageCache_IBRAM_load_8/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ImageCache_IBRAM_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_1/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ImageCache_IBRAM_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_2/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ImageCache_IBRAM_addr_3_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_3/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ImageCache_IBRAM_addr_4_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_4/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ImageCache_IBRAM_addr_5_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_5/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ImageCache_IBRAM_addr_6_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_6/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ImageCache_IBRAM_addr_7_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_7/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ImageCache_IBRAM_addr_8_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ImageCache_IBRAM_addr_8/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fpga_top_reg_float_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="buffer_0_write_assign/5 buffer_1_write_assign/6 buffer_2_write_assign/7 buffer_3_write_assign/8 buffer_4_write_assign/9 buffer_5_write_assign/10 buffer_6_write_assign/11 buffer_7_write_assign/12 buffer_8_write_assign/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="y_V_2_cast1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V_2_cast1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="y_V_i_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_i_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_173_i_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173_i_i/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="line_width_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_width_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_line_offset_V_0_i_i/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="x_V_3_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_V_3_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_V_0_i_i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_0_i_i/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_181_0_i_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_181_0_i_i/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="ImageCache_ch_in_V_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ImageCache_ch_in_V_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_182_0_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_182_0_i_i/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="addr_pixel_offset_V_0_i_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_pixel_offset_V_0_i_i/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ImageCache_width_in_V_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ImageCache_width_in_V_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_187_0_cast_i_i_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_187_0_cast_i_i_cast/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="slt_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ImageCache_height_in_V_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ImageCache_height_in_V_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_192_0_cast_i_i_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192_0_cast_i_i_cast/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="slt1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_lobit_i_i2_0_i_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="0"/>
<pin id="304" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_lobit_i_i2_0_i_i/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="ult_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="x_V_0_2_i_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_0_2_i_i/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ult1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ult2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="y_V_i_i_43_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_i_i_43/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="ult3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult3/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_181_0_1_i_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_181_0_1_i_i/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="addr_pixel_offset_V_0_1_i_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="10" slack="1"/>
<pin id="381" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_pixel_offset_V_0_1_i_i/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_173_1_i_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173_1_i_i/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_line_offset_V_0_1_i_i/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_181_0_2_i_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="2"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_181_0_2_i_i/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="addr_pixel_offset_V_0_2_i_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="2"/>
<pin id="397" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_pixel_offset_V_0_2_i_i/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_173_2_i_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="2"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173_2_i_i/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="2"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="addr_line_offset_V_0_2_i_i/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_183_0_i_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183_0_i_i/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_184_0_i_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184_0_i_i/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="addr_V_0_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="3"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_0_i_i/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_198_0_i_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_0_i_i/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="WeightsCache_ch_out_V_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WeightsCache_ch_out_V_load/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_i_i_48_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_48/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_128_i_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_i_i/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="19" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ci_times_ch_out_V/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="rev_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="4"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="rev1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="4"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_748_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="4"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_748_i_i/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_749_i_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_749_i_i/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="is_padding_pixel_0_i_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_0_i_i/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="px_0_i_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_0_i_i/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="addr_V_0_1_i_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="3"/>
<pin id="490" dir="0" index="1" bw="16" slack="1"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_0_1_i_i/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_198_0_1_i_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_0_1_i_i/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_184_1_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="0" index="1" bw="10" slack="1"/>
<pin id="500" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184_1_i_i/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_184_2_i_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="1"/>
<pin id="504" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184_2_i_i/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="rev2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="5"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_753_i_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="5"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_753_i_i/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_754_i_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_754_i_i/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="is_padding_pixel_0_1_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_0_1_i_i/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="px_0_1_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_0_1_i_i/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="addr_V_0_2_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="3"/>
<pin id="546" dir="0" index="1" bw="16" slack="2"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_0_2_i_i/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="rev3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="5"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="1"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_758_i_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="5"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_758_i_i/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_198_0_2_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_0_2_i_i/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_759_i_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="1"/>
<pin id="572" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_759_i_i/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="is_padding_pixel_0_2_i_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_0_2_i_i/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="px_0_2_i_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="0"/>
<pin id="585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_0_2_i_i/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="addr_V_1_i_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="2"/>
<pin id="592" dir="0" index="1" bw="16" slack="6"/>
<pin id="593" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_1_i_i/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_198_1_i_i_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_1_i_i/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="rev4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="7"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp8_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="3"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_764_i_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="7"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_764_i_i/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_765_i_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_765_i_i/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="is_padding_pixel_1_i_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_1_i_i/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="px_1_i_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_1_i_i/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="addr_V_1_1_i_i_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="3"/>
<pin id="639" dir="0" index="1" bw="16" slack="6"/>
<pin id="640" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_1_1_i_i/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_198_1_1_i_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_1_1_i_i/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="addr_V_1_2_i_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="3"/>
<pin id="648" dir="0" index="1" bw="16" slack="5"/>
<pin id="649" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_1_2_i_i/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="addr_V_2_i_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="3"/>
<pin id="652" dir="0" index="1" bw="16" slack="7"/>
<pin id="653" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_2_i_i/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="rev5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="7"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp10_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="3"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_780_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="7"/>
<pin id="667" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_780_i_i/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="addr_V_2_1_i_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="3"/>
<pin id="671" dir="0" index="1" bw="16" slack="6"/>
<pin id="672" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_2_1_i_i/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="addr_V_2_2_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="3"/>
<pin id="675" dir="0" index="1" bw="16" slack="5"/>
<pin id="676" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_V_2_2_i_i/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_769_i_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="3"/>
<pin id="679" dir="0" index="1" bw="1" slack="1"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_769_i_i/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_770_i_i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_770_i_i/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="is_padding_pixel_1_1_i_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="11" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_1_1_i_i/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="px_1_1_i_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="0" index="2" bw="32" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_1_1_i_i/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_774_i_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="3"/>
<pin id="706" dir="0" index="1" bw="1" slack="1"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_774_i_i/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_198_1_2_i_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_1_2_i_i/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_785_i_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="3"/>
<pin id="714" dir="0" index="1" bw="1" slack="1"/>
<pin id="715" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_785_i_i/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_790_i_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="0" index="1" bw="1" slack="1"/>
<pin id="719" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_790_i_i/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_775_i_i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="1"/>
<pin id="724" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_775_i_i/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="is_padding_pixel_1_2_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="11" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_1_2_i_i/10 "/>
</bind>
</comp>

<comp id="733" class="1004" name="px_1_2_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_1_2_i_i/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_198_2_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="2"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_2_i_i/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_781_i_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="3"/>
<pin id="750" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_781_i_i/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="is_padding_pixel_2_i_i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="0" index="1" bw="11" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_2_i_i/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="px_2_i_i_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="32" slack="0"/>
<pin id="763" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_2_i_i/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_198_2_1_i_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="3"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_2_1_i_i/11 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_786_i_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="3"/>
<pin id="776" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_786_i_i/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="is_padding_pixel_2_1_i_i_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_2_1_i_i/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="px_2_1_i_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_2_1_i_i/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_198_2_2_i_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="4"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_2_2_i_i/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_791_i_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="4"/>
<pin id="802" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_791_i_i/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="is_padding_pixel_2_2_i_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="11" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_padding_pixel_2_2_i_i/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="px_2_2_i_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="px_2_2_i_i/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="mrv_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="307" slack="0"/>
<pin id="822" dir="0" index="1" bw="19" slack="8"/>
<pin id="823" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="mrv_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="307" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="8"/>
<pin id="828" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="830" class="1004" name="mrv_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="307" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="7"/>
<pin id="833" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="mrv_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="307" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="6"/>
<pin id="838" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="mrv_4_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="307" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="5"/>
<pin id="843" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="mrv_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="307" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="4"/>
<pin id="848" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/14 "/>
</bind>
</comp>

<comp id="850" class="1004" name="mrv_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="307" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="3"/>
<pin id="853" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/14 "/>
</bind>
</comp>

<comp id="855" class="1004" name="mrv_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="307" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="2"/>
<pin id="858" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/14 "/>
</bind>
</comp>

<comp id="860" class="1004" name="mrv_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="307" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="1"/>
<pin id="863" dir="1" index="2" bw="307" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="mrv_9_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="307" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="1" index="2" bw="307" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/14 "/>
</bind>
</comp>

<comp id="871" class="1005" name="x_V_3_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="1"/>
<pin id="873" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_V_3_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_173_i_i_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173_i_i "/>
</bind>
</comp>

<comp id="881" class="1005" name="line_width_load_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_width_load "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_182_0_i_i_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_182_0_i_i "/>
</bind>
</comp>

<comp id="894" class="1005" name="addr_pixel_offset_V_0_i_i_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="3"/>
<pin id="896" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="addr_pixel_offset_V_0_i_i "/>
</bind>
</comp>

<comp id="901" class="1005" name="slt_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="4"/>
<pin id="903" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="slt "/>
</bind>
</comp>

<comp id="906" class="1005" name="slt1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="4"/>
<pin id="908" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="slt1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="4"/>
<pin id="913" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="ult_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="5"/>
<pin id="918" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_3_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="5"/>
<pin id="923" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="927" class="1005" name="x_V_0_2_i_i_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="2"/>
<pin id="929" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="x_V_0_2_i_i "/>
</bind>
</comp>

<comp id="932" class="1005" name="ult1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="5"/>
<pin id="934" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="ult1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_6_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="1"/>
<pin id="939" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="942" class="1005" name="ult2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="7"/>
<pin id="944" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="ult2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_7_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="7"/>
<pin id="949" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_9_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="2"/>
<pin id="955" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="958" class="1005" name="ult3_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="7"/>
<pin id="960" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="ult3 "/>
</bind>
</comp>

<comp id="963" class="1005" name="addr_pixel_offset_V_0_1_i_i_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="3"/>
<pin id="965" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="addr_pixel_offset_V_0_1_i_i "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_173_1_i_i_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173_1_i_i "/>
</bind>
</comp>

<comp id="975" class="1005" name="addr_line_offset_V_0_i_i_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="1"/>
<pin id="977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="addr_line_offset_V_0_i_i "/>
</bind>
</comp>

<comp id="980" class="1005" name="addr_pixel_offset_V_0_2_i_i_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="3"/>
<pin id="982" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="addr_pixel_offset_V_0_2_i_i "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_173_2_i_i_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="1"/>
<pin id="989" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173_2_i_i "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_183_0_i_i_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="1"/>
<pin id="994" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183_0_i_i "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_184_0_i_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_184_0_i_i "/>
</bind>
</comp>

<comp id="1004" class="1005" name="ImageCache_IBRAM_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="15" slack="1"/>
<pin id="1006" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="addr_line_offset_V_0_1_i_i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="addr_line_offset_V_0_1_i_i "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_i_i_48_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="19" slack="1"/>
<pin id="1016" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_48 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_128_i_i_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="19" slack="1"/>
<pin id="1021" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_i_i "/>
</bind>
</comp>

<comp id="1024" class="1005" name="rev_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="3"/>
<pin id="1026" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1030" class="1005" name="rev1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="ImageCache_IBRAM_addr_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="15" slack="1"/>
<pin id="1038" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_184_1_i_i_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="2"/>
<pin id="1043" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_184_1_i_i "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_184_2_i_i_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="3"/>
<pin id="1050" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_184_2_i_i "/>
</bind>
</comp>

<comp id="1055" class="1005" name="buffer_0_write_assign_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="8"/>
<pin id="1057" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="buffer_0_write_assign "/>
</bind>
</comp>

<comp id="1060" class="1005" name="rev2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="3"/>
<pin id="1062" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="rev2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="rev3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="3"/>
<pin id="1068" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="rev3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_758_i_i_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_758_i_i "/>
</bind>
</comp>

<comp id="1077" class="1005" name="ImageCache_IBRAM_addr_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="15" slack="1"/>
<pin id="1079" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="ci_times_ch_out_V_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="19" slack="8"/>
<pin id="1084" dir="1" index="1" bw="19" slack="8"/>
</pin_list>
<bind>
<opset="ci_times_ch_out_V "/>
</bind>
</comp>

<comp id="1087" class="1005" name="buffer_1_write_assign_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="7"/>
<pin id="1089" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="buffer_1_write_assign "/>
</bind>
</comp>

<comp id="1092" class="1005" name="ImageCache_IBRAM_addr_3_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="15" slack="1"/>
<pin id="1094" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_3 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buffer_2_write_assign_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="6"/>
<pin id="1099" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="buffer_2_write_assign "/>
</bind>
</comp>

<comp id="1102" class="1005" name="rev4_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev4 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="ImageCache_IBRAM_addr_4_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="15" slack="1"/>
<pin id="1110" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_4 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="addr_V_1_2_i_i_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="1"/>
<pin id="1115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="addr_V_1_2_i_i "/>
</bind>
</comp>

<comp id="1118" class="1005" name="addr_V_2_i_i_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="2"/>
<pin id="1120" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="addr_V_2_i_i "/>
</bind>
</comp>

<comp id="1123" class="1005" name="rev5_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev5 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_780_i_i_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_780_i_i "/>
</bind>
</comp>

<comp id="1134" class="1005" name="addr_V_2_1_i_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="3"/>
<pin id="1136" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="addr_V_2_1_i_i "/>
</bind>
</comp>

<comp id="1139" class="1005" name="addr_V_2_2_i_i_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="4"/>
<pin id="1141" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="addr_V_2_2_i_i "/>
</bind>
</comp>

<comp id="1144" class="1005" name="buffer_3_write_assign_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="5"/>
<pin id="1146" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buffer_3_write_assign "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_774_i_i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_774_i_i "/>
</bind>
</comp>

<comp id="1154" class="1005" name="ImageCache_IBRAM_addr_5_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="15" slack="1"/>
<pin id="1156" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_5 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_785_i_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="3"/>
<pin id="1161" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_785_i_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_790_i_i_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="4"/>
<pin id="1166" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_790_i_i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="buffer_4_write_assign_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="4"/>
<pin id="1171" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buffer_4_write_assign "/>
</bind>
</comp>

<comp id="1174" class="1005" name="ImageCache_IBRAM_addr_6_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="15" slack="1"/>
<pin id="1176" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_6 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="buffer_5_write_assign_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="3"/>
<pin id="1181" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buffer_5_write_assign "/>
</bind>
</comp>

<comp id="1184" class="1005" name="ImageCache_IBRAM_addr_7_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="15" slack="1"/>
<pin id="1186" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_7 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="buffer_6_write_assign_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="2"/>
<pin id="1191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buffer_6_write_assign "/>
</bind>
</comp>

<comp id="1194" class="1005" name="ImageCache_IBRAM_addr_8_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="15" slack="1"/>
<pin id="1196" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ImageCache_IBRAM_addr_8 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="buffer_7_write_assign_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_7_write_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="108" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="102" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="96" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="255" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="249" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="221" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="249" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="221" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="96" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="273" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="221" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="245" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="277" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="102" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="102" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="287" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="249" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="217" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="359" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="291" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="114" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="114" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="444" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="143" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="487"><net_src comp="479" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="495"><net_src comp="488" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="505"><net_src comp="402" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="50" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="143" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="552"><net_src comp="48" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="544" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="143" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="56" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="597"><net_src comp="590" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="52" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="143" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="636"><net_src comp="628" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="644"><net_src comp="637" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="658"><net_src comp="48" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="686"><net_src comp="50" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="52" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="54" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="143" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="56" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="703"><net_src comp="695" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="725"><net_src comp="50" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="54" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="143" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="56" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="751"><net_src comp="50" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="52" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="54" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="143" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="56" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="767"><net_src comp="759" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="777"><net_src comp="50" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="52" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="54" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="143" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="56" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="793"><net_src comp="785" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="803"><net_src comp="50" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="52" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="54" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="143" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="56" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="819"><net_src comp="811" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="824"><net_src comp="94" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="212" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="96" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="879"><net_src comp="231" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="884"><net_src comp="235" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="891"><net_src comp="263" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="897"><net_src comp="267" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="904"><net_src comp="281" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="909"><net_src comp="295" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="914"><net_src comp="307" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="919"><net_src comp="315" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="924"><net_src comp="321" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="930"><net_src comp="329" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="935"><net_src comp="335" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="940"><net_src comp="341" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="945"><net_src comp="345" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="950"><net_src comp="351" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="956"><net_src comp="365" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="961"><net_src comp="369" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="966"><net_src comp="378" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="973"><net_src comp="383" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="978"><net_src comp="239" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="983"><net_src comp="394" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="990"><net_src comp="399" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="995"><net_src comp="407" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1001"><net_src comp="411" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1007"><net_src comp="136" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1012"><net_src comp="386" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1017"><net_src comp="430" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1022"><net_src comp="434" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1027"><net_src comp="444" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1033"><net_src comp="449" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1039"><net_src comp="148" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1044"><net_src comp="497" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1047"><net_src comp="1041" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1051"><net_src comp="501" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1058"><net_src comp="212" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1063"><net_src comp="506" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1069"><net_src comp="548" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1075"><net_src comp="558" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1080"><net_src comp="156" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1085"><net_src comp="438" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1090"><net_src comp="212" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1095"><net_src comp="164" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1100"><net_src comp="212" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1105"><net_src comp="599" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1111"><net_src comp="172" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1116"><net_src comp="646" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1121"><net_src comp="650" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1126"><net_src comp="654" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1132"><net_src comp="664" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1137"><net_src comp="669" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1142"><net_src comp="673" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1147"><net_src comp="212" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1152"><net_src comp="704" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1157"><net_src comp="180" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1162"><net_src comp="712" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="1167"><net_src comp="716" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="1172"><net_src comp="212" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1177"><net_src comp="188" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1182"><net_src comp="212" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1187"><net_src comp="196" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1192"><net_src comp="212" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1197"><net_src comp="204" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1202"><net_src comp="212" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="860" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_2 | {}
	Port: x_V_3 | {}
	Port: ci_V | {}
	Port: ch_out_V | {}
	Port: ci_V_out | {4 }
	Port: ch_out_V_out | {4 }
	Port: line_width | {}
	Port: ImageCache_ch_in_V | {}
	Port: ImageCache_width_in_V | {}
	Port: ImageCache_height_in_V | {}
	Port: ImageCache_IBRAM | {}
	Port: WeightsCache_ch_out_V | {}
  - Chain level:
	State 1
		y_V_i_i : 1
		tmp_1 : 2
		tmp_173_i_i : 3
		addr_line_offset_V_0_i_i : 4
		x_V_0_i_i : 1
		tmp_181_0_i_i : 2
		tmp_182_0_i_i : 1
		addr_pixel_offset_V_0_i_i : 3
		tmp_187_0_cast_i_i_cast : 1
		slt : 2
		tmp_192_0_cast_i_i_cast : 1
		slt1 : 2
		p_lobit_i_i2_0_i_i : 2
		tmp_2 : 2
		ult : 1
		tmp_3 : 2
		x_V_0_2_i_i : 1
		ult1 : 2
		ult2 : 1
		tmp_7 : 2
		y_V_i_i_43 : 1
		tmp_9 : 2
		ult3 : 2
	State 2
		addr_pixel_offset_V_0_1_i_i : 1
		addr_line_offset_V_0_1_i_i : 1
	State 3
		addr_pixel_offset_V_0_2_i_i : 1
		addr_line_offset_V_0_2_i_i : 1
	State 4
		tmp_184_0_i_i : 1
		addr_V_0_i_i : 2
		tmp_198_0_i_i : 3
		ImageCache_IBRAM_addr : 4
		ImageCache_IBRAM_load : 5
		tmp_128_i_i : 1
		ci_times_ch_out_V : 2
	State 5
		is_padding_pixel_0_i_i : 1
		px_0_i_i : 2
		buffer_0_write_assign : 3
		tmp_198_0_1_i_i : 1
		ImageCache_IBRAM_addr_1 : 2
		ImageCache_IBRAM_load_1 : 3
		stg_91 : 1
		tmp_184_2_i_i : 1
	State 6
		is_padding_pixel_0_1_i_i : 1
		px_0_1_i_i : 2
		buffer_1_write_assign : 3
		tmp_198_0_2_i_i : 1
		ImageCache_IBRAM_addr_2 : 2
		ImageCache_IBRAM_load_2 : 3
	State 7
		is_padding_pixel_0_2_i_i : 1
		px_0_2_i_i : 2
		buffer_2_write_assign : 3
		tmp_198_1_i_i : 1
		ImageCache_IBRAM_addr_3 : 2
		ImageCache_IBRAM_load_3 : 3
	State 8
		is_padding_pixel_1_i_i : 1
		px_1_i_i : 2
		buffer_3_write_assign : 3
		tmp_198_1_1_i_i : 1
		ImageCache_IBRAM_addr_4 : 2
		ImageCache_IBRAM_load_4 : 3
	State 9
		is_padding_pixel_1_1_i_i : 1
		px_1_1_i_i : 2
		buffer_4_write_assign : 3
		ImageCache_IBRAM_addr_5 : 1
		ImageCache_IBRAM_load_5 : 2
	State 10
		is_padding_pixel_1_2_i_i : 1
		px_1_2_i_i : 2
		buffer_5_write_assign : 3
		ImageCache_IBRAM_addr_6 : 1
		ImageCache_IBRAM_load_6 : 2
	State 11
		is_padding_pixel_2_i_i : 1
		px_2_i_i : 2
		buffer_6_write_assign : 3
		ImageCache_IBRAM_addr_7 : 1
		ImageCache_IBRAM_load_7 : 2
	State 12
		is_padding_pixel_2_1_i_i : 1
		px_2_1_i_i : 2
		buffer_7_write_assign : 3
		ImageCache_IBRAM_addr_8 : 1
		ImageCache_IBRAM_load_8 : 2
	State 13
		is_padding_pixel_2_2_i_i : 1
		px_2_2_i_i : 2
		buffer_8_write_assign : 3
	State 14
		empty : 1
		empty_36 : 1
		empty_37 : 1
		empty_38 : 1
		empty_39 : 1
		empty_40 : 1
		empty_41 : 1
		empty_42 : 1
		empty_44 : 1
		empty_45 : 1
		empty_46 : 1
		empty_47 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		stg_235 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           px_0_i_i_fu_479          |    0    |    0    |    32   |
|          |          px_0_1_i_i_fu_535         |    0    |    0    |    32   |
|          |          px_0_2_i_i_fu_581         |    0    |    0    |    32   |
|          |           px_1_i_i_fu_628          |    0    |    0    |    32   |
|  select  |          px_1_1_i_i_fu_695         |    0    |    0    |    32   |
|          |          px_1_2_i_i_fu_733         |    0    |    0    |    32   |
|          |           px_2_i_i_fu_759          |    0    |    0    |    32   |
|          |          px_2_1_i_i_fu_785         |    0    |    0    |    32   |
|          |          px_2_2_i_i_fu_811         |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |           y_V_i_i_fu_221           |    0    |    0    |    9    |
|          |          x_V_0_i_i_fu_249          |    0    |    0    |    9    |
|          |         x_V_0_2_i_i_fu_329         |    0    |    0    |    9    |
|          |          y_V_i_i_43_fu_359         |    0    |    0    |    9    |
|          |        tmp_184_0_i_i_fu_411        |    0    |    0    |    16   |
|          |         addr_V_0_i_i_fu_416        |    0    |    0    |    16   |
|          |        addr_V_0_1_i_i_fu_488       |    0    |    0    |    16   |
|    add   |        tmp_184_1_i_i_fu_497        |    0    |    0    |    16   |
|          |        tmp_184_2_i_i_fu_501        |    0    |    0    |    16   |
|          |        addr_V_0_2_i_i_fu_544       |    0    |    0    |    16   |
|          |         addr_V_1_i_i_fu_590        |    0    |    0    |    16   |
|          |        addr_V_1_1_i_i_fu_637       |    0    |    0    |    16   |
|          |        addr_V_1_2_i_i_fu_646       |    0    |    0    |    16   |
|          |         addr_V_2_i_i_fu_650        |    0    |    0    |    16   |
|          |        addr_V_2_1_i_i_fu_669       |    0    |    0    |    16   |
|          |        addr_V_2_2_i_i_fu_673       |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_239             |    1    |    18   |    0    |
|          |  addr_pixel_offset_V_0_i_i_fu_267  |    1    |    0    |    0    |
|          | addr_pixel_offset_V_0_1_i_i_fu_378 |    1    |    0    |    0    |
|    mul   |             grp_fu_386             |    1    |    18   |    0    |
|          | addr_pixel_offset_V_0_2_i_i_fu_394 |    1    |    0    |    0    |
|          |             grp_fu_402             |    1    |    18   |    0    |
|          |             grp_fu_438             |    1    |    20   |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             slt_fu_281             |    0    |    0    |    4    |
|          |             slt1_fu_295            |    0    |    0    |    4    |
|          |             ult_fu_315             |    0    |    0    |    3    |
|          |             ult1_fu_335            |    0    |    0    |    4    |
|          |             ult2_fu_345            |    0    |    0    |    3    |
|          |             ult3_fu_369            |    0    |    0    |    4    |
|          |    is_padding_pixel_0_i_i_fu_473   |    0    |    0    |    4    |
|   icmp   |   is_padding_pixel_0_1_i_i_fu_529  |    0    |    0    |    4    |
|          |   is_padding_pixel_0_2_i_i_fu_575  |    0    |    0    |    4    |
|          |    is_padding_pixel_1_i_i_fu_622   |    0    |    0    |    4    |
|          |   is_padding_pixel_1_1_i_i_fu_689  |    0    |    0    |    4    |
|          |   is_padding_pixel_1_2_i_i_fu_727  |    0    |    0    |    4    |
|          |    is_padding_pixel_2_i_i_fu_753   |    0    |    0    |    4    |
|          |   is_padding_pixel_2_1_i_i_fu_779  |    0    |    0    |    4    |
|          |   is_padding_pixel_2_2_i_i_fu_805  |    0    |    0    |    4    |
|----------|------------------------------------|---------|---------|---------|
|   call   |   grp_fpga_top_reg_float_s_fu_212  |    0    |    32   |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      p_lobit_i_i2_0_i_i_fu_301     |    0    |    0    |    11   |
|          |             tmp_fu_454             |    0    |    0    |    1    |
|          |         tmp_748_i_i_fu_460         |    0    |    0    |    1    |
|          |             tmp4_fu_511            |    0    |    0    |    1    |
|          |         tmp_753_i_i_fu_516         |    0    |    0    |    1    |
|          |             tmp5_fu_553            |    0    |    0    |    1    |
|          |         tmp_758_i_i_fu_558         |    0    |    0    |    1    |
|    or    |             tmp8_fu_604            |    0    |    0    |    1    |
|          |         tmp_764_i_i_fu_609         |    0    |    0    |    1    |
|          |            tmp10_fu_659            |    0    |    0    |    1    |
|          |         tmp_780_i_i_fu_664         |    0    |    0    |    1    |
|          |         tmp_769_i_i_fu_677         |    0    |    0    |    1    |
|          |         tmp_774_i_i_fu_704         |    0    |    0    |    1    |
|          |         tmp_785_i_i_fu_712         |    0    |    0    |    1    |
|          |         tmp_790_i_i_fu_716         |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|          |             rev_fu_444             |    0    |    0    |    1    |
|          |             rev1_fu_449            |    0    |    0    |    1    |
|    xor   |             rev2_fu_506            |    0    |    0    |    1    |
|          |             rev3_fu_548            |    0    |    0    |    1    |
|          |             rev4_fu_599            |    0    |    0    |    1    |
|          |             rev5_fu_654            |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|          |        x_V_3_read_read_fu_96       |    0    |    0    |    0    |
|   read   |       y_V_2_read_read_fu_102       |    0    |    0    |    0    |
|          |      ch_out_V_read_read_fu_108     |    0    |    0    |    0    |
|          |        ci_V_read_read_fu_114       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |         stg_60_write_fu_120        |    0    |    0    |    0    |
|          |         stg_61_write_fu_128        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         y_V_2_cast1_fu_217         |    0    |    0    |    0    |
|          |         tmp_173_i_i_fu_231         |    0    |    0    |    0    |
|          |          x_V_3_cast_fu_245         |    0    |    0    |    0    |
|          |        tmp_182_0_i_i_fu_263        |    0    |    0    |    0    |
|          |   tmp_187_0_cast_i_i_cast_fu_277   |    0    |    0    |    0    |
|          |   tmp_192_0_cast_i_i_cast_fu_291   |    0    |    0    |    0    |
|          |       tmp_181_0_1_i_i_fu_375       |    0    |    0    |    0    |
|          |        tmp_173_1_i_i_fu_383        |    0    |    0    |    0    |
|          |       tmp_181_0_2_i_i_fu_391       |    0    |    0    |    0    |
|          |        tmp_173_2_i_i_fu_399        |    0    |    0    |    0    |
|   zext   |        tmp_183_0_i_i_fu_407        |    0    |    0    |    0    |
|          |        tmp_198_0_i_i_fu_421        |    0    |    0    |    0    |
|          |          tmp_i_i_48_fu_430         |    0    |    0    |    0    |
|          |         tmp_128_i_i_fu_434         |    0    |    0    |    0    |
|          |       tmp_198_0_1_i_i_fu_492       |    0    |    0    |    0    |
|          |       tmp_198_0_2_i_i_fu_563       |    0    |    0    |    0    |
|          |        tmp_198_1_i_i_fu_594        |    0    |    0    |    0    |
|          |       tmp_198_1_1_i_i_fu_641       |    0    |    0    |    0    |
|          |       tmp_198_1_2_i_i_fu_708       |    0    |    0    |    0    |
|          |        tmp_198_2_i_i_fu_742        |    0    |    0    |    0    |
|          |       tmp_198_2_1_i_i_fu_768       |    0    |    0    |    0    |
|          |       tmp_198_2_2_i_i_fu_794       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_1_fu_227            |    0    |    0    |    0    |
|   trunc  |            tmp_6_fu_341            |    0    |    0    |    0    |
|          |            tmp_9_fu_365            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |        tmp_181_0_i_i_fu_255        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_2_fu_307            |    0    |    0    |    0    |
| bitselect|            tmp_3_fu_321            |    0    |    0    |    0    |
|          |            tmp_7_fu_351            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         tmp_749_i_i_fu_465         |    0    |    0    |    0    |
|          |         tmp_754_i_i_fu_521         |    0    |    0    |    0    |
|          |         tmp_759_i_i_fu_568         |    0    |    0    |    0    |
|          |         tmp_765_i_i_fu_614         |    0    |    0    |    0    |
|bitconcatenate|         tmp_770_i_i_fu_681         |    0    |    0    |    0    |
|          |         tmp_775_i_i_fu_720         |    0    |    0    |    0    |
|          |         tmp_781_i_i_fu_746         |    0    |    0    |    0    |
|          |         tmp_786_i_i_fu_772         |    0    |    0    |    0    |
|          |         tmp_791_i_i_fu_798         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             mrv_fu_820             |    0    |    0    |    0    |
|          |            mrv_1_fu_825            |    0    |    0    |    0    |
|          |            mrv_2_fu_830            |    0    |    0    |    0    |
|          |            mrv_3_fu_835            |    0    |    0    |    0    |
|insertvalue|            mrv_4_fu_840            |    0    |    0    |    0    |
|          |            mrv_5_fu_845            |    0    |    0    |    0    |
|          |            mrv_6_fu_850            |    0    |    0    |    0    |
|          |            mrv_7_fu_855            |    0    |    0    |    0    |
|          |            mrv_8_fu_860            |    0    |    0    |    0    |
|          |            mrv_9_fu_865            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    7    |   106   |   605   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|  ImageCache_IBRAM_addr_1_reg_1036 |   15   |
|  ImageCache_IBRAM_addr_2_reg_1077 |   15   |
|  ImageCache_IBRAM_addr_3_reg_1092 |   15   |
|  ImageCache_IBRAM_addr_4_reg_1108 |   15   |
|  ImageCache_IBRAM_addr_5_reg_1154 |   15   |
|  ImageCache_IBRAM_addr_6_reg_1174 |   15   |
|  ImageCache_IBRAM_addr_7_reg_1184 |   15   |
|  ImageCache_IBRAM_addr_8_reg_1194 |   15   |
|   ImageCache_IBRAM_addr_reg_1004  |   15   |
|      addr_V_1_2_i_i_reg_1113      |   16   |
|      addr_V_2_1_i_i_reg_1134      |   16   |
|      addr_V_2_2_i_i_reg_1139      |   16   |
|       addr_V_2_i_i_reg_1118       |   16   |
|addr_line_offset_V_0_1_i_i_reg_1009|   16   |
|  addr_line_offset_V_0_i_i_reg_975 |   16   |
|addr_pixel_offset_V_0_1_i_i_reg_963|   16   |
|addr_pixel_offset_V_0_2_i_i_reg_980|   16   |
| addr_pixel_offset_V_0_i_i_reg_894 |   16   |
|   buffer_0_write_assign_reg_1055  |   32   |
|   buffer_1_write_assign_reg_1087  |   32   |
|   buffer_2_write_assign_reg_1097  |   32   |
|   buffer_3_write_assign_reg_1144  |   32   |
|   buffer_4_write_assign_reg_1169  |   32   |
|   buffer_5_write_assign_reg_1179  |   32   |
|   buffer_6_write_assign_reg_1189  |   32   |
|   buffer_7_write_assign_reg_1199  |   32   |
|     ci_times_ch_out_V_reg_1082    |   19   |
|      line_width_load_reg_881      |   16   |
|           rev1_reg_1030           |    1   |
|           rev2_reg_1060           |    1   |
|           rev3_reg_1066           |    1   |
|           rev4_reg_1102           |    1   |
|           rev5_reg_1123           |    1   |
|            rev_reg_1024           |    1   |
|            slt1_reg_906           |    1   |
|            slt_reg_901            |    1   |
|        tmp_128_i_i_reg_1019       |   19   |
|       tmp_173_1_i_i_reg_970       |   16   |
|       tmp_173_2_i_i_reg_987       |   16   |
|        tmp_173_i_i_reg_876        |   16   |
|       tmp_182_0_i_i_reg_888       |   16   |
|       tmp_183_0_i_i_reg_992       |   16   |
|       tmp_184_0_i_i_reg_998       |   16   |
|       tmp_184_1_i_i_reg_1041      |   16   |
|       tmp_184_2_i_i_reg_1048      |   16   |
|           tmp_2_reg_911           |    1   |
|           tmp_3_reg_921           |    1   |
|           tmp_6_reg_937           |    2   |
|        tmp_758_i_i_reg_1072       |    1   |
|        tmp_774_i_i_reg_1149       |    1   |
|        tmp_780_i_i_reg_1129       |    1   |
|        tmp_785_i_i_reg_1159       |    1   |
|        tmp_790_i_i_reg_1164       |    1   |
|           tmp_7_reg_947           |    1   |
|           tmp_9_reg_953           |    2   |
|        tmp_i_i_48_reg_1014        |   19   |
|            ult1_reg_932           |    1   |
|            ult2_reg_942           |    1   |
|            ult3_reg_958           |    1   |
|            ult_reg_916            |    1   |
|        x_V_0_2_i_i_reg_927        |   10   |
|         x_V_3_read_reg_871        |    9   |
+-----------------------------------+--------+
|               Total               |   779  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_143        |  p0  |  18  |  15  |   270  ||    75   |
| grp_fpga_top_reg_float_s_fu_212 |  p1  |   9  |  32  |   288  ||    64   |
|            grp_fu_239           |  p0  |   2  |  16  |   32   ||    16   |
|            grp_fu_239           |  p1  |   2  |   2  |    4   ||    2    |
|            grp_fu_386           |  p1  |   2  |   2  |    4   ||    2    |
|            grp_fu_402           |  p1  |   2  |   2  |    4   ||    2    |
|            grp_fu_438           |  p0  |   2  |  10  |   20   ||    10   |
|            grp_fu_438           |  p1  |   2  |  10  |   20   ||    10   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   642  ||   14.5  ||   181   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   106  |   605  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   181  |
|  Register |    -   |    -   |   779  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   14   |   885  |   786  |
+-----------+--------+--------+--------+--------+
