

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Sat Feb 24 13:49:04 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 6.745 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                   |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                      Instance                                     |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156          |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     360|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|     34|      129|     907|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      87|    -|
|Register             |        -|      -|      277|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     34|      406|    1354|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                      Instance                                     |                               Module                              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0  |        0|     34|    0|  843|    0|
    |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156          |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s           |        0|      0|  129|   64|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                              |                                                                   |        0|     34|  129|  907|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_305_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_317_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_255_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_267_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln289_3_fu_237_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_243_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_231_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_221                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_74                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op67          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_4_fu_185_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_5_fu_205_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_6_fu_225_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_175_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_249_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln317_fu_299_p2              |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_323_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_273_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 360|         330|          35|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_storemerge_reg_132  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_3_load               |   9|          2|   32|         64|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  87|         19|  164|        360|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_4_reg_479                                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_132                                                 |  32|   0|   32|          0|
    |call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln313_reg_483                                                                      |   1|   0|    1|          0|
    |in_elem_data_V_read_2_reg_474                                                           |  16|   0|   16|          0|
    |kernel_data_V_1283                                                                      |  16|   0|   16|          0|
    |kernel_data_V_2284                                                                      |  16|   0|   16|          0|
    |kernel_data_V_4                                                                         |  16|   0|   16|          0|
    |kernel_data_V_5                                                                         |  16|   0|   16|          0|
    |kernel_data_V_7                                                                         |  16|   0|   16|          0|
    |kernel_data_V_8                                                                         |  16|   0|   16|          0|
    |pX_3                                                                                    |  32|   0|   32|          0|
    |pY_3                                                                                    |  32|   0|   32|          0|
    |sX_3                                                                                    |  32|   0|   32|          0|
    |sY_3                                                                                    |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 277|   0|  277|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|in_elem_data_V_read           |  in |   16|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 3 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 4 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.85ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 5 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 6 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.85ns)   --->   "%icmp_ln289_4 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 7 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_55 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln289_6 = icmp sgt i31 %tmp_55, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289_3 = and i1 %icmp_ln289_5, %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_4 = and i1 %and_ln289_3, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'and' 'and_ln289_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %and_ln289_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 18 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 20 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 21 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 22 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 23 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 24 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_1 : Operation 25 [1/1] (0.60ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 25 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 26 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 27 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 28 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 29 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 30 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 31 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln289_4, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 32 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 33 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 34 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>
ST_1 : Operation 35 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 35 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1283_load = load i16* @kernel_data_V_1283, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'load' 'kernel_data_V_1283_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2284_load = load i16* @kernel_data_V_2284, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'load' 'kernel_data_V_2284_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.22ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_1283_load, i16 %kernel_data_V_2284_load, i16 %kernel_data_V_4_load, i16 %kernel_data_V_5_load, i16 %kernel_data_V_7_load, i16 %kernel_data_V_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'call' 'call_ret2' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'extractvalue' 'kernel_data_V_6_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_3285_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'extractvalue' 'kernel_data_V_3285_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'extractvalue' 'kernel_data_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_1283_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'extractvalue' 'kernel_data_V_1283_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1283_ret, i16* @kernel_data_V_1283, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2284_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_2284_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2284_ret, i16* @kernel_data_V_2284, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'extractvalue' 'kernel_data_V_4_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_4_ret, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'extractvalue' 'kernel_data_V_5_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_5_ret, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'extractvalue' 'kernel_data_V_7_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_7_ret, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'extractvalue' 'kernel_data_V_8_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_8_ret, i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (4.06ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %kernel_data_V_0_ret, i16 %kernel_data_V_1283_ret, i16 %kernel_data_V_2284_ret, i16 %kernel_data_V_3285_ret, i16 %kernel_data_V_4_ret, i16 %kernel_data_V_5_ret, i16 %kernel_data_V_6_ret, i16 %kernel_data_V_7_ret, i16 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 62 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 63 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 64 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 65 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 66 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16 %res_out_0_V, i16 %res_out_1_V, i16 %res_out_2_V, i16 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 67 'write' <Predicate = (and_ln289_4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 68 'br' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 69 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 70 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 71 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 72 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1283]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2284]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1282_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_data_V_read_2   (read         ) [ 011]
sX_3_load               (load         ) [ 000]
icmp_ln289              (icmp         ) [ 000]
sY_3_load               (load         ) [ 000]
icmp_ln289_4            (icmp         ) [ 000]
pY_3_load               (load         ) [ 000]
tmp                     (partselect   ) [ 000]
icmp_ln289_5            (icmp         ) [ 000]
pX_3_load               (load         ) [ 000]
tmp_55                  (partselect   ) [ 000]
icmp_ln289_6            (icmp         ) [ 000]
and_ln289               (and          ) [ 000]
and_ln289_3             (and          ) [ 000]
and_ln289_4             (and          ) [ 011]
br_ln289                (br           ) [ 000]
icmp_ln313              (icmp         ) [ 011]
br_ln313                (br           ) [ 000]
add_ln326               (add          ) [ 000]
store_ln326             (store        ) [ 000]
add_ln328               (add          ) [ 000]
select_ln328            (select       ) [ 000]
store_ln328             (store        ) [ 000]
store_ln315             (store        ) [ 000]
store_ln316             (store        ) [ 000]
icmp_ln317              (icmp         ) [ 010]
br_ln317                (br           ) [ 000]
add_ln321               (add          ) [ 000]
store_ln321             (store        ) [ 000]
add_ln323               (add          ) [ 000]
select_ln323            (select       ) [ 011]
br_ln0                  (br           ) [ 011]
store_ln318             (store        ) [ 000]
br_ln320                (br           ) [ 011]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
kernel_data_V_1283_load (load         ) [ 000]
kernel_data_V_2284_load (load         ) [ 000]
kernel_data_V_4_load    (load         ) [ 000]
kernel_data_V_5_load    (load         ) [ 000]
kernel_data_V_7_load    (load         ) [ 000]
kernel_data_V_8_load    (load         ) [ 000]
call_ret2               (call         ) [ 000]
kernel_data_V_6_ret     (extractvalue ) [ 000]
kernel_data_V_3285_ret  (extractvalue ) [ 000]
kernel_data_V_0_ret     (extractvalue ) [ 000]
kernel_data_V_1283_ret  (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
kernel_data_V_2284_ret  (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
kernel_data_V_4_ret     (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
kernel_data_V_5_ret     (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
kernel_data_V_7_ret     (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
kernel_data_V_8_ret     (extractvalue ) [ 000]
store_ln286             (store        ) [ 000]
call_ret                (call         ) [ 000]
res_out_0_V             (extractvalue ) [ 000]
res_out_1_V             (extractvalue ) [ 000]
res_out_2_V             (extractvalue ) [ 000]
res_out_3_V             (extractvalue ) [ 000]
write_ln309             (write        ) [ 000]
br_ln310                (br           ) [ 000]
br_ln0                  (br           ) [ 000]
storemerge              (phi          ) [ 011]
store_ln319             (store        ) [ 000]
br_ln325                (br           ) [ 000]
ret_ln330               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_1283">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1283"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_2284">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2284"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_Array_V_1282_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1282_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="in_elem_data_V_read_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln309_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="16" slack="0"/>
<pin id="121" dir="0" index="4" bw="16" slack="0"/>
<pin id="122" dir="0" index="5" bw="16" slack="0"/>
<pin id="123" dir="0" index="6" bw="16" slack="0"/>
<pin id="124" dir="0" index="7" bw="16" slack="0"/>
<pin id="125" dir="0" index="8" bw="16" slack="0"/>
<pin id="126" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="storemerge_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="storemerge_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="0" index="3" bw="16" slack="0"/>
<pin id="148" dir="0" index="4" bw="16" slack="0"/>
<pin id="149" dir="0" index="5" bw="16" slack="0"/>
<pin id="150" dir="0" index="6" bw="16" slack="0"/>
<pin id="151" dir="0" index="7" bw="16" slack="0"/>
<pin id="152" dir="0" index="8" bw="16" slack="0"/>
<pin id="153" dir="0" index="9" bw="16" slack="0"/>
<pin id="154" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="144" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="16" slack="0"/>
<pin id="161" dir="0" index="4" bw="16" slack="0"/>
<pin id="162" dir="0" index="5" bw="16" slack="0"/>
<pin id="163" dir="0" index="6" bw="16" slack="0"/>
<pin id="164" dir="0" index="7" bw="16" slack="0"/>
<pin id="165" dir="0" index="8" bw="16" slack="0"/>
<pin id="166" dir="0" index="9" bw="16" slack="0"/>
<pin id="167" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sX_3_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln289_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sY_3_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln289_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="pY_3_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln289_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="pX_3_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_55_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="6" slack="0"/>
<pin id="220" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln289_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="31" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln289_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="and_ln289_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_3/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="and_ln289_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_4/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln313_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln326_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln326_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln328_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln328_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln328_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln315_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln316_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln317_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln321_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln321_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln323_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln323_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln318_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="kernel_data_V_1283_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1283_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel_data_V_2284_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2284_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="kernel_data_V_4_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="kernel_data_V_5_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="kernel_data_V_7_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="kernel_data_V_8_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="kernel_data_V_6_ret_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="144" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_6_ret/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="kernel_data_V_3285_ret_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="144" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_3285_ret/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="kernel_data_V_0_ret_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="144" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_0_ret/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kernel_data_V_1283_ret_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="144" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1283_ret/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln286_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="kernel_data_V_2284_ret_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="144" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2284_ret/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln286_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="kernel_data_V_4_ret_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="144" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_ret/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln286_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="kernel_data_V_5_ret_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="144" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_5_ret/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln286_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="kernel_data_V_7_ret_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="144" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_7_ret/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln286_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="kernel_data_V_8_ret_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="144" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_8_ret/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln286_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="res_out_0_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="res_out_1_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="res_out_2_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="res_out_3_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln319_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="in_elem_data_V_read_2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_elem_data_V_read_2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="and_ln289_4_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln313_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln323_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="127"><net_src comp="108" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="106" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="168"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="156" pin=8"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="229"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="175" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="185" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="205" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="211" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="211" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="171" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="175" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="191" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="191" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="181" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="185" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="370"><net_src comp="156" pin="10"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="375"><net_src comp="156" pin="10"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="380"><net_src comp="156" pin="10"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="385"><net_src comp="156" pin="10"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="156" pin="10"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="156" pin="10"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="156" pin="10"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="156" pin="10"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="156" pin="10"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="143" pin=9"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="143" pin="10"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="456"><net_src comp="143" pin="10"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="461"><net_src comp="143" pin="10"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="466"><net_src comp="143" pin="10"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="472"><net_src comp="136" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="110" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="482"><net_src comp="243" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="249" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="323" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_V_read | {}
	Port: res_stream_V_data_0_V | {2 }
	Port: res_stream_V_data_1_V | {2 }
	Port: res_stream_V_data_2_V | {2 }
	Port: res_stream_V_data_3_V | {2 }
	Port: kernel_data_V_1283 | {2 }
	Port: kernel_data_V_2284 | {2 }
	Port: kernel_data_V_4 | {2 }
	Port: kernel_data_V_5 | {2 }
	Port: kernel_data_V_7 | {2 }
	Port: kernel_data_V_8 | {2 }
	Port: line_buffer_Array_V_0_0 | {2 }
	Port: line_buffer_Array_V_1282_0 | {2 }
	Port: sX_3 | {1 }
	Port: sY_3 | {2 }
	Port: pY_3 | {1 }
	Port: pX_3 | {1 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : in_elem_data_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_1283 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_2284 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_0_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_1282_0 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_3 | {1 }
  - Chain level:
	State 1
		icmp_ln289 : 1
		icmp_ln289_4 : 1
		tmp : 1
		icmp_ln289_5 : 2
		tmp_55 : 1
		icmp_ln289_6 : 2
		and_ln289 : 2
		and_ln289_3 : 3
		and_ln289_4 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 2
		call_ret2 : 1
		kernel_data_V_6_ret : 2
		kernel_data_V_3285_ret : 2
		kernel_data_V_0_ret : 2
		kernel_data_V_1283_ret : 2
		store_ln286 : 3
		kernel_data_V_2284_ret : 2
		store_ln286 : 3
		kernel_data_V_4_ret : 2
		store_ln286 : 3
		kernel_data_V_5_ret : 2
		store_ln286 : 3
		kernel_data_V_7_ret : 2
		store_ln286 : 3
		kernel_data_V_8_ret : 2
		store_ln286 : 3
		call_ret : 3
		res_out_0_V : 4
		res_out_1_V : 4
		res_out_2_V : 4
		res_out_3_V : 4
		write_ln309 : 5
		store_ln319 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   call   | call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143 |    34   |    0    |   837   |
|          |     call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  add_ln326_fu_255                                 |    0    |    0    |    39   |
|    add   |                                  add_ln328_fu_267                                 |    0    |    0    |    39   |
|          |                                  add_ln321_fu_305                                 |    0    |    0    |    39   |
|          |                                  add_ln323_fu_317                                 |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 icmp_ln289_fu_175                                 |    0    |    0    |    20   |
|          |                                icmp_ln289_4_fu_185                                |    0    |    0    |    20   |
|   icmp   |                                icmp_ln289_5_fu_205                                |    0    |    0    |    20   |
|          |                                icmp_ln289_6_fu_225                                |    0    |    0    |    20   |
|          |                                 icmp_ln313_fu_249                                 |    0    |    0    |    20   |
|          |                                 icmp_ln317_fu_299                                 |    0    |    0    |    20   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                select_ln328_fu_273                                |    0    |    0    |    32   |
|          |                                select_ln323_fu_323                                |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  and_ln289_fu_231                                 |    0    |    0    |    2    |
|    and   |                                 and_ln289_3_fu_237                                |    0    |    0    |    2    |
|          |                                 and_ln289_4_fu_243                                |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                         in_elem_data_V_read_2_read_fu_110                         |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                              write_ln309_write_fu_116                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                     tmp_fu_195                                    |    0    |    0    |    0    |
|          |                                   tmp_55_fu_215                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                             kernel_data_V_6_ret_fu_367                            |    0    |    0    |    0    |
|          |                           kernel_data_V_3285_ret_fu_372                           |    0    |    0    |    0    |
|          |                             kernel_data_V_0_ret_fu_377                            |    0    |    0    |    0    |
|          |                           kernel_data_V_1283_ret_fu_382                           |    0    |    0    |    0    |
|          |                           kernel_data_V_2284_ret_fu_393                           |    0    |    0    |    0    |
|          |                             kernel_data_V_4_ret_fu_404                            |    0    |    0    |    0    |
|extractvalue|                             kernel_data_V_5_ret_fu_415                            |    0    |    0    |    0    |
|          |                             kernel_data_V_7_ret_fu_426                            |    0    |    0    |    0    |
|          |                             kernel_data_V_8_ret_fu_437                            |    0    |    0    |    0    |
|          |                                 res_out_0_V_fu_448                                |    0    |    0    |    0    |
|          |                                 res_out_1_V_fu_453                                |    0    |    0    |    0    |
|          |                                 res_out_2_V_fu_458                                |    0    |    0    |    0    |
|          |                                 res_out_3_V_fu_463                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                   |    34   |    0    |   1183  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln289_4_reg_479     |    1   |
|      icmp_ln313_reg_483     |    1   |
|in_elem_data_V_read_2_reg_474|   16   |
|     select_ln323_reg_490    |   32   |
|      storemerge_reg_132     |   32   |
+-----------------------------+--------+
|            Total            |   82   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   34   |    0   |  1183  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |   34   |   82   |  1183  |
+-----------+--------+--------+--------+
