Classic Timing Analyzer report for InfraHard
Wed Oct 16 15:32:41 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 7.468 ns                         ; Control:controle|Estado[0] ; state[0]                   ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 129.63 MHz ( period = 7.714 ns ) ; Control:controle|state[3]  ; Control:controle|Estado[3] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control:controle|Estado[1] ; Control:controle|state[1]  ; clock      ; clock    ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                          ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                      ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.63 MHz ( period = 7.714 ns ) ; Control:controle|state[3] ; Control:controle|Estado[3] ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; 129.70 MHz ( period = 7.710 ns ) ; Control:controle|state[2] ; Control:controle|Estado[2] ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; 129.77 MHz ( period = 7.706 ns ) ; Control:controle|state[1] ; Control:controle|Estado[1] ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; 133.16 MHz ( period = 7.510 ns ) ; Control:controle|state[0] ; Control:controle|Estado[0] ; clock      ; clock    ; None                        ; None                      ; 0.419 ns                ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                            ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 0.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.707 ns                 ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 7.468 ns   ; Control:controle|Estado[0] ; state[0] ; clock      ;
; N/A   ; None         ; 7.054 ns   ; Control:controle|Estado[3] ; state[4] ; clock      ;
; N/A   ; None         ; 6.981 ns   ; Control:controle|Estado[3] ; state[6] ; clock      ;
; N/A   ; None         ; 6.945 ns   ; Control:controle|Estado[3] ; state[5] ; clock      ;
; N/A   ; None         ; 6.945 ns   ; Control:controle|Estado[3] ; state[3] ; clock      ;
; N/A   ; None         ; 6.851 ns   ; Control:controle|Estado[1] ; state[1] ; clock      ;
; N/A   ; None         ; 6.822 ns   ; Control:controle|Estado[2] ; state[2] ; clock      ;
+-------+--------------+------------+----------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 15:32:41 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Control:controle|state[0]" is a latch
    Warning: Node "Control:controle|state[1]" is a latch
    Warning: Node "Control:controle|state[3]" is a latch
    Warning: Node "Control:controle|state[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control:controle|Selector6~0" as buffer
    Info: Detected ripple clock "Control:controle|Estado[2]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[3]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[1]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[0]" as buffer
Info: Clock "clock" has Internal fmax of 129.63 MHz between source register "Control:controle|state[3]" and destination register "Control:controle|Estado[3]" (period= 7.714 ns)
    Info: + Longest register to register delay is 0.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; REG Node = 'Control:controle|state[3]'
        Info: 2: + IC(0.211 ns) + CELL(0.309 ns) = 0.520 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 9; REG Node = 'Control:controle|Estado[3]'
        Info: Total cell delay = 0.309 ns ( 59.42 % )
        Info: Total interconnect delay = 0.211 ns ( 40.58 % )
    Info: - Smallest clock skew is -3.247 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.751 ns) + CELL(0.618 ns) = 3.179 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 9; REG Node = 'Control:controle|Estado[3]'
            Info: Total cell delay = 1.428 ns ( 44.92 % )
            Info: Total interconnect delay = 1.751 ns ( 55.08 % )
        Info: - Longest clock path from clock "clock" to source register is 6.426 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.751 ns) + CELL(0.712 ns) = 3.273 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
            Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 3.907 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 1; COMB Node = 'Control:controle|Selector6~0'
            Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 5.427 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Control:controle|Selector6~0clkctrl'
            Info: 5: + IC(0.946 ns) + CELL(0.053 ns) = 6.426 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; REG Node = 'Control:controle|state[3]'
            Info: Total cell delay = 1.847 ns ( 28.74 % )
            Info: Total interconnect delay = 4.579 ns ( 71.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:controle|Estado[1]" and destination pin or register "Control:controle|state[1]" for clock "clock" (Hold time is 2.311 ns)
    Info: + Largest clock skew is 3.246 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.751 ns) + CELL(0.712 ns) = 3.273 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
            Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 3.907 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 1; COMB Node = 'Control:controle|Selector6~0'
            Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 5.427 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Control:controle|Selector6~0clkctrl'
            Info: 5: + IC(0.945 ns) + CELL(0.053 ns) = 6.425 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 1; REG Node = 'Control:controle|state[1]'
            Info: Total cell delay = 1.847 ns ( 28.75 % )
            Info: Total interconnect delay = 4.578 ns ( 71.25 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.751 ns) + CELL(0.618 ns) = 3.179 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 6; REG Node = 'Control:controle|Estado[1]'
            Info: Total cell delay = 1.428 ns ( 44.92 % )
            Info: Total interconnect delay = 1.751 ns ( 55.08 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 6; REG Node = 'Control:controle|Estado[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'Control:controle|WideOr21~0'
        Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 0.841 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 1; REG Node = 'Control:controle|state[1]'
        Info: Total cell delay = 0.513 ns ( 61.00 % )
        Info: Total interconnect delay = 0.328 ns ( 39.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "state[0]" through register "Control:controle|Estado[0]" is 7.468 ns
    Info: + Longest clock path from clock "clock" to source register is 3.179 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.751 ns) + CELL(0.618 ns) = 3.179 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
        Info: Total cell delay = 1.428 ns ( 44.92 % )
        Info: Total interconnect delay = 1.751 ns ( 55.08 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
        Info: 2: + IC(2.051 ns) + CELL(2.144 ns) = 4.195 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'state[0]'
        Info: Total cell delay = 2.144 ns ( 51.11 % )
        Info: Total interconnect delay = 2.051 ns ( 48.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Oct 16 15:32:41 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


