{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f8c65131",
   "metadata": {},
   "source": [
    "### Chapter 5: Modules and Interfaces"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e45efccc",
   "metadata": {},
   "source": [
    "#### Module Basics\n",
    "\n",
    "Modules are the fundamental building blocks of SystemVerilog designs. They encapsulate functionality and provide a way to create hierarchical designs through instantiation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5eb86973",
   "metadata": {},
   "source": [
    "##### Basic Module Structure\n",
    "\n",
    "```systemverilog\n",
    "module module_name #(\n",
    "    // Parameters (optional)\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    // Port declarations\n",
    "    input  logic clk,\n",
    "    input  logic reset_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Module body - internal logic\n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n)\n",
    "            data_out <= '0;\n",
    "        else\n",
    "            data_out <= data_in;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "157d6ab4",
   "metadata": {},
   "source": [
    "##### Module Instantiation\n",
    "\n",
    "```systemverilog\n",
    "// Named port connections (recommended)\n",
    "module_name #(.WIDTH(16)) inst_name (\n",
    "    .clk(system_clk),\n",
    "    .reset_n(sys_reset),\n",
    "    .data_in(input_data),\n",
    "    .data_out(output_data)\n",
    ");\n",
    "\n",
    "// Positional port connections (not recommended for complex modules)\n",
    "module_name #(16) inst_name (system_clk, sys_reset, input_data, output_data);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04c6d840",
   "metadata": {},
   "source": [
    "##### Key Module Concepts\n",
    "\n",
    "**Scope and Hierarchy**: Each module creates its own scope. Internal signals and variables are not accessible from outside the module unless explicitly connected through ports.\n",
    "\n",
    "**Instance vs Module**: A module is the template/definition, while an instance is a specific instantiation of that module in your design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f52f16d6",
   "metadata": {},
   "source": [
    "#### Port Declarations and Directions\n",
    "\n",
    "SystemVerilog provides several ways to declare module ports, offering more flexibility than traditional Verilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a24af539",
   "metadata": {},
   "source": [
    "##### Port Directions\n",
    "\n",
    "```systemverilog\n",
    "module port_example (\n",
    "    input  logic        clk,           // Input port\n",
    "    output logic        valid,         // Output port\n",
    "    inout  wire         bidir_signal,  // Bidirectional port\n",
    "    ref    int          shared_var     // Reference port (SystemVerilog)\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab0696d8",
   "metadata": {},
   "source": [
    "##### ANSI-Style Port Declarations (Recommended)\n",
    "\n",
    "```systemverilog\n",
    "module counter #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic             clk,\n",
    "    input  logic             reset_n,\n",
    "    input  logic             enable,\n",
    "    input  logic             load,\n",
    "    input  logic [WIDTH-1:0] load_value,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic             overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH-1:0] count_reg;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            count_reg <= '0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (load) begin\n",
    "            count_reg <= load_value;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            {overflow, count_reg} <= count_reg + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign count = count_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "803cbd45",
   "metadata": {},
   "source": [
    "##### Non-ANSI Style (Legacy)\n",
    "\n",
    "```systemverilog\n",
    "module counter (clk, reset_n, enable, count);\n",
    "    parameter WIDTH = 8;\n",
    "    \n",
    "    input             clk;\n",
    "    input             reset_n;\n",
    "    input             enable;\n",
    "    output [WIDTH-1:0] count;\n",
    "    \n",
    "    // Port declarations separate from module header\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29dacd6f",
   "metadata": {},
   "source": [
    "##### Advanced Port Features\n",
    "\n",
    "**Interface Ports**:\n",
    "```systemverilog\n",
    "module processor (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    memory_if.master mem_bus,  // Interface port\n",
    "    axi4_if.slave    axi_port\n",
    ");\n",
    "```\n",
    "\n",
    "**Unpacked Array Ports**:\n",
    "```systemverilog\n",
    "module multi_port (\n",
    "    input  logic [7:0] data_in [0:3],   // Array of inputs\n",
    "    output logic [7:0] data_out [0:3]   // Array of outputs\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7069942",
   "metadata": {},
   "source": [
    "#### Parameters and Localparams\n",
    "\n",
    "Parameters provide a way to create configurable, reusable modules. They allow customization at instantiation time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "30167879",
   "metadata": {},
   "source": [
    "##### Parameter Types\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_module #(\n",
    "    // Type parameters\n",
    "    parameter type DATA_TYPE = logic [31:0],\n",
    "    parameter type ADDR_TYPE = logic [15:0],\n",
    "    \n",
    "    // Value parameters\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16,\n",
    "    parameter int DEPTH = 1024,\n",
    "    \n",
    "    // String parameters\n",
    "    parameter string MODE = \"NORMAL\",\n",
    "    \n",
    "    // Real parameters\n",
    "    parameter real FREQUENCY = 100.0\n",
    ") (\n",
    "    input  logic      clk,\n",
    "    input  DATA_TYPE  data_in,\n",
    "    input  ADDR_TYPE  address,\n",
    "    output DATA_TYPE  data_out\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "426d8513",
   "metadata": {},
   "source": [
    "##### Localparam Usage\n",
    "\n",
    "Localparams are parameters that cannot be overridden during instantiation. They're typically used for derived values.\n",
    "\n",
    "```systemverilog\n",
    "module memory #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 10\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    // Localparams derived from parameters\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    localparam int BYTES_PER_WORD = DATA_WIDTH / 8;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        if (we)\n",
    "            mem_array[addr] <= wdata;\n",
    "        rdata <= mem_array[addr];\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a8e121f1",
   "metadata": {},
   "source": [
    "##### Parameter Override Examples\n",
    "\n",
    "```systemverilog\n",
    "// Override during instantiation\n",
    "memory #(\n",
    "    .DATA_WIDTH(64),\n",
    "    .ADDR_WIDTH(12)\n",
    ") ram_inst (\n",
    "    .clk(clk),\n",
    "    .we(write_enable),\n",
    "    .addr(address),\n",
    "    .wdata(write_data),\n",
    "    .rdata(read_data)\n",
    ");\n",
    "\n",
    "// Using defparam (not recommended)\n",
    "defparam ram_inst.DATA_WIDTH = 64;\n",
    "defparam ram_inst.ADDR_WIDTH = 12;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aba0020c",
   "metadata": {},
   "source": [
    "#### Generate Blocks\n",
    "\n",
    "Generate blocks allow you to create repetitive hardware structures and conditional compilation based on parameters."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18d2a20e",
   "metadata": {},
   "source": [
    "##### Generate For Loops\n",
    "\n",
    "```systemverilog\n",
    "module parallel_adder #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int STAGES = 4\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic             cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic             cout\n",
    ");\n",
    "\n",
    "    localparam int BITS_PER_STAGE = WIDTH / STAGES;\n",
    "    \n",
    "    logic [STAGES:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[STAGES];\n",
    "    \n",
    "    // Generate multiple adder stages\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : adder_stage\n",
    "            logic [BITS_PER_STAGE-1:0] stage_sum;\n",
    "            logic                      stage_cout;\n",
    "            \n",
    "            full_adder #(.WIDTH(BITS_PER_STAGE)) fa_inst (\n",
    "                .a(a[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .b(b[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(stage_sum),\n",
    "                .cout(stage_cout)\n",
    "            );\n",
    "            \n",
    "            assign sum[i*BITS_PER_STAGE +: BITS_PER_STAGE] = stage_sum;\n",
    "            assign carry[i+1] = stage_cout;\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "781e9f8b",
   "metadata": {},
   "source": [
    "##### Generate If-Else\n",
    "\n",
    "```systemverilog\n",
    "module configurable_memory #(\n",
    "    parameter int    DATA_WIDTH = 32,\n",
    "    parameter int    ADDR_WIDTH = 10,\n",
    "    parameter string MEMORY_TYPE = \"BLOCK\"  // \"BLOCK\" or \"DISTRIBUTED\"\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    generate\n",
    "        if (MEMORY_TYPE == \"BLOCK\") begin : block_memory\n",
    "            // Use block RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "                rdata <= mem[addr];\n",
    "            end\n",
    "            \n",
    "        end else if (MEMORY_TYPE == \"DISTRIBUTED\") begin : dist_memory\n",
    "            // Use distributed RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "            end\n",
    "            \n",
    "            assign rdata = mem[addr];  // Combinational read\n",
    "            \n",
    "        end else begin : error_memory\n",
    "            // Generate compile-time error for invalid parameter\n",
    "            initial begin\n",
    "                $error(\"Invalid MEMORY_TYPE parameter: %s\", MEMORY_TYPE);\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b55f9eb",
   "metadata": {},
   "source": [
    "##### Generate Case\n",
    "\n",
    "```systemverilog\n",
    "module priority_encoder #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [$clog2(WIDTH)-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    generate\n",
    "        case (WIDTH)\n",
    "            4: begin : enc_4bit\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        4'b???1: {valid, encoded_out} = {1'b1, 2'd0};\n",
    "                        4'b??10: {valid, encoded_out} = {1'b1, 2'd1};\n",
    "                        4'b?100: {valid, encoded_out} = {1'b1, 2'd2};\n",
    "                        4'b1000: {valid, encoded_out} = {1'b1, 2'd3};\n",
    "                        default: {valid, encoded_out} = {1'b0, 2'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            8: begin : enc_8bit\n",
    "                // Implementation for 8-bit encoder\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        8'b???????1: {valid, encoded_out} = {1'b1, 3'd0};\n",
    "                        8'b??????10: {valid, encoded_out} = {1'b1, 3'd1};\n",
    "                        8'b?????100: {valid, encoded_out} = {1'b1, 3'd2};\n",
    "                        8'b????1000: {valid, encoded_out} = {1'b1, 3'd3};\n",
    "                        8'b???10000: {valid, encoded_out} = {1'b1, 3'd4};\n",
    "                        8'b??100000: {valid, encoded_out} = {1'b1, 3'd5};\n",
    "                        8'b?1000000: {valid, encoded_out} = {1'b1, 3'd6};\n",
    "                        8'b10000000: {valid, encoded_out} = {1'b1, 3'd7};\n",
    "                        default:     {valid, encoded_out} = {1'b0, 3'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            default: begin : enc_generic\n",
    "                // Generic implementation for other widths\n",
    "                always_comb begin\n",
    "                    encoded_out = '0;\n",
    "                    valid = 1'b0;\n",
    "                    for (int i = 0; i < WIDTH; i++) begin\n",
    "                        if (data_in[i]) begin\n",
    "                            encoded_out = i[$clog2(WIDTH)-1:0];\n",
    "                            valid = 1'b1;\n",
    "                            break;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5fb1a92",
   "metadata": {},
   "source": [
    "#### Introduction to Interfaces\n",
    "\n",
    "Interfaces provide a powerful way to group related signals and simplify connections between modules. They help reduce port lists and improve code maintainability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0147a955",
   "metadata": {},
   "source": [
    "##### Basic Interface Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16\n",
    ") (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    // Interface signals\n",
    "    logic                    valid;\n",
    "    logic                    ready;\n",
    "    logic                    we;\n",
    "    logic [ADDR_WIDTH-1:0]   addr;\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic                    error;\n",
    "    \n",
    "    // Tasks and functions can be defined in interfaces\n",
    "    task write_transaction(\n",
    "        input logic [ADDR_WIDTH-1:0] address,\n",
    "        input logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b1;\n",
    "        addr <= address;\n",
    "        wdata <= data;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        valid <= 1'b0;\n",
    "        we <= 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    task read_transaction(\n",
    "        input  logic [ADDR_WIDTH-1:0] address,\n",
    "        output logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b0;\n",
    "        addr <= address;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        data = rdata;\n",
    "        valid <= 1'b0;\n",
    "    endtask\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "585a2b93",
   "metadata": {},
   "source": [
    "##### Using Interfaces in Modules\n",
    "\n",
    "```systemverilog\n",
    "// Memory controller module\n",
    "module memory_controller (\n",
    "    memory_if.slave  cpu_if,    // CPU interface (slave perspective)\n",
    "    memory_if.master mem_if     // Memory interface (master perspective)\n",
    ");\n",
    "\n",
    "    // Interface connection logic\n",
    "    always_comb begin\n",
    "        // Forward CPU requests to memory\n",
    "        mem_if.valid = cpu_if.valid;\n",
    "        mem_if.we    = cpu_if.we;\n",
    "        mem_if.addr  = cpu_if.addr;\n",
    "        mem_if.wdata = cpu_if.wdata;\n",
    "        \n",
    "        // Forward memory responses to CPU\n",
    "        cpu_if.ready = mem_if.ready;\n",
    "        cpu_if.rdata = mem_if.rdata;\n",
    "        cpu_if.error = mem_if.error;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Memory module\n",
    "module memory (\n",
    "    memory_if.slave mem_if\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**mem_if.ADDR_WIDTH;\n",
    "    logic [mem_if.DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge mem_if.clk or negedge mem_if.reset_n) begin\n",
    "        if (!mem_if.reset_n) begin\n",
    "            mem_if.ready <= 1'b0;\n",
    "            mem_if.rdata <= '0;\n",
    "            mem_if.error <= 1'b0;\n",
    "        end else begin\n",
    "            mem_if.ready <= mem_if.valid;\n",
    "            mem_if.error <= 1'b0;\n",
    "            \n",
    "            if (mem_if.valid) begin\n",
    "                if (mem_if.we) begin\n",
    "                    mem_array[mem_if.addr] <= mem_if.wdata;\n",
    "                end else begin\n",
    "                    mem_if.rdata <= mem_array[mem_if.addr];\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8e3bebc",
   "metadata": {},
   "source": [
    "##### Interface Instantiation and Connection\n",
    "\n",
    "```systemverilog\n",
    "module top_level;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Interface instances\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) cpu_mem_if(clk, reset_n);\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) ctrl_mem_if(clk, reset_n);\n",
    "    \n",
    "    // Module instances\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .reset_n(reset_n),\n",
    "        .mem_if(cpu_mem_if.master)  // CPU is master\n",
    "    );\n",
    "    \n",
    "    memory_controller ctrl_inst (\n",
    "        .cpu_if(cpu_mem_if.slave),   // Controller is slave to CPU\n",
    "        .mem_if(ctrl_mem_if.master)  // Controller is master to memory\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .mem_if(ctrl_mem_if.slave)   // Memory is slave\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a788b7e",
   "metadata": {},
   "source": [
    "#### Modports and Clocking Blocks\n",
    "\n",
    "Modports define different views of an interface for different modules, while clocking blocks provide synchronous timing control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "05f95ed5",
   "metadata": {},
   "source": [
    "##### Modports\n",
    "\n",
    "Modports specify which signals are inputs, outputs, or inouts from a particular module's perspective.\n",
    "\n",
    "```systemverilog\n",
    "interface axi4_lite_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 32\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "\n",
    "    // Write Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  awaddr;\n",
    "    logic [2:0]             awprot;\n",
    "    logic                   awvalid;\n",
    "    logic                   awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  wdata;\n",
    "    logic [(DATA_WIDTH/8)-1:0] wstrb;\n",
    "    logic                   wvalid;\n",
    "    logic                   wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [1:0]             bresp;\n",
    "    logic                   bvalid;\n",
    "    logic                   bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  araddr;\n",
    "    logic [2:0]             arprot;\n",
    "    logic                   arvalid;\n",
    "    logic                   arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  rdata;\n",
    "    logic [1:0]             rresp;\n",
    "    logic                   rvalid;\n",
    "    logic                   rready;\n",
    "    \n",
    "    // Master modport (drives address/data, receives responses)\n",
    "    modport master (\n",
    "        input  aclk, aresetn,\n",
    "        output awaddr, awprot, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wvalid,\n",
    "        input  wready,\n",
    "        input  bresp, bvalid,\n",
    "        output bready,\n",
    "        output araddr, arprot, arvalid,\n",
    "        input  arready,\n",
    "        input  rdata, rresp, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (receives address/data, drives responses)\n",
    "    modport slave (\n",
    "        input  aclk, aresetn,\n",
    "        input  awaddr, awprot, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wvalid,\n",
    "        output wready,\n",
    "        output bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  araddr, arprot, arvalid,\n",
    "        output arready,\n",
    "        output rdata, rresp, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (all inputs for verification)\n",
    "    modport monitor (\n",
    "        input aclk, aresetn,\n",
    "        input awaddr, awprot, awvalid, awready,\n",
    "        input wdata, wstrb, wvalid, wready,\n",
    "        input bresp, bvalid, bready,\n",
    "        input araddr, arprot, arvalid, arready,\n",
    "        input rdata, rresp, rvalid, rready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb8e07a6",
   "metadata": {},
   "source": [
    "##### Clocking Blocks\n",
    "\n",
    "Clocking blocks define synchronous timing relationships and provide a clean way to handle clocked signals in testbenches.\n",
    "\n",
    "```systemverilog\n",
    "interface processor_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [31:0] instruction;\n",
    "    logic [31:0] pc;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    logic        stall;\n",
    "    logic        flush;\n",
    "    \n",
    "    // Clocking block for testbench use\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #2ns;  // Input skew and output delay\n",
    "        \n",
    "        input  pc, valid, ready;\n",
    "        output instruction, stall, flush;\n",
    "    endclocking\n",
    "    \n",
    "    // Separate clocking block for different timing requirements\n",
    "    clocking slow_cb @(posedge clk);\n",
    "        default input #5ns output #10ns;\n",
    "        \n",
    "        input  pc, valid;\n",
    "        output instruction;\n",
    "    endclocking\n",
    "    \n",
    "    // Modports with clocking blocks\n",
    "    modport tb (\n",
    "        clocking cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        output pc, valid, ready,\n",
    "        input  instruction, stall, flush\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "053e1abf",
   "metadata": {},
   "source": [
    "##### Advanced Clocking Block Example\n",
    "\n",
    "```systemverilog\n",
    "interface memory_test_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [15:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking block with different timing for different signals\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        default input #2ns output #1ns;\n",
    "        \n",
    "        output addr, wdata, we, re, valid;\n",
    "        input  rdata, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Monitor clocking block samples everything\n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        default input #1step;\n",
    "        \n",
    "        input addr, wdata, rdata, we, re, valid, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Synchronous reset clocking block\n",
    "    clocking reset_cb @(posedge clk);\n",
    "        input reset_n;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (\n",
    "        clocking driver_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport monitor (\n",
    "        clocking monitor_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        input  addr, wdata, we, re, valid,\n",
    "        output rdata, ready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3bcfad55",
   "metadata": {},
   "source": [
    "##### Using Clocking Blocks in Testbenches\n",
    "\n",
    "```systemverilog\n",
    "module memory_testbench;\n",
    "    logic clk = 0;\n",
    "    logic reset_n;\n",
    "    \n",
    "    always #5ns clk = ~clk;  // 100MHz clock\n",
    "    \n",
    "    memory_test_if mem_if(clk, reset_n);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    memory dut (\n",
    "        .mem_if(mem_if.dut)\n",
    "    );\n",
    "    \n",
    "    // Test program using clocking blocks\n",
    "    initial begin\n",
    "        reset_n = 0;\n",
    "        ##2 reset_n = 1;  // Wait 2 clock cycles\n",
    "        \n",
    "        // Write operation using clocking block\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.wdata <= 32'hDEADBEEF;\n",
    "        mem_if.driver_cb.we    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;  // Wait 1 clock cycle\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);  // Wait for ready\n",
    "        \n",
    "        mem_if.driver_cb.we    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##2;  // Wait before read\n",
    "        \n",
    "        // Read operation\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.re    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);\n",
    "        \n",
    "        $display(\"Read data: %h\", mem_if.driver_cb.rdata);\n",
    "        \n",
    "        mem_if.driver_cb.re    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##5;\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8fe68bd1",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the essential concepts of SystemVerilog modules and interfaces:\n",
    "\n",
    "**Modules** form the basic building blocks with proper port declarations and hierarchical instantiation capabilities.\n",
    "\n",
    "**Parameters and localparams** enable configurable and reusable designs with type safety and parameter validation.\n",
    "\n",
    "**Generate blocks** provide powerful compile-time code generation for creating repetitive structures and conditional compilation.\n",
    "\n",
    "**Interfaces** simplify complex designs by grouping related signals and providing reusable communication protocols.\n",
    "\n",
    "**Modports** define different perspectives of interfaces for various modules, ensuring proper signal direction and access control.\n",
    "\n",
    "**Clocking blocks** provide precise timing control for synchronous designs, particularly useful in verification environments.\n",
    "\n",
    "These features work together to create scalable, maintainable, and reusable SystemVerilog designs that can handle complex digital systems efficiently."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
