

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3'
================================================================
* Date:           Fri Dec 13 17:04:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45012|    45012|  0.450 ms|  0.450 ms|  45012|  45012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    45010|    45010|        14|          3|          1|  15000|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     480|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      51|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     183|    -|
|Register         |        -|     -|     462|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     462|     810|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_13_3_32_1_1_U32  |sparsemux_13_3_32_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_9_4_32_1_1_U33   |sparsemux_9_4_32_1_1   |        0|   0|  0|  20|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  51|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_416_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln54_fu_437_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln55_1_fu_825_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln55_fu_501_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln57_1_fu_811_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln57_fu_559_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln58_1_fu_797_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln58_fu_605_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln59_fu_773_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln61_1_fu_655_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln61_2_fu_665_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln61_3_fu_683_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln61_4_fu_729_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln61_5_fu_757_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln61_fu_747_p2                |         +|   0|  0|  12|           4|           4|
    |empty_23_fu_693_p2                |         +|   0|  0|  12|           4|           4|
    |sub_ln61_fu_719_p2                |         -|   0|  0|  19|           8|           8|
    |and_ln54_1_fu_539_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln54_2_fu_487_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln54_fu_469_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln55_1_fu_545_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_533_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_591_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op186_write_state15  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_410_p2               |      icmp|   0|  0|  21|          14|          12|
    |icmp_ln55_fu_443_p2               |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln57_1_fu_791_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln57_fu_481_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln58_1_fu_785_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln58_fu_475_p2               |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln59_1_fu_779_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln59_fu_463_p2               |      icmp|   0|  0|  10|           3|           3|
    |or_ln55_1_fu_527_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_507_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln56_1_fu_611_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln56_2_fu_571_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln56_3_fu_617_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_565_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln54_1_fu_493_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln54_fu_449_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln55_1_fu_941_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln55_2_fu_551_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln55_3_fu_831_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln55_fu_513_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln56_1_fu_623_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln56_fu_577_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln57_1_fu_817_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln57_fu_597_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln58_1_fu_803_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln58_fu_631_p3             |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_fu_457_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_521_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_fu_585_p2                |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 480|         193|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |OUTPUT_r_blk_n_W             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_1_load  |   9|          2|   32|         64|
    |ci_fu_156                    |   9|          2|    3|          6|
    |grp_fu_336_p0                |  14|          3|   32|         96|
    |grp_fu_336_p1                |  14|          3|   32|         96|
    |h_fu_172                     |   9|          2|    4|          8|
    |indvar_flatten131_fu_176     |   9|          2|   14|         28|
    |indvar_flatten60_fu_152      |   9|          2|    6|         12|
    |indvar_flatten75_fu_160      |   9|          2|    8|         16|
    |indvar_flatten99_fu_168      |   9|          2|   12|         24|
    |kh_fu_148                    |   9|          2|    3|          6|
    |kw_fu_144                    |   9|          2|    3|          6|
    |sum_1_fu_140                 |   9|          2|   32|         64|
    |w_fu_164                     |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 183|         40|  190|        446|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bitcast_ln65_reg_1150             |  32|   0|   32|          0|
    |ci_fu_156                         |   3|   0|    3|          0|
    |h_fu_172                          |   4|   0|    4|          0|
    |icmp_ln54_reg_1049                |   1|   0|    1|          0|
    |icmp_ln57_1_reg_1121              |   1|   0|    1|          0|
    |icmp_ln58_1_reg_1117              |   1|   0|    1|          0|
    |icmp_ln59_1_reg_1113              |   1|   0|    1|          0|
    |indvar_flatten131_fu_176          |  14|   0|   14|          0|
    |indvar_flatten60_fu_152           |   6|   0|    6|          0|
    |indvar_flatten75_fu_160           |   8|   0|    8|          0|
    |indvar_flatten99_fu_168           |  12|   0|   12|          0|
    |kh_fu_148                         |   3|   0|    3|          0|
    |kw_fu_144                         |   3|   0|    3|          0|
    |mul_reg_1135                      |  32|   0|   32|          0|
    |or_ln55_reg_1053                  |   1|   0|    1|          0|
    |or_ln55_reg_1053_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln57_reg_1058              |   3|   0|    3|          0|
    |sum_1_fu_140                      |  32|   0|   32|          0|
    |sum_reg_1145                      |  32|   0|   32|          0|
    |tmp_1_reg_1130                    |  32|   0|   32|          0|
    |tmp_reg_1125                      |  32|   0|   32|          0|
    |w_fu_164                          |   4|   0|    4|          0|
    |icmp_ln57_1_reg_1121              |  64|  32|    1|          0|
    |icmp_ln58_1_reg_1117              |  64|  32|    1|          0|
    |icmp_ln59_1_reg_1113              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 462|  96|  273|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_878_p_din0          |  out|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_878_p_din1          |  out|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_878_p_opcode        |  out|    2|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_878_p_dout0         |   in|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_878_p_ce            |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_882_p_din0          |  out|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_882_p_din1          |  out|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_882_p_dout0         |   in|   32|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|grp_fu_882_p_ce            |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3|  return value|
|m_axi_OUTPUT_r_AWVALID     |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY     |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR      |  out|   64|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID        |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN       |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE      |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST     |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK      |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE     |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT      |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS       |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION    |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY      |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA       |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB       |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST       |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID         |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER       |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID     |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY     |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR      |  out|   64|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID        |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN       |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE      |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST     |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK      |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE     |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT      |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS       |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION    |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID      |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA       |   in|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST       |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID         |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RFIFONUM    |   in|    9|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER       |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP       |   in|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID      |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP       |   in|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID         |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER       |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|sext_ln54                  |   in|   62|     ap_none|                                                                           sext_ln54|        scalar|
|local_weights_address0     |  out|    8|   ap_memory|                                                                       local_weights|         array|
|local_weights_ce0          |  out|    1|   ap_memory|                                                                       local_weights|         array|
|local_weights_q0           |   in|   32|   ap_memory|                                                                       local_weights|         array|
|local_weights_4_address0   |  out|    8|   ap_memory|                                                                     local_weights_4|         array|
|local_weights_4_ce0        |  out|    1|   ap_memory|                                                                     local_weights_4|         array|
|local_weights_4_q0         |   in|   32|   ap_memory|                                                                     local_weights_4|         array|
|local_weights_8_address0   |  out|    8|   ap_memory|                                                                     local_weights_8|         array|
|local_weights_8_ce0        |  out|    1|   ap_memory|                                                                     local_weights_8|         array|
|local_weights_8_q0         |   in|   32|   ap_memory|                                                                     local_weights_8|         array|
|local_weights_12_address0  |  out|    8|   ap_memory|                                                                    local_weights_12|         array|
|local_weights_12_ce0       |  out|    1|   ap_memory|                                                                    local_weights_12|         array|
|local_weights_12_q0        |   in|   32|   ap_memory|                                                                    local_weights_12|         array|
|local_input_address0       |  out|    8|   ap_memory|                                                                         local_input|         array|
|local_input_ce0            |  out|    1|   ap_memory|                                                                         local_input|         array|
|local_input_q0             |   in|   32|   ap_memory|                                                                         local_input|         array|
|local_input_1_address0     |  out|    8|   ap_memory|                                                                       local_input_1|         array|
|local_input_1_ce0          |  out|    1|   ap_memory|                                                                       local_input_1|         array|
|local_input_1_q0           |   in|   32|   ap_memory|                                                                       local_input_1|         array|
|local_input_2_address0     |  out|    8|   ap_memory|                                                                       local_input_2|         array|
|local_input_2_ce0          |  out|    1|   ap_memory|                                                                       local_input_2|         array|
|local_input_2_q0           |   in|   32|   ap_memory|                                                                       local_input_2|         array|
|local_input_3_address0     |  out|    8|   ap_memory|                                                                       local_input_3|         array|
|local_input_3_ce0          |  out|    1|   ap_memory|                                                                       local_input_3|         array|
|local_input_3_q0           |   in|   32|   ap_memory|                                                                       local_input_3|         array|
|local_input_4_address0     |  out|    8|   ap_memory|                                                                       local_input_4|         array|
|local_input_4_ce0          |  out|    1|   ap_memory|                                                                       local_input_4|         array|
|local_input_4_q0           |   in|   32|   ap_memory|                                                                       local_input_4|         array|
|local_input_5_address0     |  out|    8|   ap_memory|                                                                       local_input_5|         array|
|local_input_5_ce0          |  out|    1|   ap_memory|                                                                       local_input_5|         array|
|local_input_5_q0           |   in|   32|   ap_memory|                                                                       local_input_5|         array|
|empty                      |   in|    4|     ap_none|                                                                               empty|        scalar|
|local_bias_load            |   in|   32|     ap_none|                                                                     local_bias_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

