$date
	Wed Jul 31 23:13:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 64 ! output1 [63:0] $end
$var wire 64 " output0 [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$var reg 1 & slt $end
$scope module Code_My $end
$var wire 1 # Clk $end
$var wire 1 $ En $end
$var wire 1 % Reset $end
$var wire 1 & Slt $end
$var reg 64 ' Output0 [63:0] $end
$var reg 64 ( Output1 [63:0] $end
$var reg 2 ) status1 [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
bx (
bx '
0&
1%
0$
0#
bx "
bx !
$end
#1
b0 !
b0 (
b0 "
b0 '
1#
#2
0#
1$
0%
#3
b1 "
b1 '
1#
#4
0#
#5
b10 "
b10 '
1#
#6
0#
#7
b11 "
b11 '
1#
#8
0#
#9
b100 "
b100 '
1#
#10
0#
#11
b101 "
b101 '
1#
#12
0#
#13
b110 "
b110 '
1#
#14
0#
#15
b111 "
b111 '
1#
#16
0#
#17
b1000 "
b1000 '
1#
#18
0#
#19
b1001 "
b1001 '
1#
#20
0#
#21
b1010 "
b1010 '
1#
#22
0#
#23
b1011 "
b1011 '
1#
#24
0#
#25
b1100 "
b1100 '
1#
#26
0#
#27
b1101 "
b1101 '
1#
#28
0#
#29
b1110 "
b1110 '
1#
#30
0#
#31
b1111 "
b1111 '
1#
#32
0#
#33
b10000 "
b10000 '
1#
#34
0#
#35
b10001 "
b10001 '
1#
#36
0#
#37
b10010 "
b10010 '
1#
#38
0#
#39
b10011 "
b10011 '
1#
#40
0#
#41
b10100 "
b10100 '
1#
#42
0#
1&
#43
b1 )
1#
#44
0#
#45
b10 )
1#
#46
0#
#47
b11 )
1#
#48
0#
#49
b1 !
b1 (
b0 )
1#
#50
0#
#51
b1 )
1#
#52
0#
#53
b10 )
1#
#54
0#
#55
b11 )
1#
#56
0#
#57
b10 !
b10 (
b0 )
1#
#58
0#
#59
b1 )
1#
#60
0#
#61
b10 )
1#
#62
0#
#63
b11 )
1#
#64
0#
#65
b11 !
b11 (
b0 )
1#
#66
0#
#67
b1 )
1#
#68
0#
#69
b10 )
1#
#70
0#
#71
b11 )
1#
#72
0#
#73
b100 !
b100 (
b0 )
1#
#74
0#
#75
b1 )
1#
#76
0#
#77
b10 )
1#
#78
0#
#79
b11 )
1#
#80
0#
#81
b101 !
b101 (
b0 )
1#
#82
0#
0$
#83
1#
#84
0#
#85
1#
#86
0#
#87
1#
#88
0#
#89
1#
#90
0#
#91
1#
#92
0#
1%
#93
b0 !
b0 (
b0 "
b0 '
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
#99
1#
#100
0#
#101
1#
#102
0#
