

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Tue Jul 26 15:14:39 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.473 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      730|      730|  7.592 us|  7.592 us|  730|  730|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp1_V_8_0_loc = alloca i64 1"   --->   Operation 5 'alloca' 'tmp1_V_8_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp1_V_9_0_loc = alloca i64 1"   --->   Operation 6 'alloca' 'tmp1_V_9_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp1_V_10_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp1_V_11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp1_V_12_0_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp1_V_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1_V_13_0_loc = alloca i64 1"   --->   Operation 10 'alloca' 'tmp1_V_13_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp1_V_14_0_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp1_V_14_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp1_V_15_0_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp1_V_15_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_V_16_0_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp1_V_16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp1_V_17_0_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp1_V_17_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_V_18_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp1_V_18_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1_V_19_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp1_V_19_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp1_V_20_0_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp1_V_20_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_V_21_0_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp1_V_21_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp1_V_22_0_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp1_V_22_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_V_23_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'tmp1_V_23_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp1_V_24_0_loc = alloca i64 1"   --->   Operation 21 'alloca' 'tmp1_V_24_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_V_25_0_loc = alloca i64 1"   --->   Operation 22 'alloca' 'tmp1_V_25_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1_V_26_0_loc = alloca i64 1"   --->   Operation 23 'alloca' 'tmp1_V_26_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp1_V_27_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'tmp1_V_27_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1_V_28_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'tmp1_V_28_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1_V_29_0_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tmp1_V_29_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_V_30_0_loc = alloca i64 1"   --->   Operation 27 'alloca' 'tmp1_V_30_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_V_31_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'tmp1_V_31_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_loc = alloca i64 1"   --->   Operation 29 'alloca' 'tmp2_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_loc = alloca i64 1"   --->   Operation 30 'alloca' 'tmp2_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_loc = alloca i64 1"   --->   Operation 31 'alloca' 'tmp2_V_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_loc = alloca i64 1"   --->   Operation 32 'alloca' 'tmp2_V_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp2_V_4_0_loc = alloca i64 1"   --->   Operation 33 'alloca' 'tmp2_V_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_loc = alloca i64 1"   --->   Operation 34 'alloca' 'tmp2_V_5_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_loc = alloca i64 1"   --->   Operation 35 'alloca' 'tmp2_V_6_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_loc = alloca i64 1"   --->   Operation 36 'alloca' 'tmp2_V_7_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp2_V_16_0_loc = alloca i64 1"   --->   Operation 37 'alloca' 'tmp2_V_16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp2_V_17_0_loc = alloca i64 1"   --->   Operation 38 'alloca' 'tmp2_V_17_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp2_V_18_0_loc = alloca i64 1"   --->   Operation 39 'alloca' 'tmp2_V_18_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp2_V_19_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'tmp2_V_19_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp2_V_20_0_loc = alloca i64 1"   --->   Operation 41 'alloca' 'tmp2_V_20_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp2_V_21_0_loc = alloca i64 1"   --->   Operation 42 'alloca' 'tmp2_V_21_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp2_V_22_0_loc = alloca i64 1"   --->   Operation 43 'alloca' 'tmp2_V_22_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp2_V_23_0_loc = alloca i64 1"   --->   Operation 44 'alloca' 'tmp2_V_23_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp2_V_24_0_loc = alloca i64 1"   --->   Operation 45 'alloca' 'tmp2_V_24_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp2_V_25_0_loc = alloca i64 1"   --->   Operation 46 'alloca' 'tmp2_V_25_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp2_V_26_0_loc = alloca i64 1"   --->   Operation 47 'alloca' 'tmp2_V_26_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp2_V_27_0_loc = alloca i64 1"   --->   Operation 48 'alloca' 'tmp2_V_27_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_V_28_0_loc = alloca i64 1"   --->   Operation 49 'alloca' 'tmp2_V_28_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_V_29_0_loc = alloca i64 1"   --->   Operation 50 'alloca' 'tmp2_V_29_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp2_V_30_0_loc = alloca i64 1"   --->   Operation 51 'alloca' 'tmp2_V_30_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp2_V_31_0_loc = alloca i64 1"   --->   Operation 52 'alloca' 'tmp2_V_31_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution2_fix_Pipeline_VITIS_LOOP_215_1, i35 %m_0, i36 %tmp2_V_31_0_loc, i36 %tmp2_V_30_0_loc, i36 %tmp2_V_29_0_loc, i36 %tmp2_V_28_0_loc, i36 %tmp2_V_27_0_loc, i36 %tmp2_V_26_0_loc, i36 %tmp2_V_25_0_loc, i36 %tmp2_V_24_0_loc, i36 %tmp2_V_23_0_loc, i36 %tmp2_V_22_0_loc, i36 %tmp2_V_21_0_loc, i36 %tmp2_V_20_0_loc, i36 %tmp2_V_19_0_loc, i36 %tmp2_V_18_0_loc, i36 %tmp2_V_17_0_loc, i36 %tmp2_V_16_0_loc, i36 %tmp2_V_7_0_loc, i36 %tmp2_V_6_0_loc, i36 %tmp2_V_5_0_loc, i36 %tmp2_V_4_0_loc, i36 %tmp2_V_3_0_loc, i36 %tmp2_V_2_0_loc, i36 %tmp2_V_1_0_loc, i36 %tmp2_V_0_0_loc, i36 %tmp1_V_31_0_loc, i36 %tmp1_V_30_0_loc, i36 %tmp1_V_29_0_loc, i36 %tmp1_V_28_0_loc, i36 %tmp1_V_27_0_loc, i36 %tmp1_V_26_0_loc, i36 %tmp1_V_25_0_loc, i36 %tmp1_V_24_0_loc, i36 %tmp1_V_23_0_loc, i36 %tmp1_V_22_0_loc, i36 %tmp1_V_21_0_loc, i36 %tmp1_V_20_0_loc, i36 %tmp1_V_19_0_loc, i36 %tmp1_V_18_0_loc, i36 %tmp1_V_17_0_loc, i36 %tmp1_V_16_0_loc, i36 %tmp1_V_15_0_loc, i36 %tmp1_V_14_0_loc, i36 %tmp1_V_13_0_loc, i36 %tmp1_V_12_0_loc, i36 %tmp1_V_11_0_loc, i36 %tmp1_V_10_0_loc, i36 %tmp1_V_9_0_loc, i36 %tmp1_V_8_0_loc"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 54 [1/2] (2.95ns)   --->   "%call_ln0 = call void @convolution2_fix_Pipeline_VITIS_LOOP_215_1, i35 %m_0, i36 %tmp2_V_31_0_loc, i36 %tmp2_V_30_0_loc, i36 %tmp2_V_29_0_loc, i36 %tmp2_V_28_0_loc, i36 %tmp2_V_27_0_loc, i36 %tmp2_V_26_0_loc, i36 %tmp2_V_25_0_loc, i36 %tmp2_V_24_0_loc, i36 %tmp2_V_23_0_loc, i36 %tmp2_V_22_0_loc, i36 %tmp2_V_21_0_loc, i36 %tmp2_V_20_0_loc, i36 %tmp2_V_19_0_loc, i36 %tmp2_V_18_0_loc, i36 %tmp2_V_17_0_loc, i36 %tmp2_V_16_0_loc, i36 %tmp2_V_7_0_loc, i36 %tmp2_V_6_0_loc, i36 %tmp2_V_5_0_loc, i36 %tmp2_V_4_0_loc, i36 %tmp2_V_3_0_loc, i36 %tmp2_V_2_0_loc, i36 %tmp2_V_1_0_loc, i36 %tmp2_V_0_0_loc, i36 %tmp1_V_31_0_loc, i36 %tmp1_V_30_0_loc, i36 %tmp1_V_29_0_loc, i36 %tmp1_V_28_0_loc, i36 %tmp1_V_27_0_loc, i36 %tmp1_V_26_0_loc, i36 %tmp1_V_25_0_loc, i36 %tmp1_V_24_0_loc, i36 %tmp1_V_23_0_loc, i36 %tmp1_V_22_0_loc, i36 %tmp1_V_21_0_loc, i36 %tmp1_V_20_0_loc, i36 %tmp1_V_19_0_loc, i36 %tmp1_V_18_0_loc, i36 %tmp1_V_17_0_loc, i36 %tmp1_V_16_0_loc, i36 %tmp1_V_15_0_loc, i36 %tmp1_V_14_0_loc, i36 %tmp1_V_13_0_loc, i36 %tmp1_V_12_0_loc, i36 %tmp1_V_11_0_loc, i36 %tmp1_V_10_0_loc, i36 %tmp1_V_9_0_loc, i36 %tmp1_V_8_0_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp2_V_31_0_loc_load = load i36 %tmp2_V_31_0_loc"   --->   Operation 55 'load' 'tmp2_V_31_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp2_V_30_0_loc_load = load i36 %tmp2_V_30_0_loc"   --->   Operation 56 'load' 'tmp2_V_30_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp2_V_29_0_loc_load = load i36 %tmp2_V_29_0_loc"   --->   Operation 57 'load' 'tmp2_V_29_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_V_28_0_loc_load = load i36 %tmp2_V_28_0_loc"   --->   Operation 58 'load' 'tmp2_V_28_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp2_V_27_0_loc_load = load i36 %tmp2_V_27_0_loc"   --->   Operation 59 'load' 'tmp2_V_27_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2_V_26_0_loc_load = load i36 %tmp2_V_26_0_loc"   --->   Operation 60 'load' 'tmp2_V_26_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp2_V_25_0_loc_load = load i36 %tmp2_V_25_0_loc"   --->   Operation 61 'load' 'tmp2_V_25_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp2_V_24_0_loc_load = load i36 %tmp2_V_24_0_loc"   --->   Operation 62 'load' 'tmp2_V_24_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp2_V_23_0_loc_load = load i36 %tmp2_V_23_0_loc"   --->   Operation 63 'load' 'tmp2_V_23_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp2_V_22_0_loc_load = load i36 %tmp2_V_22_0_loc"   --->   Operation 64 'load' 'tmp2_V_22_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp2_V_21_0_loc_load = load i36 %tmp2_V_21_0_loc"   --->   Operation 65 'load' 'tmp2_V_21_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp2_V_20_0_loc_load = load i36 %tmp2_V_20_0_loc"   --->   Operation 66 'load' 'tmp2_V_20_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp2_V_19_0_loc_load = load i36 %tmp2_V_19_0_loc"   --->   Operation 67 'load' 'tmp2_V_19_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp2_V_18_0_loc_load = load i36 %tmp2_V_18_0_loc"   --->   Operation 68 'load' 'tmp2_V_18_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp2_V_17_0_loc_load = load i36 %tmp2_V_17_0_loc"   --->   Operation 69 'load' 'tmp2_V_17_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp2_V_16_0_loc_load = load i36 %tmp2_V_16_0_loc"   --->   Operation 70 'load' 'tmp2_V_16_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_loc_load = load i36 %tmp2_V_7_0_loc"   --->   Operation 71 'load' 'tmp2_V_7_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_loc_load = load i36 %tmp2_V_6_0_loc"   --->   Operation 72 'load' 'tmp2_V_6_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_loc_load = load i36 %tmp2_V_5_0_loc"   --->   Operation 73 'load' 'tmp2_V_5_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp2_V_4_0_loc_load = load i36 %tmp2_V_4_0_loc"   --->   Operation 74 'load' 'tmp2_V_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_loc_load = load i36 %tmp2_V_3_0_loc"   --->   Operation 75 'load' 'tmp2_V_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_loc_load = load i36 %tmp2_V_2_0_loc"   --->   Operation 76 'load' 'tmp2_V_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_loc_load = load i36 %tmp2_V_1_0_loc"   --->   Operation 77 'load' 'tmp2_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_loc_load = load i36 %tmp2_V_0_0_loc"   --->   Operation 78 'load' 'tmp2_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp1_V_31_0_loc_load = load i36 %tmp1_V_31_0_loc"   --->   Operation 79 'load' 'tmp1_V_31_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp1_V_30_0_loc_load = load i36 %tmp1_V_30_0_loc"   --->   Operation 80 'load' 'tmp1_V_30_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp1_V_29_0_loc_load = load i36 %tmp1_V_29_0_loc"   --->   Operation 81 'load' 'tmp1_V_29_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp1_V_28_0_loc_load = load i36 %tmp1_V_28_0_loc"   --->   Operation 82 'load' 'tmp1_V_28_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp1_V_27_0_loc_load = load i36 %tmp1_V_27_0_loc"   --->   Operation 83 'load' 'tmp1_V_27_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp1_V_26_0_loc_load = load i36 %tmp1_V_26_0_loc"   --->   Operation 84 'load' 'tmp1_V_26_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp1_V_25_0_loc_load = load i36 %tmp1_V_25_0_loc"   --->   Operation 85 'load' 'tmp1_V_25_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp1_V_24_0_loc_load = load i36 %tmp1_V_24_0_loc"   --->   Operation 86 'load' 'tmp1_V_24_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp1_V_23_0_loc_load = load i36 %tmp1_V_23_0_loc"   --->   Operation 87 'load' 'tmp1_V_23_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp1_V_22_0_loc_load = load i36 %tmp1_V_22_0_loc"   --->   Operation 88 'load' 'tmp1_V_22_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp1_V_21_0_loc_load = load i36 %tmp1_V_21_0_loc"   --->   Operation 89 'load' 'tmp1_V_21_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp1_V_20_0_loc_load = load i36 %tmp1_V_20_0_loc"   --->   Operation 90 'load' 'tmp1_V_20_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp1_V_19_0_loc_load = load i36 %tmp1_V_19_0_loc"   --->   Operation 91 'load' 'tmp1_V_19_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1_V_18_0_loc_load = load i36 %tmp1_V_18_0_loc"   --->   Operation 92 'load' 'tmp1_V_18_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp1_V_17_0_loc_load = load i36 %tmp1_V_17_0_loc"   --->   Operation 93 'load' 'tmp1_V_17_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp1_V_16_0_loc_load = load i36 %tmp1_V_16_0_loc"   --->   Operation 94 'load' 'tmp1_V_16_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp1_V_15_0_loc_load = load i36 %tmp1_V_15_0_loc"   --->   Operation 95 'load' 'tmp1_V_15_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp1_V_14_0_loc_load = load i36 %tmp1_V_14_0_loc"   --->   Operation 96 'load' 'tmp1_V_14_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp1_V_13_0_loc_load = load i36 %tmp1_V_13_0_loc"   --->   Operation 97 'load' 'tmp1_V_13_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp1_V_12_0_loc_load = load i36 %tmp1_V_12_0_loc"   --->   Operation 98 'load' 'tmp1_V_12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc_load = load i36 %tmp1_V_11_0_loc"   --->   Operation 99 'load' 'tmp1_V_11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc_load = load i36 %tmp1_V_10_0_loc"   --->   Operation 100 'load' 'tmp1_V_10_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp1_V_9_0_loc_load = load i36 %tmp1_V_9_0_loc"   --->   Operation 101 'load' 'tmp1_V_9_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp1_V_8_0_loc_load = load i36 %tmp1_V_8_0_loc"   --->   Operation 102 'load' 'tmp1_V_8_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.58ns)   --->   "%call_ln0 = call void @convolution2_fix_Pipeline_Conv_loop, i36 %tmp2_V_31_0_loc_load, i36 %tmp2_V_30_0_loc_load, i36 %tmp2_V_29_0_loc_load, i36 %tmp2_V_28_0_loc_load, i36 %tmp2_V_27_0_loc_load, i36 %tmp2_V_26_0_loc_load, i36 %tmp2_V_25_0_loc_load, i36 %tmp2_V_24_0_loc_load, i36 %tmp2_V_23_0_loc_load, i36 %tmp2_V_22_0_loc_load, i36 %tmp2_V_21_0_loc_load, i36 %tmp2_V_20_0_loc_load, i36 %tmp2_V_19_0_loc_load, i36 %tmp2_V_18_0_loc_load, i36 %tmp2_V_17_0_loc_load, i36 %tmp2_V_16_0_loc_load, i36 %tmp2_V_7_0_loc_load, i36 %tmp2_V_6_0_loc_load, i36 %tmp2_V_5_0_loc_load, i36 %tmp2_V_4_0_loc_load, i36 %tmp2_V_3_0_loc_load, i36 %tmp2_V_2_0_loc_load, i36 %tmp2_V_1_0_loc_load, i36 %tmp2_V_0_0_loc_load, i36 %tmp1_V_31_0_loc_load, i36 %tmp1_V_30_0_loc_load, i36 %tmp1_V_29_0_loc_load, i36 %tmp1_V_28_0_loc_load, i36 %tmp1_V_27_0_loc_load, i36 %tmp1_V_26_0_loc_load, i36 %tmp1_V_25_0_loc_load, i36 %tmp1_V_24_0_loc_load, i36 %tmp1_V_23_0_loc_load, i36 %tmp1_V_22_0_loc_load, i36 %tmp1_V_21_0_loc_load, i36 %tmp1_V_20_0_loc_load, i36 %tmp1_V_19_0_loc_load, i36 %tmp1_V_18_0_loc_load, i36 %tmp1_V_17_0_loc_load, i36 %tmp1_V_16_0_loc_load, i36 %tmp1_V_15_0_loc_load, i36 %tmp1_V_14_0_loc_load, i36 %tmp1_V_13_0_loc_load, i36 %tmp1_V_12_0_loc_load, i36 %tmp1_V_11_0_loc_load, i36 %tmp1_V_10_0_loc_load, i36 %tmp1_V_9_0_loc_load, i36 %tmp1_V_8_0_loc_load, i35 %m_0, i35 %out_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution2_fix_Pipeline_Conv_loop, i36 %tmp2_V_31_0_loc_load, i36 %tmp2_V_30_0_loc_load, i36 %tmp2_V_29_0_loc_load, i36 %tmp2_V_28_0_loc_load, i36 %tmp2_V_27_0_loc_load, i36 %tmp2_V_26_0_loc_load, i36 %tmp2_V_25_0_loc_load, i36 %tmp2_V_24_0_loc_load, i36 %tmp2_V_23_0_loc_load, i36 %tmp2_V_22_0_loc_load, i36 %tmp2_V_21_0_loc_load, i36 %tmp2_V_20_0_loc_load, i36 %tmp2_V_19_0_loc_load, i36 %tmp2_V_18_0_loc_load, i36 %tmp2_V_17_0_loc_load, i36 %tmp2_V_16_0_loc_load, i36 %tmp2_V_7_0_loc_load, i36 %tmp2_V_6_0_loc_load, i36 %tmp2_V_5_0_loc_load, i36 %tmp2_V_4_0_loc_load, i36 %tmp2_V_3_0_loc_load, i36 %tmp2_V_2_0_loc_load, i36 %tmp2_V_1_0_loc_load, i36 %tmp2_V_0_0_loc_load, i36 %tmp1_V_31_0_loc_load, i36 %tmp1_V_30_0_loc_load, i36 %tmp1_V_29_0_loc_load, i36 %tmp1_V_28_0_loc_load, i36 %tmp1_V_27_0_loc_load, i36 %tmp1_V_26_0_loc_load, i36 %tmp1_V_25_0_loc_load, i36 %tmp1_V_24_0_loc_load, i36 %tmp1_V_23_0_loc_load, i36 %tmp1_V_22_0_loc_load, i36 %tmp1_V_21_0_loc_load, i36 %tmp1_V_20_0_loc_load, i36 %tmp1_V_19_0_loc_load, i36 %tmp1_V_18_0_loc_load, i36 %tmp1_V_17_0_loc_load, i36 %tmp1_V_16_0_loc_load, i36 %tmp1_V_15_0_loc_load, i36 %tmp1_V_14_0_loc_load, i36 %tmp1_V_13_0_loc_load, i36 %tmp1_V_12_0_loc_load, i36 %tmp1_V_11_0_loc_load, i36 %tmp1_V_10_0_loc_load, i36 %tmp1_V_9_0_loc_load, i36 %tmp1_V_8_0_loc_load, i35 %m_0, i35 %out_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln294 = ret" [model_functions.cpp:294]   --->   Operation 105 'ret' 'ret_ln294' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.95ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'convolution2_fix_Pipeline_VITIS_LOOP_215_1' [84]  (2.95 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'load' operation ('tmp2_V_31_0_loc_load') on local variable 'tmp2_V_31_0_loc' [85]  (0 ns)
	'call' operation ('call_ln0') to 'convolution2_fix_Pipeline_Conv_loop' [133]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
