[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677871 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677871 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677871 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12542683 heartbeat IPC: 1.128 cumulative IPC: 1.128 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 25016914 heartbeat IPC: 0.8017 cumulative IPC: 0.9372 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38348493 heartbeat IPC: 0.7501 cumulative IPC: 0.8653 (Simulation time: 00 hr 03 min 42 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43725047 cumulative IPC: 0.9148 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43725047 cumulative IPC: 0.9148 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9148 instructions: 40000000 cycles: 43725047
CPU 0 Branch Prediction Accuracy: 96.08% MPKI: 10.94 Average ROB Occupancy at Mispredict: 36.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.398
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457602 HIT:     419876 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457602 HIT:     419876 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685260 HIT:     467083 MISS:     218177 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359656 HIT:     291702 MISS:      67954 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96881 HIT:       6371 MISS:      90510 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142881 HIT:     142559 MISS:        322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85842 HIT:      26451 MISS:      59391 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6417675 HIT:    6333062 MISS:      84613 MSHR_MERGE:      27490
cpu0->cpu0_L1I LOAD         ACCESS:    6417675 HIT:    6333062 MISS:      84613 MSHR_MERGE:      27490
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13163506 HIT:   12149014 MISS:    1014492 MSHR_MERGE:     529228
cpu0->cpu0_L1D LOAD         ACCESS:    8077292 HIT:    7547177 MISS:     530115 MSHR_MERGE:     227576
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992579 HIT:    4595662 MISS:     396917 MSHR_MERGE:     300034
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93635 HIT:       6175 MISS:      87460 MSHR_MERGE:       1618
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5508737 HIT:    5396956 MISS:     111781 MSHR_MERGE:      50608
cpu0->cpu0_ITLB LOAD         ACCESS:    5508737 HIT:    5396956 MISS:     111781 MSHR_MERGE:      50608
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.815 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12466325 HIT:   11747059 MISS:     719266 MSHR_MERGE:     322837
cpu0->cpu0_DTLB LOAD         ACCESS:   12466325 HIT:   11747059 MISS:     719266 MSHR_MERGE:     322837
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.65 cycles
cpu0->LLC TOTAL        ACCESS:     335889 HIT:      58378 MISS:     277511 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67954 HIT:      18629 MISS:      49325 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90510 HIT:      14216 MISS:      76294 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118034 HIT:      11142 MISS:     106892 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59391 HIT:      14391 MISS:      45000 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1312
  ROW_BUFFER_MISS:     169287
  AVG DBUS CONGESTED CYCLE: 13.23
Channel 0 WQ ROW_BUFFER_HIT:      16103
  ROW_BUFFER_MISS:      92218
  FULL:          0
Channel 0 REFRESHES ISSUED:       3644
