xload _0_0std_0_0cells_0_0OR2X1
box 0 0 48 56
label prboundary
box 43 20 44 23
paint ndiffusion
box 44 21 44 21
label "Y" right ndiffusion
box 43 32 44 35
paint pdiffusion
box 44 33 44 33
label "Y" right pdiffusion
box 40 20 43 23
paint ndiffusion
box 41 21 41 21
label "Y" right ndiffusion
box 40 32 43 35
paint pdiffusion
box 41 33 41 33
label "Y" right pdiffusion
box 29 18 44 20
paint ndiffusion
box 30 19 30 19
label "Y" right ndiffusion
box 29 20 40 23
paint ndiffusion
box 30 21 30 21
label "Y" right ndiffusion
box 29 23 44 24
paint ndiffusion
box 30 24 30 24
label "Y" right ndiffusion
box 26 20 27 23
paint ndiffusion
box 27 21 27 21
label "GND" right ndiffusion
box 29 31 44 32
paint pdiffusion
box 30 32 30 32
label "Y" right pdiffusion
box 29 32 40 35
paint pdiffusion
box 30 33 30 33
label "Y" right pdiffusion
box 29 35 44 37
paint pdiffusion
box 30 36 30 36
label "Y" right pdiffusion
box 29 37 34 39
paint pdiffusion
box 30 38 30 38
label "Y" right pdiffusion
box 26 34 27 37
paint pdiffusion
box 27 35 27 35
label "Vdd" right pdiffusion
box 27 39 29 41
paint polysilicon
box 28 40 28 40
label "_Y" right polysilicon
box 22 50 23 53
paint polysilicon
box 23 51 23 51
label "A" right polysilicon
box 27 18 29 24
paint ntransistor
box 28 19 28 19
label "_Y" right ntransistor
box 23 20 26 23
paint ndiffusion
box 24 21 24 21
label "GND" right ndiffusion
box 27 24 29 31
paint polysilicon
box 28 25 28 25
label "_Y" right polysilicon
box 27 31 29 39
paint ptransistor
box 28 32 28 32
label "_Y" right ptransistor
box 23 34 26 37
paint pdiffusion
box 24 35 24 35
label "Vdd" right pdiffusion
box 20 46 22 49
paint polysilicon
box 21 47 21 47
label "A" right polysilicon
box 19 50 22 53
paint polysilicon
box 20 51 20 51
label "A" right polysilicon
box 29 4 30 7
paint polysilicon
box 30 5 30 5
label "_Y" right polysilicon
box 22 18 27 20
paint ndiffusion
box 23 19 23 19
label "GND" right ndiffusion
box 22 20 23 23
paint ndiffusion
box 23 21 23 21
label "GND" right ndiffusion
box 22 23 27 24
paint ndiffusion
box 23 24 23 24
label "GND" right ndiffusion
box 19 19 20 22
paint ndiffusion
box 20 20 20 20
label "_Y" right ndiffusion
box 22 31 27 34
paint pdiffusion
box 23 32 23 32
label "Vdd" right pdiffusion
box 22 34 23 37
paint pdiffusion
box 23 35 23 35
label "Vdd" right pdiffusion
box 22 37 27 39
paint pdiffusion
box 23 38 23 38
label "Vdd" right pdiffusion
box 22 39 26 46
paint pdiffusion
box 23 40 23 40
label "Vdd" right pdiffusion
box 18 49 23 50
paint polysilicon
box 19 50 19 50
label "A" right polysilicon
box 18 50 19 53
paint polysilicon
box 19 51 19 51
label "A" right polysilicon
box 18 53 23 54
paint polysilicon
box 19 54 19 54
label "A" right polysilicon
box 26 4 29 7
paint polysilicon
box 27 5 27 5
label "_Y" right polysilicon
box 27 8 29 18
paint polysilicon
box 28 9 28 9
label "_Y" right polysilicon
box 20 16 22 18
paint polysilicon
box 21 17 21 17
label "A" right polysilicon
box 20 18 22 24
paint ntransistor
box 21 19 21 19
label "A" right ntransistor
box 16 19 19 22
paint ndiffusion
box 17 20 17 20
label "_Y" right ndiffusion
box 20 24 22 31
paint polysilicon
box 21 25 21 25
label "A" right polysilicon
box 20 31 22 46
paint ptransistor
box 21 32 21 32
label "A" right ptransistor
box 14 50 15 53
paint polysilicon
box 15 51 15 51
label "B" right polysilicon
box 25 3 30 4
paint polysilicon
box 26 4 26 4
label "_Y" right polysilicon
box 25 4 26 7
paint polysilicon
box 26 5 26 5
label "_Y" right polysilicon
box 25 7 30 8
paint polysilicon
box 26 8 26 8
label "_Y" right polysilicon
box 15 18 20 19
paint ndiffusion
box 16 19 16 19
label "_Y" right ndiffusion
box 15 19 16 22
paint ndiffusion
box 16 20 16 20
label "_Y" right ndiffusion
box 15 22 20 24
paint ndiffusion
box 16 23 16 23
label "_Y" right ndiffusion
box 12 20 13 23
paint ndiffusion
box 13 21 13 21
label "GND" right ndiffusion
box 15 31 20 46
paint pdiffusion
box 12 36 13 39
paint pdiffusion
box 13 37 13 37
label "_Y" right pdiffusion
box 13 46 15 49
paint polysilicon
box 14 47 14 47
label "B" right polysilicon
box 11 50 14 53
paint polysilicon
box 12 51 12 51
label "B" right polysilicon
box 13 16 15 18
paint polysilicon
box 14 17 14 17
label "B" right polysilicon
box 13 18 15 24
paint ntransistor
box 14 19 14 19
label "B" right ntransistor
box 9 20 12 23
paint ndiffusion
box 10 21 10 21
label "GND" right ndiffusion
box 13 24 15 31
paint polysilicon
box 14 25 14 25
label "B" right polysilicon
box 13 31 15 46
paint ptransistor
box 14 32 14 32
label "B" right ptransistor
box 9 36 12 39
paint pdiffusion
box 10 37 10 37
label "_Y" right pdiffusion
box 10 49 15 50
paint polysilicon
box 11 50 11 50
label "B" right polysilicon
box 10 50 11 53
paint polysilicon
box 11 51 11 51
label "B" right polysilicon
box 10 53 15 54
paint polysilicon
box 11 54 11 54
label "B" right polysilicon
box 8 18 13 20
paint ndiffusion
box 9 19 9 19
label "GND" right ndiffusion
box 8 20 9 23
paint ndiffusion
box 9 21 9 21
label "GND" right ndiffusion
box 8 23 13 24
paint ndiffusion
box 9 24 9 24
label "GND" right ndiffusion
box 8 31 13 36
paint pdiffusion
box 9 32 9 32
label "_Y" right pdiffusion
box 8 36 9 39
paint pdiffusion
box 9 37 9 37
label "_Y" right pdiffusion
box 8 39 13 46
paint pdiffusion
box 9 40 9 40
label "_Y" right pdiffusion
box 40 20 43 23
paint ndc
box 41 21 41 21
label "Y" right ndc
box 40 32 43 35
paint pdc
box 41 33 41 33
label "Y" right pdc
box 23 20 26 23
paint ndc
box 24 21 24 21
label "GND" right ndc
box 23 34 26 37
paint pdc
box 24 35 24 35
label "Vdd" right pdc
box 19 50 22 53
paint pc
box 20 51 20 51
label "A" right pc
box 26 4 29 7
paint pc
box 27 5 27 5
label "_Y" right pc
box 16 19 19 22
paint ndc
box 17 20 17 20
label "_Y" right ndc
box 11 50 14 53
paint pc
box 12 51 12 51
label "B" right pc
box 9 20 12 23
paint ndc
box 10 21 10 21
label "GND" right ndc
box 9 36 12 39
paint pdc
box 10 37 10 37
label "_Y" right pdc
box 40 20 43 23
paint m1
box 41 21 41 21
label "Y" right m1
port class output
port make
box 33 20 36 23
paint m1
box 34 21 34 21
label "GND" right m1
box 40 23 43 32
paint m1
box 41 24 41 24
label "Y" right m1
port class output
port make
box 40 32 43 35
paint m1
box 41 33 41 33
label "Y" right m1
port class output
port make
box 40 35 43 36
paint m1
box 41 36 41 36
label "Y" right m1
port class output
port make
box 32 48 36 52
paint m1
box 33 49 33 49
label "GND" right m1
box 29 4 30 7
paint m1
box 30 5 30 5
label "_Y" right m1
box 40 12 43 15
paint m1
box 41 13 41 13
label "Y" right m1
port class output
port make
box 40 15 43 20
paint m1
box 41 16 41 16
label "Y" right m1
port class output
port make
box 26 4 29 7
paint m1
box 27 5 27 5
label "_Y" right m1
box 33 19 36 20
paint m1
box 34 20 34 20
label "GND" right m1
box 26 20 27 23
paint m1
box 27 21 27 21
label "GND" right m1
box 33 23 36 48
paint m1
box 34 24 34 24
label "GND" right m1
box 25 44 28 48
paint m1
box 26 45 26 45
label "Vdd" right m1
box 25 48 29 52
paint m1
box 26 49 26 49
label "Vdd" right m1
box 25 4 26 7
paint m1
box 26 5 26 5
label "_Y" right m1
box 25 7 30 8
paint m1
box 26 8 26 8
label "_Y" right m1
box 23 20 26 23
paint m1
box 24 21 24 21
label "GND" right m1
box 23 33 26 34
paint m1
box 24 34 24 34
label "Vdd" right m1
box 23 34 26 37
paint m1
box 24 35 24 35
label "Vdd" right m1
box 23 37 26 41
paint m1
box 24 38 24 38
label "Vdd" right m1
box 23 41 28 44
paint m1
box 24 42 24 42
label "Vdd" right m1
box 25 3 30 4
paint m1
box 26 4 26 4
label "_Y" right m1
box 22 19 27 20
paint m1
box 23 20 23 20
label "GND" right m1
box 22 20 23 23
paint m1
box 23 21 23 21
label "GND" right m1
box 22 23 27 24
paint m1
box 23 24 23 24
label "GND" right m1
box 16 22 19 28
paint m1
box 17 23 17 23
label "_Y" right m1
box 19 50 22 53
paint m1
box 20 51 20 51
label "A" right m1
port class input
port make
box 14 50 15 53
paint m1
box 15 51 15 51
label "B" right m1
port class input
port make
box 16 4 19 7
paint m1
box 17 5 17 5
label "_Y" right m1
box 16 7 19 19
paint m1
box 17 8 17 8
label "_Y" right m1
box 18 49 22 50
paint m1
box 19 50 19 50
label "A" right m1
port class input
port make
box 18 50 19 53
paint m1
box 19 51 19 51
label "A" right m1
port class input
port make
box 18 53 22 54
paint m1
box 19 54 19 54
label "A" right m1
port class input
port make
box 11 50 14 53
paint m1
box 12 51 12 51
label "B" right m1
port class input
port make
box 16 19 19 22
paint m1
box 17 20 17 20
label "_Y" right m1
box 12 20 13 23
paint m1
box 13 21 13 21
label "GND" right m1
box 16 28 19 31
paint m1
box 17 29 17 29
label "_Y" right m1
box 10 49 15 50
paint m1
box 11 50 11 50
label "B" right m1
port class input
port make
box 10 50 11 53
paint m1
box 11 51 11 51
label "B" right m1
port class input
port make
box 10 53 15 54
paint m1
box 11 54 11 54
label "B" right m1
port class input
port make
box 11 12 12 15
paint m1
box 12 13 12 13
label "Y" right m1
port class output
port make
box 9 20 12 23
paint m1
box 10 21 10 21
label "GND" right m1
box 9 28 12 31
paint m1
box 10 29 10 29
label "_Y" right m1
box 9 31 12 36
paint m1
box 10 32 10 32
label "_Y" right m1
box 9 36 12 39
paint m1
box 10 37 10 37
label "_Y" right m1
box 9 39 12 40
paint m1
box 10 40 10 40
label "_Y" right m1
box 8 12 11 15
paint m1
box 9 13 9 13
label "Y" right m1
port class output
port make
box 8 15 12 16
paint m1
box 9 16 9 16
label "Y" right m1
port class output
port make
box 8 19 13 20
paint m1
box 9 20 9 20
label "GND" right m1
box 8 20 9 23
paint m1
box 9 21 9 21
label "GND" right m1
box 8 23 13 24
paint m1
box 9 24 9 24
label "GND" right m1
box 33 20 36 23
paint mcon
box 34 21 34 21
label "GND" right mcon
box 26 4 29 7
paint mcon
box 27 5 27 5
label "_Y" right mcon
box 23 20 26 23
paint mcon
box 24 21 24 21
label "GND" right mcon
box 16 28 19 31
paint mcon
box 17 29 17 29
label "_Y" right mcon
box 16 4 19 7
paint mcon
box 17 5 17 5
label "_Y" right mcon
box 40 12 43 15
paint mcon
box 41 13 41 13
label "Y" right mcon
box 9 20 12 23
paint mcon
box 10 21 10 21
label "GND" right mcon
box 9 28 12 31
paint mcon
box 10 29 10 29
label "_Y" right mcon
box 8 12 11 15
paint mcon
box 9 13 9 13
label "Y" right mcon
box 29 4 30 7
paint m2
box 30 5 30 5
label "_Y" right m2
box 36 20 37 23
paint m2
box 37 21 37 21
label "GND" right m2
box 32 22 33 23
paint m2
box 33 23 33 23
label "GND" right m2
box 26 4 29 7
paint m2
box 27 5 27 5
label "_Y" right m2
box 33 20 36 23
paint m2
box 34 21 34 21
label "GND" right m2
box 19 4 26 7
paint m2
box 20 5 20 5
label "_Y" right m2
box 39 11 44 12
paint m2
box 40 12 40 12
label "Y" right m2
port class output
port make
box 26 20 33 22
paint m2
box 27 21 27 21
label "GND" right m2
box 26 22 27 23
paint m2
box 27 23 27 23
label "GND" right m2
box 22 22 23 23
paint m2
box 23 23 23 23
label "GND" right m2
box 32 23 37 24
paint m2
box 33 24 33 24
label "GND" right m2
box 19 28 20 31
paint m2
box 20 29 20 29
label "_Y" right m2
box 16 4 19 7
paint m2
box 17 5 17 5
label "_Y" right m2
box 43 12 44 15
paint m2
box 44 13 44 13
label "Y" right m2
port class output
port make
box 23 20 26 23
paint m2
box 24 21 24 21
label "GND" right m2
box 16 28 19 31
paint m2
box 17 29 17 29
label "_Y" right m2
box 15 3 30 4
paint m2
box 16 4 16 4
label "_Y" right m2
box 15 4 16 7
paint m2
box 16 5 16 5
label "_Y" right m2
box 15 7 30 8
paint m2
box 16 8 16 8
label "_Y" right m2
box 40 12 43 15
paint m2
box 41 13 41 13
label "Y" right m2
port class output
port make
box 12 20 23 22
paint m2
box 13 21 13 21
label "GND" right m2
box 12 22 13 23
paint m2
box 13 23 13 23
label "GND" right m2
box 22 23 27 24
paint m2
box 23 24 23 24
label "GND" right m2
box 12 28 16 31
paint m2
box 13 29 13 29
label "_Y" right m2
box 11 12 40 15
paint m2
box 12 13 12 13
label "Y" right m2
port class output
port make
box 39 15 44 16
paint m2
box 40 16 40 16
label "Y" right m2
port class output
port make
box 9 20 12 23
paint m2
box 10 21 10 21
label "GND" right m2
box 9 28 12 31
paint m2
box 10 29 10 29
label "_Y" right m2
box 8 12 11 15
paint m2
box 9 13 9 13
label "Y" right m2
port class output
port make
box 8 19 37 20
paint m2
box 9 20 9 20
label "GND" right m2
box 8 20 9 23
paint m2
box 9 21 9 21
label "GND" right m2
box 8 23 13 24
paint m2
box 9 24 9 24
label "GND" right m2
box 8 27 20 28
paint m2
box 9 28 9 28
label "_Y" right m2
box 8 28 9 31
paint m2
box 9 29 9 29
label "_Y" right m2
box 8 31 20 32
paint m2
box 9 32 9 32
label "_Y" right m2
box 7 11 12 12
paint m2
box 8 12 8 12
label "Y" right m2
port class output
port make
box 7 12 8 15
paint m2
box 8 13 8 13
label "Y" right m2
port class output
port make
box 7 15 12 16
paint m2
box 8 16 8 16
label "Y" right m2
port class output
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
