Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rhs_256_behav xil_defaultlib.tb_rhs_256 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_read_en' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_rst' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:97]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'stim_current_step_size' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhs_spi_master.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CE' [C:/Repos/ug3-seeg/src/clock_divider.v:12]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:176]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:185]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:194]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:203]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:212]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:221]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:230]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:239]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:248]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:257]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:266]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:284]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:293]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:302]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:311]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_8.fifo_generator_v13_2_8_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.rhs_spi_master
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(init="0000000000000000...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_v13_2_8_builtin [\fifo_generator_v13_2_8_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_v13_2_8_synth [\fifo_generator_v13_2_8_synth(c_...]
Compiling module xil_defaultlib.fifo_16_to_64
Compiling module xil_defaultlib.rhs_256_default
Compiling module xil_defaultlib.rhs_spi_slave
Compiling module xil_defaultlib.tb_rhs_256
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rhs_256_behav
