# Reading D:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do Int_Mem_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/Quartus/Aula_10/Int_Mem {D:/Quartus/Quartus/Aula_10/Int_Mem/Int_Mem.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Int_Mem
# 
# Top level modules:
# 	Int_Mem
# 
vsim work.Int_Mem
# vsim work.Int_Mem 
# Loading work.Int_Mem
add wave -position insertpoint  \
{sim:/Int_Mem/code[0]}
