Analysis & Synthesis report for vga
Mon Mar 14 11:43:15 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: video:video_module
 15. Parameter Settings for User Entity Instance: pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 16. Port Connectivity Checks: "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 17. Port Connectivity Checks: "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll"
 18. Port Connectivity Checks: "pll:vgaclk"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 14 11:43:15 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; vga                                         ;
; Top-level Entity Name           ; vga                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 82                                          ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; vga                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+
; pll/synthesis/pll.v                                                  ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/pll/synthesis/pll.v                                                  ; pll     ;
; pll/synthesis/submodules/pll_video_pll_0.v                           ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v                           ; pll     ;
; pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; pll     ;
; pll/synthesis/submodules/pll_video_pll_0_video_pll.v                 ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v                 ; pll     ;
; vga.v                                                                ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/vga.v                                                                ;         ;
; video.v                                                              ; yes             ; User Verilog HDL File  ; D:/Repositorios/TEI-1516/video.v                                                              ;         ;
; altera_pll.v                                                         ; yes             ; Megafunction           ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v                              ;         ;
+----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 236         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 410         ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 60          ;
;     -- 5 input functions                    ; 38          ;
;     -- 4 input functions                    ; 14          ;
;     -- <=3 input functions                  ; 297         ;
;                                             ;             ;
; Dedicated logic registers                   ; 82          ;
;                                             ;             ;
; I/O pins                                    ; 42          ;
;                                             ;             ;
; Total DSP Blocks                            ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 84          ;
; Total fan-out                               ; 1814        ;
; Average fan-out                             ; 3.12        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |vga                                           ; 410 (0)           ; 82 (0)       ; 0                 ; 4          ; 42   ; 0            ; |vga                                                                                                    ; work         ;
;    |pll:vgaclk|                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgaclk                                                                                         ; pll          ;
;       |pll_video_pll_0:video_pll_0|            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgaclk|pll_video_pll_0:video_pll_0                                                             ; pll          ;
;          |pll_video_pll_0_video_pll:video_pll| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll                         ; pll          ;
;             |altera_pll:altera_pll_i|          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ; work         ;
;    |video:video_module|                        ; 410 (410)         ; 82 (82)      ; 0                 ; 4          ; 0    ; 0            ; |vga|video:video_module                                                                                 ; work         ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18                 ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; N/A    ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |vga|pll:vgaclk ; pll.qsys        ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+----------------------------------------+-------------------------------------+
; Register name                          ; Reason for Removal                  ;
+----------------------------------------+-------------------------------------+
; video:video_module|B[1..3,5]           ; Merged with video:video_module|B[0] ;
; video:video_module|G[0..3,5]           ; Merged with video:video_module|B[0] ;
; video:video_module|R[0..3,5]           ; Merged with video:video_module|B[0] ;
; video:video_module|B[6,7]              ; Merged with video:video_module|B[4] ;
; video:video_module|G[4,6,7]            ; Merged with video:video_module|B[4] ;
; video:video_module|R[4,6,7]            ; Merged with video:video_module|B[4] ;
; video:video_module|posY[0..10]         ; Lost fanout                         ;
; video:video_module|B[4]                ; Merged with video:video_module|B[0] ;
; Total Number of Removed Registers = 34 ;                                     ;
+----------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 68    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; video:video_module|ballY[7]             ; 6       ;
; video:video_module|ballY[8]             ; 5       ;
; video:video_module|ballX[9]             ; 4       ;
; video:video_module|player1Y[6]          ; 6       ;
; video:video_module|player1Y[3]          ; 5       ;
; video:video_module|player1Y[4]          ; 6       ;
; video:video_module|player1Y[8]          ; 7       ;
; video:video_module|player2Y[3]          ; 6       ;
; video:video_module|player2Y[6]          ; 6       ;
; video:video_module|player2Y[4]          ; 6       ;
; video:video_module|player2Y[8]          ; 6       ;
; video:video_module|v_direction          ; 11      ;
; video:video_module|h_direction          ; 11      ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga|video:video_module|Vpos[1]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |vga|video:video_module|player1Y[9] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga|video:video_module|player1Y[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:video_module ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; H_RES          ; 1024  ; Signed Integer                         ;
; H_SYNC         ; 136   ; Signed Integer                         ;
; H_BP           ; 160   ; Signed Integer                         ;
; H_FP           ; 24    ; Signed Integer                         ;
; H_LINE         ; 1344  ; Signed Integer                         ;
; V_RES          ; 768   ; Signed Integer                         ;
; V_SYNC         ; 6     ; Signed Integer                         ;
; V_BP           ; 29    ; Signed Integer                         ;
; V_FP           ; 3     ; Signed Integer                         ;
; V_LINE         ; 806   ; Signed Integer                         ;
; H_CENTER       ; 512   ; Signed Integer                         ;
; V_CENTER       ; 384   ; Signed Integer                         ;
; PADDLE_HEIGHT  ; 80    ; Signed Integer                         ;
; PADDLE_WIDTH   ; 12    ; Signed Integer                         ;
; BALL_SIZE      ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 65.000000 MHz          ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 33.333333 MHz          ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+-------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                  ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:vgaclk"                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 82                          ;
;     CLR               ; 2                           ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SCLR      ; 21                          ;
; arriav_lcell_comb     ; 410                         ;
;     arith             ; 217                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 114                         ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 139                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 13                          ;
;         5 data inputs ; 28                          ;
;         6 data inputs ; 60                          ;
;     shared            ; 53                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 42                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Mar 14 11:43:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: pll File: D:/Repositorios/TEI-1516/pll/synthesis/pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0.v
    Info (12023): Found entity 1: pll_video_pll_0 File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0_video_pll.v
    Info (12023): Found entity 1: pll_video_pll_0_video_pll File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: D:/Repositorios/TEI-1516/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video.v
    Info (12023): Found entity 1: video File: D:/Repositorios/TEI-1516/video.v Line: 1
Info (12127): Elaborating entity "vga" for the top level hierarchy
Info (12128): Elaborating entity "video" for hierarchy "video:video_module" File: D:/Repositorios/TEI-1516/vga.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at video.v(39): object "dash_flag" assigned a value but never read File: D:/Repositorios/TEI-1516/video.v Line: 39
Warning (10230): Verilog HDL assignment warning at video.v(58): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 58
Warning (10230): Verilog HDL assignment warning at video.v(59): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 59
Warning (10230): Verilog HDL assignment warning at video.v(60): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 60
Warning (10230): Verilog HDL assignment warning at video.v(61): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 61
Warning (10230): Verilog HDL assignment warning at video.v(62): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 62
Warning (10230): Verilog HDL assignment warning at video.v(99): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 99
Warning (10230): Verilog HDL assignment warning at video.v(100): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 100
Warning (10230): Verilog HDL assignment warning at video.v(167): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 167
Warning (10230): Verilog HDL assignment warning at video.v(185): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 185
Warning (10230): Verilog HDL assignment warning at video.v(186): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 186
Warning (10230): Verilog HDL assignment warning at video.v(190): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 190
Warning (10230): Verilog HDL assignment warning at video.v(191): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 191
Warning (10230): Verilog HDL assignment warning at video.v(192): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 192
Warning (10230): Verilog HDL assignment warning at video.v(195): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 195
Warning (10230): Verilog HDL assignment warning at video.v(196): truncated value with size 32 to match size of target (11) File: D:/Repositorios/TEI-1516/video.v Line: 196
Warning (10240): Verilog HDL Always Construct warning at video.v(50): inferring latch(es) for variable "player1X", which holds its previous value in one or more paths through the always construct File: D:/Repositorios/TEI-1516/video.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at video.v(50): inferring latch(es) for variable "player2X", which holds its previous value in one or more paths through the always construct File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[0]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[1]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[2]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[3]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[4]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[5]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[6]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[7]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[8]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[9]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player2X[10]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[0]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[1]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[2]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[3]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[4]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[5]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[6]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[7]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[8]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[9]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (10041): Inferred latch for "player1X[10]" at video.v(50) File: D:/Repositorios/TEI-1516/video.v Line: 50
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgaclk" File: D:/Repositorios/TEI-1516/vga.v Line: 31
Info (12128): Elaborating entity "pll_video_pll_0" for hierarchy "pll:vgaclk|pll_video_pll_0:video_pll_0" File: D:/Repositorios/TEI-1516/pll/synthesis/pll.v Line: 18
Info (12128): Elaborating entity "pll_video_pll_0_video_pll" for hierarchy "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll" File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.333333 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "pll:vgaclk|pll_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Repositorios/TEI-1516/output_files/vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Repositorios/TEI-1516/vga.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Repositorios/TEI-1516/vga.v Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Repositorios/TEI-1516/vga.v Line: 8
Info (21057): Implemented 464 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 416 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 910 megabytes
    Info: Processing ended: Mon Mar 14 11:43:15 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Repositorios/TEI-1516/output_files/vga.map.smsg.


