{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735006194432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735006194433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:09:54 2024 " "Processing started: Tue Dec 24 10:09:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735006194433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735006194433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMAMethod -c DMAMethod " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMAMethod -c DMAMethod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735006194433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735006194696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmamethod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmamethod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAMethod " "Found entity 1: DMAMethod" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006194770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735006194770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMAMethod " "Elaborating entity \"DMAMethod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735006194839 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst5 " "Block or symbol \"DFF\" of instance \"inst5\" overlaps another block or symbol" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 752 688 752 832 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735006194840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.bdf 1 1 " "Using design file controller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006194846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006194846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst333212 " "Elaborating entity \"controller\" for hierarchy \"controller:inst333212\"" {  } { { "DMAMethod.bdf" "inst333212" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 832 864 1136 1024 "inst333212" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006194847 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 424 -80 -16 472 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735006194847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_2a16x2a6.vhd 2 1 " "Using design file ram_2a16x2a6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2a16x2a6-SYN " "Found design unit 1: ram_2a16x2a6-SYN" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_2a16x2a6 " "Found entity 1: ram_2a16x2a6" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2a16x2a6 controller:inst333212\|ram_2a16x2a6:inst " "Elaborating entity \"ram_2a16x2a6\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\"" {  } { { "controller.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 232 616 832 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2a16x2a6.vhd" "altsyncram_component" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file controller.hex " "Parameter \"init_file\" = \"controller.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195089 ""}  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735006195089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvj1 " "Found entity 1: altsyncram_hvj1" {  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735006195120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvj1 controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated " "Elaborating entity \"altsyncram_hvj1\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4a2 " "Found entity 1: altsyncram_p4a2" {  } { { "db/altsyncram_p4a2.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_p4a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735006195162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4a2 controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1 " "Elaborating entity \"altsyncram_p4a2\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\"" {  } { { "db/altsyncram_hvj1.tdf" "altsyncram1" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hvj1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195202 ""}  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735006195202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 controller:inst333212\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"controller:inst333212\|74161:inst1\"" {  } { { "controller.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|74161:inst1 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst1\"" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 controller:inst333212\|74161:inst1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"controller:inst333212\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:inst333212\|74161:inst1\|f74161:sub controller:inst333212\|74161:inst1 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"controller:inst333212\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 controller:inst333212\|74161:inst2 " "Elaborating entity \"74161\" for hierarchy \"controller:inst333212\|74161:inst2\"" {  } { { "controller.bdf" "inst2" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 440 328 448 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|74161:inst2 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst2\"" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 440 328 448 624 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "peripheral.bdf 1 1 " "Using design file peripheral.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral " "Found entity 1: peripheral" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral peripheral:inst1 " "Elaborating entity \"peripheral\" for hierarchy \"peripheral:inst1\"" {  } { { "DMAMethod.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 368 752 920 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195249 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst18 " "Port \"CLK\" of type DFF and instance \"inst18\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735006195249 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst13 " "Port \"CLK\" of type DFF and instance \"inst13\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735006195249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "655536_counter.bdf 1 1 " "Using design file 655536_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 655536_Counter " "Found entity 1: 655536_Counter" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "655536_Counter peripheral:inst1\|655536_Counter:inst2 " "Elaborating entity \"655536_Counter\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\"" {  } { { "peripheral.bdf" "inst2" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 392 512 664 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 peripheral:inst1\|655536_Counter:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"peripheral:inst1\|655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 peripheral:inst1\|655536_Counter:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"peripheral:inst1\|655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 peripheral:inst1\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"peripheral:inst1\|74273:inst\"" {  } { { "peripheral.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|74273:inst " "Elaborated megafunction instantiation \"peripheral:inst1\|74273:inst\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stack_2-12x2-16.bdf 1 1 " "Using design file stack_2-12x2-16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stack_2-12x2-16 " "Found entity 1: stack_2-12x2-16" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_2-12x2-16 stack_2-12x2-16:inst21 " "Elaborating entity \"stack_2-12x2-16\" for hierarchy \"stack_2-12x2-16:inst21\"" {  } { { "DMAMethod.bdf" "inst21" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 376 1480 1624 472 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195279 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst1 " "Block or symbol \"VCC\" of instance \"inst1\" overlaps another block or symbol" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { { 280 816 832 312 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735006195279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_2-16x2-16.bdf 1 1 " "Using design file ram_2-16x2-16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2-16x2-16 " "Found entity 1: ram_2-16x2-16" {  } { { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/ram_2-16x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2-16x2-16 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst " "Elaborating entity \"ram_2-16x2-16\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\"" {  } { { "stack_2-12x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { { 248 832 1072 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_65536x65535.vhd 2 1 " "Using design file ram_65536x65535.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_65536x65535-SYN " "Found design unit 1: ram_65536x65535-SYN" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195292 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_65536x65535 " "Found entity 1: ram_65536x65535" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735006195292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_65536x65535 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst " "Elaborating entity \"ram_65536x65535\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\"" {  } { { "ram_2-16x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/ram_2-16x2-16.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "altsyncram_component" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195300 ""}  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735006195300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjh1 " "Found entity 1: altsyncram_sjh1" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735006195333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjh1 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated " "Elaborating entity \"altsyncram_sjh1\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt72 " "Found entity 1: altsyncram_qt72" {  } { { "db/altsyncram_qt72.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_qt72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735006195368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735006195368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qt72 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1 " "Elaborating entity \"altsyncram_qt72\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1\"" {  } { { "db/altsyncram_sjh1.tdf" "altsyncram1" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195372 ""}  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735006195372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst8 " "Elaborating entity \"74139\" for hierarchy \"74139:inst8\"" {  } { { "DMAMethod.bdf" "inst8" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 784 1216 1336 944 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735006195388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst8 " "Elaborated megafunction instantiation \"74139:inst8\"" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 784 1216 1336 944 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006195389 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "31 " "Ignored 31 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1735006195796 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1735006195796 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst5~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst5~1\"" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 752 688 752 832 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735006196195 "|DMAMethod|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst18 peripheral:inst1\|inst18~_emulated peripheral:inst1\|inst18~1 " "Register \"peripheral:inst1\|inst18\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst18~_emulated\" and latch \"peripheral:inst1\|inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735006196195 "|DMAMethod|peripheral:inst1|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst13 peripheral:inst1\|inst13~_emulated peripheral:inst1\|inst13~1 " "Register \"peripheral:inst1\|inst13\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst13~_emulated\" and latch \"peripheral:inst1\|inst13~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735006196195 "|DMAMethod|peripheral:inst1|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst3 peripheral:inst1\|inst3~_emulated peripheral:inst1\|inst18~1 " "Register \"peripheral:inst1\|inst3\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst3~_emulated\" and latch \"peripheral:inst1\|inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735006196195 "|DMAMethod|peripheral:inst1|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1735006196195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006196329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735006196867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735006196867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735006196984 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735006196984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735006196984 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1735006196984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735006196984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735006197008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 10:09:57 2024 " "Processing ended: Tue Dec 24 10:09:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735006197008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735006197008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735006197008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735006197008 ""}
