// Seed: 2016345792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_4;
endmodule
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    output wire module_1,
    output wire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  wire id_12;
  ;
  logic id_13;
endmodule
