library verilog;
use verilog.vl_types.all;
entity test_mem_init is
end test_mem_init;
