Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 16 13:47:09 2024
| Host         : Medion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     484         
DPIR-1     Warning           Asynchronous driver check       480         
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (932)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1509)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (932)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Select_Sumatorio[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Select_Sumatorio[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Select_Sumatorio[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Select_Sumatorio[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_0/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_2/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_3/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_4/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_5/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_6/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_7/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_8/Inst_Rexistro/Q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/Q_reg[34]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1509)
---------------------------------------------------
 There are 1509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1535          inf        0.000                      0                 1535           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1535 Endpoints
Min Delay          1535 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RN/ROM_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_4/Inst_Rexistro/Q_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 6.105ns (62.022%)  route 3.738ns (37.978%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          0.996     2.842    Inst_RN/Neurona_Ud_O_4/Inst_Multiplicador/douta[16]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[16]_P[25])
                                                      2.823     5.665 r  Inst_RN/Neurona_Ud_O_4/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.089     6.754    Inst_RN/Neurona_Ud_O_4/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_C[27]_P[34])
                                                      1.325     8.079 r  Inst_RN/Neurona_Ud_O_4/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           1.654     9.732    Inst_RN/Unidade_Control/Q_reg[34]_2[34]
    SLICE_X11Y79         LUT4 (Prop_lut4_I3_O)        0.111     9.843 r  Inst_RN/Unidade_Control/Q[34]_i_1__2/O
                         net (fo=1, routed)           0.000     9.843    Inst_RN/Neurona_Ud_O_4/Inst_Rexistro/D[34]
    SLICE_X11Y79         FDCE                                         r  Inst_RN/Neurona_Ud_O_4/Inst_Rexistro/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 6.091ns (63.268%)  route 3.536ns (36.732%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[0])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[0]
                         net (fo=1, routed)           0.972     9.530    Inst_RN/Unidade_Control/Q_reg[34][0]
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.097     9.627 r  Inst_RN/Unidade_Control/Q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.627    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[0]
    SLICE_X11Y80         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 4.550ns (47.593%)  route 5.010ns (52.407%))
  Logic Levels:           5  (DSP48E1=2 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE                         0.000     0.000 r  Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=22, routed)          0.784     1.125    Inst_RN/Unidade_Control/estado_actual[1]
    SLICE_X29Y85         LUT4 (Prop_lut4_I3_O)        0.097     1.222 r  Inst_RN/Unidade_Control/multOp_i_5/O
                         net (fo=10, routed)          1.837     3.060    Inst_RN/Neurona_Ud_O_9/Inst_Multiplicador/B[3]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[3]_P[25])
                                                      2.690     5.750 r  Inst_RN/Neurona_Ud_O_9/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.349     7.099    Inst_RN/Neurona_Ud_O_9/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[36]_P[3])
                                                      1.325     8.424 r  Inst_RN/Neurona_Ud_O_9/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[3]
                         net (fo=1, routed)           1.039     9.463    Inst_RN/Unidade_Control/Q_reg[34]_7[3]
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.097     9.560 r  Inst_RN/Unidade_Control/Q[3]_i_1__9/O
                         net (fo=1, routed)           0.000     9.560    Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/D[3]
    SLICE_X12Y66         FDCE                                         r  Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 6.091ns (64.019%)  route 3.423ns (35.981%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[14])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[14]
                         net (fo=1, routed)           0.859     9.417    Inst_RN/Unidade_Control/Q_reg[34][14]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.097     9.514 r  Inst_RN/Unidade_Control/Q[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.514    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[14]
    SLICE_X13Y83         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 6.094ns (64.127%)  route 3.409ns (35.873%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[29])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[29]
                         net (fo=1, routed)           0.844     9.403    Inst_RN/Unidade_Control/Q_reg[34][29]
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.100     9.503 r  Inst_RN/Unidade_Control/Q[29]_i_1__1/O
                         net (fo=1, routed)           0.000     9.503    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[29]
    SLICE_X12Y82         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.550ns (47.894%)  route 4.950ns (52.106%))
  Logic Levels:           5  (DSP48E1=2 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE                         0.000     0.000 r  Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  Inst_RN/Unidade_Control/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=22, routed)          0.784     1.125    Inst_RN/Unidade_Control/estado_actual[1]
    SLICE_X29Y85         LUT4 (Prop_lut4_I3_O)        0.097     1.222 r  Inst_RN/Unidade_Control/multOp_i_5/O
                         net (fo=10, routed)          1.837     3.060    Inst_RN/Neurona_Ud_O_9/Inst_Multiplicador/B[3]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[3]_P[25])
                                                      2.690     5.750 r  Inst_RN/Neurona_Ud_O_9/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.349     7.099    Inst_RN/Neurona_Ud_O_9/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.325     8.424 r  Inst_RN/Neurona_Ud_O_9/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[5]
                         net (fo=1, routed)           0.979     9.403    Inst_RN/Unidade_Control/Q_reg[34]_7[5]
    SLICE_X12Y66         LUT4 (Prop_lut4_I3_O)        0.097     9.500 r  Inst_RN/Unidade_Control/Q[5]_i_1__9/O
                         net (fo=1, routed)           0.000     9.500    Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/D[5]
    SLICE_X12Y66         FDCE                                         r  Inst_RN/Neurona_Ud_O_9/Inst_Rexistro/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 6.091ns (64.142%)  route 3.405ns (35.858%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[10])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.840     9.399    Inst_RN/Unidade_Control/Q_reg[34][10]
    SLICE_X14Y83         LUT4 (Prop_lut4_I3_O)        0.097     9.496 r  Inst_RN/Unidade_Control/Q[10]_i_1__1/O
                         net (fo=1, routed)           0.000     9.496    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[10]
    SLICE_X14Y83         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_8/Inst_Rexistro/Q_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 6.094ns (64.297%)  route 3.384ns (35.703%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_8/Inst_Multiplicador/douta[16]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_8/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.151     6.870    Inst_RN/Neurona_Ud_O_8/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[47]_P[34])
                                                      1.325     8.195 r  Inst_RN/Neurona_Ud_O_8/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           1.183     9.378    Inst_RN/Unidade_Control/Q_reg[34]_6[34]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.100     9.478 r  Inst_RN/Unidade_Control/Q[34]_i_1__6/O
                         net (fo=1, routed)           0.000     9.478    Inst_RN/Neurona_Ud_O_8/Inst_Rexistro/D[34]
    SLICE_X34Y70         FDCE                                         r  Inst_RN/Neurona_Ud_O_8/Inst_Rexistro/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 6.091ns (64.267%)  route 3.387ns (35.733%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[13])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[13]
                         net (fo=1, routed)           0.822     9.381    Inst_RN/Unidade_Control/Q_reg[34][13]
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.097     9.478 r  Inst_RN/Unidade_Control/Q[13]_i_1__1/O
                         net (fo=1, routed)           0.000     9.478    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[13]
    SLICE_X11Y83         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 6.091ns (64.281%)  route 3.385ns (35.720%))
  Logic Levels:           4  (DSP48E1=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1                     0.000     0.000 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.846     1.846 r  Inst_RN/ROM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=14, routed)          1.050     2.896    Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/douta[16]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[17]_P[25])
                                                      2.823     5.719 r  Inst_RN/Neurona_Ud_O_1/Inst_Multiplicador/multOp/P[25]
                         net (fo=23, routed)          1.515     7.234    Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[25]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[36]_P[18])
                                                      1.325     8.559 r  Inst_RN/Neurona_Ud_O_1/Inst_Sumador/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[18]
                         net (fo=1, routed)           0.820     9.379    Inst_RN/Unidade_Control/Q_reg[34][18]
    SLICE_X11Y82         LUT4 (Prop_lut4_I3_O)        0.097     9.476 r  Inst_RN/Unidade_Control/Q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     9.476    Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/D[18]
    SLICE_X11Y82         FDCE                                         r  Inst_RN/Neurona_Ud_O_1/Inst_Rexistro/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.141ns (62.567%)  route 0.084ns (37.433%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[0]/C
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[0]/Q
                         net (fo=1, routed)           0.084     0.225    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/D[0]
    SLICE_X29Y86         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.818%)  route 0.124ns (49.182%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[4]/C
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[4]/Q
                         net (fo=2, routed)           0.124     0.252    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/D[4]
    SLICE_X29Y86         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.776%)  route 0.129ns (50.224%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/C
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/Q
                         net (fo=2, routed)           0.129     0.257    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/D[5]
    SLICE_X29Y86         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rexisto_saida_UART/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.744%)  route 0.129ns (50.256%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/C
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/Q
                         net (fo=2, routed)           0.129     0.257    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Q[5]
    SLICE_X28Y86         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.550%)  route 0.116ns (41.450%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[6]/C
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[6]/Q
                         net (fo=2, routed)           0.116     0.280    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Q[6]
    SLICE_X28Y86         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Rex_desprazamento/Saida_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.184%)  route 0.095ns (33.816%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count_reg[4]/C
    SLICE_X31Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count_reg[4]/Q
                         net (fo=5, routed)           0.095     0.236    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count[4]
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count[5]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Cont_ciclos/Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.534%)  route 0.134ns (47.466%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=14, routed)          0.134     0.282    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Q[0]
    SLICE_X30Y88         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.534%)  route 0.134ns (47.466%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=14, routed)          0.134     0.282    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Q[0]
    SLICE_X30Y88         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.534%)  route 0.134ns (47.466%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE                         0.000     0.000 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/C
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Control/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=14, routed)          0.134     0.282    Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Q[0]
    SLICE_X30Y88         FDCE                                         r  Inst_TOP_UART_Recepcion/Inst_UART_recepcion_Ud_Operativa/Inst_Contador/Contador_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Comprobacion_Display/Inst_Sig_a_abs/aux_D_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            Inst_Comprobacion_Display/Inst_Rex_Suma_Final/Q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.203ns (71.984%)  route 0.079ns (28.016%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         LDCE                         0.000     0.000 r  Inst_Comprobacion_Display/Inst_Sig_a_abs/aux_D_reg[16]/G
    SLICE_X13Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Inst_Comprobacion_Display/Inst_Sig_a_abs/aux_D_reg[16]/Q
                         net (fo=1, routed)           0.079     0.237    Inst_RN/Neurona_Ud_O_0/Inst_Rexistro/Q_reg[31]_0[16]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.282 r  Inst_RN/Neurona_Ud_O_0/Inst_Rexistro/Q[16]_i_1/O
                         net (fo=1, routed)           0.000     0.282    Inst_Comprobacion_Display/Inst_Rex_Suma_Final/Q_reg[31]_0[16]
    SLICE_X12Y77         FDCE                                         r  Inst_Comprobacion_Display/Inst_Rex_Suma_Final/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------





