# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/D_FF_EN_RESET.vhd" \
"../../../../project_2.srcs/sim_1/new/D_FF_testbench1.vhd" \

# Do not sort compile order
nosort
