% load "parameters.rb"

module mem_data(/*AUTOARG*/);
`include "parameters.vh"
  parameter WORDS = 2 ** DSIZE;

  /*AUTOINPUT*/
  input                     clk;
  input                     mem_we;
  // input [DSIZE-1:0]         mem_addr;
  input [DWIDTH-1:0]         mem_addr;
  input signed [DWIDTH-1:0] write_data;

  /*AUTOOUTPUT*/
  output signed [DWIDTH-1:0] read_data;

  /*AUTOWIRE*/
  wire [DWIDTH-1:0] word_addr;

  /*AUTOREG*/
  reg signed [DWIDTH-1:0] mem [WORDS-1:0];

  assign word_addr = {2'd0, mem_addr[DWIDTH-1:2]};
  assign read_data = mem[word_addr];

  always @(negedge clk)
    if(mem_we)
      mem[word_addr] <= write_data;

  integer i;
  initial
    for (i = 0; i < WORDS; i = i + 1)
      mem[i] = 0;

endmodule

