Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Projects\DIY-USB-Led-Controller\DIY-USB Led Controller.PcbDoc
Date     : 9/29/2023
Time     : 10:39:19 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad C29.6-2(171.705mm,79.908mm) on Top Layer And Via (171.704mm,78.232mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad C29.8-2(102.871mm,79.908mm) on Top Layer And Via (102.87mm,78.232mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad J9-1(14.352mm,47.34mm) on Multi-Layer And Pad J9-4(12.362mm,47.34mm) on Multi-Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.10-3(9.266mm,85.115mm) on Top Layer And Via (7.62mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q3.1-3(29.216mm,26.96mm) on Top Layer And Via (30.734mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q3.3-3(99.066mm,26.706mm) on Top Layer And Via (100.584mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q3.5-3(168.662mm,26.706mm) on Top Layer And Via (170.18mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.6-3(146.934mm,85.115mm) on Top Layer And Via (145.288mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad Q3.8-3(78.1mm,85.115mm) on Top Layer And Via (76.454mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.10-3(17.646mm,85.115mm) on Top Layer And Via (16.002mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q4.1-3(20.58mm,27.024mm) on Top Layer And Via (22.098mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q4.3-3(90.43mm,26.77mm) on Top Layer And Via (91.948mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q4.5-3(160.026mm,26.77mm) on Top Layer And Via (161.544mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.6-3(155.314mm,85.115mm) on Top Layer And Via (153.67mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad Q4.8-3(86.48mm,85.115mm) on Top Layer And Via (84.836mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.10-3(26.026mm,85.115mm) on Top Layer And Via (24.384mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q5.1-3(11.944mm,27.024mm) on Top Layer And Via (13.462mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q5.3-3(81.794mm,26.77mm) on Top Layer And Via (83.312mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q5.5-3(151.39mm,26.77mm) on Top Layer And Via (152.908mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.6-3(163.694mm,85.115mm) on Top Layer And Via (162.052mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad Q5.8-3(94.86mm,85.115mm) on Top Layer And Via (93.218mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.10-3(34.406mm,85.115mm) on Top Layer And Via (32.766mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q6.1-3(3.562mm,26.96mm) on Top Layer And Via (5.08mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q6.3-3(73.412mm,26.706mm) on Top Layer And Via (74.93mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad Q6.5-3(143.008mm,26.706mm) on Top Layer And Via (144.526mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.6-3(172.074mm,85.115mm) on Top Layer And Via (170.434mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q6.8-3(103.24mm,85.115mm) on Top Layer And Via (101.6mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U6.10-3(4.766mm,79.824mm) on Top Layer And Via (4.064mm,78.232mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U6.2-1(66.748mm,30.566mm) on Top Layer And Via (65.786mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.6-1(144.134mm,82.024mm) on Top Layer And Via (145.288mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.7-1(109.844mm,82.024mm) on Top Layer And Via (110.998mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.8-1(75.3mm,82.024mm) on Top Layer And Via (76.454mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U6.9-1(40.756mm,82.024mm) on Top Layer And Via (41.91mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U7.1-1(23.126mm,30.65mm) on Top Layer And Via (22.098mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U7.2-1(58.244mm,30.566mm) on Top Layer And Via (57.15mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.6-1(152.389mm,82.024mm) on Top Layer And Via (153.67mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.7-1(118.099mm,82.024mm) on Top Layer And Via (119.38mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.8-1(83.555mm,82.024mm) on Top Layer And Via (84.836mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U7.9-1(49.011mm,82.024mm) on Top Layer And Via (50.292mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U8.1-1(14.49mm,30.65mm) on Top Layer And Via (13.462mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U8.2-1(49.542mm,30.65mm) on Top Layer And Via (48.514mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U8.3-1(84.34mm,30.396mm) on Top Layer And Via (83.312mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad U8.4-1(119.138mm,30.396mm) on Top Layer And Via (118.11mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.6-1(160.898mm,82.024mm) on Top Layer And Via (162.052mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.7-1(126.608mm,82.024mm) on Top Layer And Via (127.762mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.8-1(92.064mm,82.024mm) on Top Layer And Via (93.218mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U8.9-1(57.52mm,82.024mm) on Top Layer And Via (58.674mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad U9.1-1(6.296mm,30.566mm) on Top Layer And Via (5.08mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad U9.2-1(41.348mm,30.566mm) on Top Layer And Via (40.132mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad U9.3-1(76.146mm,30.312mm) on Top Layer And Via (74.93mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad U9.4-1(110.944mm,30.312mm) on Top Layer And Via (109.728mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.6-1(169.407mm,82.024mm) on Top Layer And Via (170.434mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.7-1(135.117mm,82.024mm) on Top Layer And Via (136.144mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U9.8-1(100.573mm,82.024mm) on Top Layer And Via (101.6mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (100.646mm,30.566mm) on Top Overlay And Pad U6.3-1(101.546mm,30.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.044mm,30.312mm) on Top Overlay And Pad U9.4-1(110.944mm,30.312mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (110.806mm,8mm) on Top Overlay And Pad D8.4-4(113.03mm,8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (127.508mm,82.024mm) on Top Overlay And Pad U8.7-1(126.608mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (13.59mm,30.65mm) on Top Overlay And Pad U8.1-1(14.49mm,30.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (131.34mm,57.356mm) on Top Overlay And Pad U1-1(132.69mm,58.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (135.444mm,30.566mm) on Top Overlay And Pad U6.4-1(136.344mm,30.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (143.702mm,102mm) on Top Overlay And Pad D8.6-1(146.05mm,102mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (145.604mm,8mm) on Top Overlay And Pad D8.5-1(143.256mm,8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (161.738mm,30.566mm) on Top Overlay And Pad U7.5-1(162.638mm,30.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (161.798mm,82.024mm) on Top Overlay And Pad U8.6-1(160.898mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (170.307mm,82.024mm) on Top Overlay And Pad U9.6-1(169.407mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (22.226mm,30.65mm) on Top Overlay And Pad U7.1-1(23.126mm,30.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (24.13mm,82.024mm) on Top Overlay And Pad U8.10-1(23.23mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (37.941mm,56.2mm) on Top Overlay And Pad Q2-1(38.036mm,55.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (38.005mm,50.419mm) on Top Overlay And Pad Q1-1(38.1mm,49.718mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (40.448mm,30.566mm) on Top Overlay And Pad U9.2-1(41.348mm,30.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (41.656mm,82.024mm) on Top Overlay And Pad U6.9-1(40.756mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (49.911mm,82.024mm) on Top Overlay And Pad U7.9-1(49.011mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (57.344mm,30.566mm) on Top Overlay And Pad U7.2-1(58.244mm,30.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (6.034mm,102mm) on Top Overlay And Pad D8.10-1(8.382mm,102mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (7.366mm,82.024mm) on Top Overlay And Pad U6.10-1(6.466mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (75.246mm,30.312mm) on Top Overlay And Pad U9.3-1(76.146mm,30.312mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (76.008mm,8mm) on Top Overlay And Pad D8.3-4(78.232mm,8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.2mm,82.024mm) on Top Overlay And Pad U6.8-1(75.3mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (84.455mm,82.024mm) on Top Overlay And Pad U7.8-1(83.555mm,82.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C11-1(92.202mm,65.786mm) on Top Layer And Track (91.313mm,64.861mm)(91.313mm,66.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(92.202mm,65.786mm) on Top Layer And Track (91.313mm,64.861mm)(95.123mm,64.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(92.202mm,65.786mm) on Top Layer And Track (91.313mm,66.711mm)(95.123mm,66.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(94.234mm,65.786mm) on Top Layer And Track (91.313mm,64.861mm)(95.123mm,64.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(94.234mm,65.786mm) on Top Layer And Track (91.313mm,66.711mm)(95.123mm,66.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C11-2(94.234mm,65.786mm) on Top Layer And Track (95.123mm,64.861mm)(95.123mm,66.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(97.79mm,75.692mm) on Top Layer And Track (96.901mm,74.767mm)(100.711mm,74.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C12-2(97.79mm,75.692mm) on Top Layer And Track (96.901mm,74.767mm)(96.901mm,76.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(97.79mm,75.692mm) on Top Layer And Track (96.901mm,76.617mm)(100.711mm,76.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C13-1(94.786mm,53.804mm) on Top Layer And Track (93.503mm,53.779mm)(94.811mm,55.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(94.786mm,53.804mm) on Top Layer And Track (93.503mm,53.779mm)(96.197mm,51.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(94.786mm,53.804mm) on Top Layer And Track (94.811mm,55.087mm)(97.505mm,52.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(91.904mm,39.834mm) on Top Layer And Track (89.185mm,38.423mm)(91.879mm,41.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(91.904mm,39.834mm) on Top Layer And Track (90.493mm,37.115mm)(93.187mm,39.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C14-1(91.904mm,39.834mm) on Top Layer And Track (91.879mm,41.117mm)(93.187mm,39.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C14-2(90.468mm,38.398mm) on Top Layer And Track (89.185mm,38.423mm)(90.493mm,37.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(90.468mm,38.398mm) on Top Layer And Track (89.185mm,38.423mm)(91.879mm,41.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(90.468mm,38.398mm) on Top Layer And Track (90.493mm,37.115mm)(93.187mm,39.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C15-1(72.942mm,58.718mm) on Top Layer And Track (71.659mm,58.743mm)(72.967mm,57.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(72.942mm,58.718mm) on Top Layer And Track (71.659mm,58.743mm)(74.353mm,61.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(72.942mm,58.718mm) on Top Layer And Track (72.967mm,57.435mm)(75.661mm,60.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(74.378mm,60.154mm) on Top Layer And Track (71.659mm,58.743mm)(74.353mm,61.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(74.378mm,60.154mm) on Top Layer And Track (72.967mm,57.435mm)(75.661mm,60.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C15-2(74.378mm,60.154mm) on Top Layer And Track (74.353mm,61.437mm)(75.661mm,60.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(76.156mm,44.748mm) on Top Layer And Track (73.437mm,46.159mm)(76.131mm,43.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(76.156mm,44.748mm) on Top Layer And Track (74.745mm,47.467mm)(77.439mm,44.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C17-1(76.156mm,44.748mm) on Top Layer And Track (76.131mm,43.465mm)(77.439mm,44.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C18-2(88.944mm,39.922mm) on Top Layer And Track (87.661mm,39.947mm)(88.969mm,38.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(88.944mm,39.922mm) on Top Layer And Track (87.661mm,39.947mm)(90.355mm,42.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(88.944mm,39.922mm) on Top Layer And Track (88.969mm,38.639mm)(91.663mm,41.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(28.702mm,56.896mm) on Top Layer And Track (27.777mm,53.975mm)(27.777mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C22-1(28.702mm,56.896mm) on Top Layer And Track (27.777mm,57.785mm)(29.627mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(28.702mm,56.896mm) on Top Layer And Track (29.627mm,53.975mm)(29.627mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(28.702mm,54.864mm) on Top Layer And Track (27.777mm,53.975mm)(27.777mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C22-2(28.702mm,54.864mm) on Top Layer And Track (27.777mm,53.975mm)(29.627mm,53.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(28.702mm,54.864mm) on Top Layer And Track (29.627mm,53.975mm)(29.627mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C25-2(17.907mm,57.175mm) on Top Layer And Track (17.018mm,56.25mm)(17.018mm,58.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(17.907mm,57.175mm) on Top Layer And Track (17.018mm,56.25mm)(20.828mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(17.907mm,57.175mm) on Top Layer And Track (17.018mm,58.1mm)(20.828mm,58.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.10-2(8.891mm,79.908mm) on Top Layer And Track (7.966mm,79.019mm)(7.966mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.10-2(8.891mm,79.908mm) on Top Layer And Track (7.966mm,79.019mm)(9.816mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.10-2(8.891mm,79.908mm) on Top Layer And Track (9.816mm,79.019mm)(9.816mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-2(29.21mm,32.766mm) on Top Layer And Track (28.285mm,29.845mm)(28.285mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.1-2(29.21mm,32.766mm) on Top Layer And Track (28.285mm,33.655mm)(30.135mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.1-2(29.21mm,32.766mm) on Top Layer And Track (30.135mm,29.845mm)(30.135mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.6-1(146.559mm,81.94mm) on Top Layer And Track (145.634mm,79.019mm)(145.634mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.6-1(146.559mm,81.94mm) on Top Layer And Track (145.634mm,82.829mm)(147.484mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.6-1(146.559mm,81.94mm) on Top Layer And Track (147.484mm,79.019mm)(147.484mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.7-1(112.269mm,81.94mm) on Top Layer And Track (111.344mm,79.019mm)(111.344mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.7-1(112.269mm,81.94mm) on Top Layer And Track (111.344mm,82.829mm)(113.194mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.7-1(112.269mm,81.94mm) on Top Layer And Track (113.194mm,79.019mm)(113.194mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.8-2(77.725mm,79.908mm) on Top Layer And Track (76.8mm,79.019mm)(76.8mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.8-2(77.725mm,79.908mm) on Top Layer And Track (76.8mm,79.019mm)(78.65mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.8-2(77.725mm,79.908mm) on Top Layer And Track (78.65mm,79.019mm)(78.65mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.9-1(43.181mm,81.94mm) on Top Layer And Track (42.256mm,79.019mm)(42.256mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C26.9-1(43.181mm,81.94mm) on Top Layer And Track (42.256mm,82.829mm)(44.106mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26.9-1(43.181mm,81.94mm) on Top Layer And Track (44.106mm,79.019mm)(44.106mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.3-2(90.424mm,32.512mm) on Top Layer And Track (89.499mm,29.591mm)(89.499mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.3-2(90.424mm,32.512mm) on Top Layer And Track (89.499mm,33.401mm)(91.349mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.3-2(90.424mm,32.512mm) on Top Layer And Track (91.349mm,29.591mm)(91.349mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.4-2(125.222mm,32.512mm) on Top Layer And Track (124.297mm,29.591mm)(124.297mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.4-2(125.222mm,32.512mm) on Top Layer And Track (124.297mm,33.401mm)(126.147mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.4-2(125.222mm,32.512mm) on Top Layer And Track (126.147mm,29.591mm)(126.147mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.5-1(160.02mm,30.48mm) on Top Layer And Track (159.095mm,29.591mm)(159.095mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.5-1(160.02mm,30.48mm) on Top Layer And Track (159.095mm,29.591mm)(160.945mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.5-1(160.02mm,30.48mm) on Top Layer And Track (160.945mm,29.591mm)(160.945mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.5-2(160.02mm,32.512mm) on Top Layer And Track (159.095mm,29.591mm)(159.095mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.5-2(160.02mm,32.512mm) on Top Layer And Track (159.095mm,33.401mm)(160.945mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.5-2(160.02mm,32.512mm) on Top Layer And Track (160.945mm,29.591mm)(160.945mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-2(154.941mm,79.908mm) on Top Layer And Track (154.016mm,79.019mm)(154.016mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C27.6-2(154.941mm,79.908mm) on Top Layer And Track (154.016mm,79.019mm)(155.866mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27.6-2(154.941mm,79.908mm) on Top Layer And Track (155.866mm,79.019mm)(155.866mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-1(25.655mm,81.94mm) on Top Layer And Track (24.73mm,79.019mm)(24.73mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.10-1(25.655mm,81.94mm) on Top Layer And Track (24.73mm,82.829mm)(26.58mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-1(25.655mm,81.94mm) on Top Layer And Track (26.58mm,79.019mm)(26.58mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-2(25.655mm,79.908mm) on Top Layer And Track (24.73mm,79.019mm)(24.73mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.10-2(25.655mm,79.908mm) on Top Layer And Track (24.73mm,79.019mm)(26.58mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.10-2(25.655mm,79.908mm) on Top Layer And Track (26.58mm,79.019mm)(26.58mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-1(46.99mm,30.988mm) on Top Layer And Track (46.065mm,30.099mm)(46.065mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.2-1(46.99mm,30.988mm) on Top Layer And Track (46.065mm,30.099mm)(47.915mm,30.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-1(46.99mm,30.988mm) on Top Layer And Track (47.915mm,30.099mm)(47.915mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-2(46.99mm,33.02mm) on Top Layer And Track (46.065mm,30.099mm)(46.065mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.2-2(46.99mm,33.02mm) on Top Layer And Track (46.065mm,33.909mm)(47.915mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.2-2(46.99mm,33.02mm) on Top Layer And Track (47.915mm,30.099mm)(47.915mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.3-1(81.788mm,30.734mm) on Top Layer And Track (80.863mm,29.845mm)(80.863mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.3-1(81.788mm,30.734mm) on Top Layer And Track (80.863mm,29.845mm)(82.713mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.3-1(81.788mm,30.734mm) on Top Layer And Track (82.713mm,29.845mm)(82.713mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-2(94.489mm,79.908mm) on Top Layer And Track (93.564mm,79.019mm)(93.564mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.8-2(94.489mm,79.908mm) on Top Layer And Track (93.564mm,79.019mm)(95.414mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.8-2(94.489mm,79.908mm) on Top Layer And Track (95.414mm,79.019mm)(95.414mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.9-2(59.945mm,79.908mm) on Top Layer And Track (59.02mm,79.019mm)(59.02mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C28.9-2(59.945mm,79.908mm) on Top Layer And Track (59.02mm,79.019mm)(60.87mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28.9-2(59.945mm,79.908mm) on Top Layer And Track (60.87mm,79.019mm)(60.87mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.5-1(143.002mm,30.48mm) on Top Layer And Track (142.077mm,29.591mm)(142.077mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.5-1(143.002mm,30.48mm) on Top Layer And Track (142.077mm,29.591mm)(143.927mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.5-1(143.002mm,30.48mm) on Top Layer And Track (143.927mm,29.591mm)(143.927mm,33.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.7-1(137.415mm,81.94mm) on Top Layer And Track (136.49mm,79.019mm)(136.49mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.7-1(137.415mm,81.94mm) on Top Layer And Track (136.49mm,82.829mm)(138.34mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.7-1(137.415mm,81.94mm) on Top Layer And Track (138.34mm,79.019mm)(138.34mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.7-2(137.415mm,79.908mm) on Top Layer And Track (136.49mm,79.019mm)(136.49mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.7-2(137.415mm,79.908mm) on Top Layer And Track (136.49mm,79.019mm)(138.34mm,79.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.7-2(137.415mm,79.908mm) on Top Layer And Track (138.34mm,79.019mm)(138.34mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.8-1(102.871mm,81.94mm) on Top Layer And Track (101.946mm,79.019mm)(101.946mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C29.8-1(102.871mm,81.94mm) on Top Layer And Track (101.946mm,82.829mm)(103.796mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29.8-1(102.871mm,81.94mm) on Top Layer And Track (103.796mm,79.019mm)(103.796mm,82.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(140.716mm,58.674mm) on Top Layer And Track (139.791mm,57.785mm)(139.791mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C3-1(140.716mm,58.674mm) on Top Layer And Track (139.791mm,57.785mm)(141.641mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(140.716mm,58.674mm) on Top Layer And Track (141.641mm,57.785mm)(141.641mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(159.537mm,45.062mm) on Top Layer And Track (158.612mm,42.141mm)(158.612mm,45.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C6-1(159.537mm,45.062mm) on Top Layer And Track (158.612mm,45.951mm)(160.462mm,45.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(159.537mm,45.062mm) on Top Layer And Track (160.462mm,42.141mm)(160.462mm,45.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(159.537mm,47.602mm) on Top Layer And Track (158.612mm,46.713mm)(158.612mm,50.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C7-1(159.537mm,47.602mm) on Top Layer And Track (158.612mm,46.713mm)(160.462mm,46.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(159.537mm,47.602mm) on Top Layer And Track (160.462mm,46.713mm)(160.462mm,50.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(159.537mm,49.634mm) on Top Layer And Track (158.612mm,46.713mm)(158.612mm,50.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad C7-2(159.537mm,49.634mm) on Top Layer And Track (158.612mm,50.523mm)(160.462mm,50.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(159.537mm,49.634mm) on Top Layer And Track (160.462mm,46.713mm)(160.462mm,50.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D3-1(115.316mm,58.001mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-1(115.316mm,58.001mm) on Top Layer And Track (114.554mm,57.277mm)(114.554mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D3-1(115.316mm,58.001mm) on Top Layer And Track (114.554mm,57.277mm)(116.078mm,57.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-1(115.316mm,58.001mm) on Top Layer And Track (116.078mm,57.277mm)(116.078mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-2(115.316mm,59.855mm) on Top Layer And Track (114.554mm,57.277mm)(114.554mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D3-2(115.316mm,59.855mm) on Top Layer And Track (114.554mm,60.579mm)(116.078mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D3-2(115.316mm,59.855mm) on Top Layer And Track (116.078mm,57.277mm)(116.078mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D5-1(42.418mm,48.276mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-1(42.418mm,48.276mm) on Top Layer And Track (41.656mm,47.552mm)(41.656mm,50.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D5-1(42.418mm,48.276mm) on Top Layer And Track (41.656mm,47.552mm)(43.18mm,47.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-1(42.418mm,48.276mm) on Top Layer And Track (43.18mm,47.552mm)(43.18mm,50.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-2(42.418mm,50.13mm) on Top Layer And Track (41.656mm,47.552mm)(41.656mm,50.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D5-2(42.418mm,50.13mm) on Top Layer And Track (41.656mm,50.854mm)(43.18mm,50.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D5-2(42.418mm,50.13mm) on Top Layer And Track (43.18mm,47.552mm)(43.18mm,50.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad D6-1(42.418mm,54.334mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-1(42.418mm,54.334mm) on Top Layer And Track (41.656mm,53.61mm)(41.656mm,56.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D6-1(42.418mm,54.334mm) on Top Layer And Track (41.656mm,53.61mm)(43.18mm,53.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D6-1(42.418mm,54.334mm) on Top Layer And Track (43.18mm,53.61mm)(43.18mm,56.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D7-2(38.432mm,44.45mm) on Top Layer And Track (37.338mm,43.561mm)(37.338mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(138.684mm,63.5mm) on Top Layer And Track (137.834mm,62.575mm)(137.834mm,64.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(138.684mm,63.5mm) on Top Layer And Track (137.834mm,62.575mm)(141.434mm,62.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad F1-2(138.684mm,63.5mm) on Top Layer And Track (137.834mm,64.425mm)(141.434mm,64.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad J5-1(81.28mm,64.262mm) on Multi-Layer And Track (82.085mm,63.002mm)(82.55mm,63.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad Q3.4-1(136.144mm,20.256mm) on Top Layer And Text "R12.4" (138.756mm,12.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Q3.5-1(170.942mm,20.256mm) on Top Layer And Text "R12.5" (173.554mm,12.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q3.7-1(110.364mm,91.565mm) on Top Layer And Text "Q3.7" (107.418mm,95.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q4.4-1(127.508mm,20.32mm) on Top Layer And Text "Q4.4" (125.213mm,15.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q4.5-1(162.306mm,20.32mm) on Top Layer And Text "Q4.5" (160.011mm,15.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Q4.9-3(51.936mm,85.115mm) on Top Layer And Text "C27.9" (52.89mm,84.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(40.259mm,52.34mm) on Top Layer And Track (39.111mm,53.049mm)(39.911mm,53.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R10-2(40.259mm,52.34mm) on Top Layer And Track (39.37mm,51.415mm)(39.37mm,53.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(40.259mm,52.34mm) on Top Layer And Track (39.37mm,51.415mm)(43.18mm,51.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(40.259mm,52.34mm) on Top Layer And Track (39.37mm,53.265mm)(43.18mm,53.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(40.259mm,52.34mm) on Top Layer And Track (39.911mm,53.049mm)(39.911mm,53.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(135.636mm,61.468mm) on Top Layer And Track (134.711mm,60.579mm)(134.711mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-1(135.636mm,61.468mm) on Top Layer And Track (134.711mm,60.579mm)(136.561mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(135.636mm,61.468mm) on Top Layer And Track (136.561mm,60.579mm)(136.561mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(135.636mm,63.5mm) on Top Layer And Track (134.711mm,60.579mm)(134.711mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-2(135.636mm,63.5mm) on Top Layer And Track (134.711mm,64.389mm)(136.561mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(135.636mm,63.5mm) on Top Layer And Track (136.561mm,60.579mm)(136.561mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.10-1(10.668mm,97.536mm) on Top Layer And Track (11.557mm,96.611mm)(11.557mm,98.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.10-1(10.668mm,97.536mm) on Top Layer And Track (7.747mm,96.611mm)(11.557mm,96.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.10-1(10.668mm,97.536mm) on Top Layer And Track (7.747mm,98.461mm)(11.557mm,98.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-1(136.144mm,13.746mm) on Top Layer And Track (133.223mm,12.821mm)(137.033mm,12.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-1(136.144mm,13.746mm) on Top Layer And Track (133.223mm,14.671mm)(137.033mm,14.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.4-1(136.144mm,13.746mm) on Top Layer And Track (137.033mm,12.821mm)(137.033mm,14.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.4-2(134.112mm,13.746mm) on Top Layer And Track (133.223mm,12.821mm)(133.223mm,14.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-2(134.112mm,13.746mm) on Top Layer And Track (133.223mm,12.821mm)(137.033mm,12.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.4-2(134.112mm,13.746mm) on Top Layer And Track (133.223mm,14.671mm)(137.033mm,14.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.7-2(111.76mm,97.79mm) on Top Layer And Track (110.871mm,96.865mm)(110.871mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.7-2(111.76mm,97.79mm) on Top Layer And Track (110.871mm,96.865mm)(114.681mm,96.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.7-2(111.76mm,97.79mm) on Top Layer And Track (110.871mm,98.715mm)(114.681mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.8-2(77.216mm,97.79mm) on Top Layer And Track (76.327mm,96.865mm)(76.327mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.8-2(77.216mm,97.79mm) on Top Layer And Track (76.327mm,96.865mm)(80.137mm,96.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.8-2(77.216mm,97.79mm) on Top Layer And Track (76.327mm,98.715mm)(80.137mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12.9-2(42.672mm,97.79mm) on Top Layer And Track (41.783mm,96.865mm)(41.783mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.9-2(42.672mm,97.79mm) on Top Layer And Track (41.783mm,96.865mm)(45.593mm,96.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.9-2(42.672mm,97.79mm) on Top Layer And Track (41.783mm,98.715mm)(45.593mm,98.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.10-1(18.796mm,97.282mm) on Top Layer And Track (15.875mm,96.357mm)(19.685mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.10-1(18.796mm,97.282mm) on Top Layer And Track (15.875mm,98.207mm)(19.685mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.10-1(18.796mm,97.282mm) on Top Layer And Track (19.685mm,96.357mm)(19.685mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad R13.10-2(16.764mm,97.282mm) on Top Layer And Text "Q4.10" (11.614mm,95.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.10-2(16.764mm,97.282mm) on Top Layer And Track (15.875mm,96.357mm)(15.875mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.10-2(16.764mm,97.282mm) on Top Layer And Track (15.875mm,96.357mm)(19.685mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.10-2(16.764mm,97.282mm) on Top Layer And Track (15.875mm,98.207mm)(19.685mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-1(94.234mm,13.97mm) on Top Layer And Track (91.313mm,13.045mm)(95.123mm,13.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-1(94.234mm,13.97mm) on Top Layer And Track (91.313mm,14.895mm)(95.123mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.3-1(94.234mm,13.97mm) on Top Layer And Track (95.123mm,13.045mm)(95.123mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.3-2(92.202mm,13.97mm) on Top Layer And Track (91.313mm,13.045mm)(91.313mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-2(92.202mm,13.97mm) on Top Layer And Track (91.313mm,13.045mm)(95.123mm,13.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-2(92.202mm,13.97mm) on Top Layer And Track (91.313mm,14.895mm)(95.123mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.4-1(129.286mm,13.716mm) on Top Layer And Track (126.365mm,12.791mm)(130.175mm,12.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.4-1(129.286mm,13.716mm) on Top Layer And Track (126.365mm,14.641mm)(130.175mm,14.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.4-1(129.286mm,13.716mm) on Top Layer And Track (130.175mm,12.791mm)(130.175mm,14.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.6-2(156.21mm,97.282mm) on Top Layer And Track (155.321mm,96.357mm)(155.321mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.6-2(156.21mm,97.282mm) on Top Layer And Track (155.321mm,96.357mm)(159.131mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.6-2(156.21mm,97.282mm) on Top Layer And Track (155.321mm,98.207mm)(159.131mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.7-1(123.952mm,97.282mm) on Top Layer And Track (121.031mm,96.357mm)(124.841mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.7-1(123.952mm,97.282mm) on Top Layer And Track (121.031mm,98.207mm)(124.841mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.7-1(123.952mm,97.282mm) on Top Layer And Track (124.841mm,96.357mm)(124.841mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.7-2(121.92mm,97.282mm) on Top Layer And Track (121.031mm,96.357mm)(121.031mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.7-2(121.92mm,97.282mm) on Top Layer And Track (121.031mm,96.357mm)(124.841mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.7-2(121.92mm,97.282mm) on Top Layer And Track (121.031mm,98.207mm)(124.841mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.8-1(89.662mm,97.282mm) on Top Layer And Track (86.741mm,96.357mm)(90.551mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.8-1(89.662mm,97.282mm) on Top Layer And Track (86.741mm,98.207mm)(90.551mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.8-1(89.662mm,97.282mm) on Top Layer And Track (90.551mm,96.357mm)(90.551mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.8-2(87.63mm,97.282mm) on Top Layer And Track (86.741mm,96.357mm)(86.741mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.8-2(87.63mm,97.282mm) on Top Layer And Track (86.741mm,96.357mm)(90.551mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.8-2(87.63mm,97.282mm) on Top Layer And Track (86.741mm,98.207mm)(90.551mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.9-1(54.61mm,97.282mm) on Top Layer And Track (51.689mm,96.357mm)(55.499mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.9-1(54.61mm,97.282mm) on Top Layer And Track (51.689mm,98.207mm)(55.499mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.9-1(54.61mm,97.282mm) on Top Layer And Track (55.499mm,96.357mm)(55.499mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R13.9-2(52.578mm,97.282mm) on Top Layer And Track (51.689mm,96.357mm)(51.689mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.9-2(52.578mm,97.282mm) on Top Layer And Track (51.689mm,96.357mm)(55.499mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.9-2(52.578mm,97.282mm) on Top Layer And Track (51.689mm,98.207mm)(55.499mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.10-1(28.448mm,97.282mm) on Top Layer And Track (25.527mm,96.357mm)(29.337mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.10-1(28.448mm,97.282mm) on Top Layer And Track (25.527mm,98.207mm)(29.337mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.10-1(28.448mm,97.282mm) on Top Layer And Track (29.337mm,96.357mm)(29.337mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.10-2(26.416mm,97.282mm) on Top Layer And Track (25.527mm,96.357mm)(25.527mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.10-2(26.416mm,97.282mm) on Top Layer And Track (25.527mm,96.357mm)(29.337mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.10-2(26.416mm,97.282mm) on Top Layer And Track (25.527mm,98.207mm)(29.337mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.2-1(52.324mm,14mm) on Top Layer And Track (49.403mm,13.075mm)(53.213mm,13.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.2-1(52.324mm,14mm) on Top Layer And Track (49.403mm,14.925mm)(53.213mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.2-1(52.324mm,14mm) on Top Layer And Track (53.213mm,13.075mm)(53.213mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.2-2(50.292mm,14mm) on Top Layer And Track (49.403mm,13.075mm)(49.403mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.2-2(50.292mm,14mm) on Top Layer And Track (49.403mm,13.075mm)(53.213mm,13.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.2-2(50.292mm,14mm) on Top Layer And Track (49.403mm,14.925mm)(53.213mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-1(87.122mm,14mm) on Top Layer And Track (84.201mm,13.075mm)(88.011mm,13.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-1(87.122mm,14mm) on Top Layer And Track (84.201mm,14.925mm)(88.011mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.3-1(87.122mm,14mm) on Top Layer And Track (88.011mm,13.075mm)(88.011mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.3-2(85.09mm,14mm) on Top Layer And Track (84.201mm,13.075mm)(84.201mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-2(85.09mm,14mm) on Top Layer And Track (84.201mm,13.075mm)(88.011mm,13.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-2(85.09mm,14mm) on Top Layer And Track (84.201mm,14.925mm)(88.011mm,14.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.4-1(121.92mm,13.97mm) on Top Layer And Track (118.999mm,13.045mm)(122.809mm,13.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.4-1(121.92mm,13.97mm) on Top Layer And Track (118.999mm,14.895mm)(122.809mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.4-1(121.92mm,13.97mm) on Top Layer And Track (122.809mm,13.045mm)(122.809mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.4-2(119.888mm,13.97mm) on Top Layer And Track (118.999mm,13.045mm)(118.999mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.4-2(119.888mm,13.97mm) on Top Layer And Track (118.999mm,13.045mm)(122.809mm,13.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.4-2(119.888mm,13.97mm) on Top Layer And Track (118.999mm,14.895mm)(122.809mm,14.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.5-1(156.464mm,13.462mm) on Top Layer And Track (153.543mm,12.537mm)(157.353mm,12.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.5-1(156.464mm,13.462mm) on Top Layer And Track (153.543mm,14.387mm)(157.353mm,14.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.5-1(156.464mm,13.462mm) on Top Layer And Track (157.353mm,12.537mm)(157.353mm,14.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.5-2(154.432mm,13.462mm) on Top Layer And Track (153.543mm,12.537mm)(153.543mm,14.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.5-2(154.432mm,13.462mm) on Top Layer And Track (153.543mm,12.537mm)(157.353mm,12.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.5-2(154.432mm,13.462mm) on Top Layer And Track (153.543mm,14.387mm)(157.353mm,14.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.6-1(165.608mm,97.282mm) on Top Layer And Track (162.687mm,96.357mm)(166.497mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.6-1(165.608mm,97.282mm) on Top Layer And Track (162.687mm,98.207mm)(166.497mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.6-1(165.608mm,97.282mm) on Top Layer And Track (166.497mm,96.357mm)(166.497mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R14.6-2(163.576mm,97.282mm) on Top Layer And Text "Q5.6" (159.427mm,95.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.6-2(163.576mm,97.282mm) on Top Layer And Track (162.687mm,96.357mm)(162.687mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.6-2(163.576mm,97.282mm) on Top Layer And Track (162.687mm,96.357mm)(166.497mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.6-2(163.576mm,97.282mm) on Top Layer And Track (162.687mm,98.207mm)(166.497mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.7-1(131.318mm,97.282mm) on Top Layer And Track (128.397mm,96.357mm)(132.207mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.7-1(131.318mm,97.282mm) on Top Layer And Track (128.397mm,98.207mm)(132.207mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.7-1(131.318mm,97.282mm) on Top Layer And Track (132.207mm,96.357mm)(132.207mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad R14.7-2(129.286mm,97.282mm) on Top Layer And Text "Q5.7" (125.137mm,95.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.7-2(129.286mm,97.282mm) on Top Layer And Track (128.397mm,96.357mm)(128.397mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.7-2(129.286mm,97.282mm) on Top Layer And Track (128.397mm,96.357mm)(132.207mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.7-2(129.286mm,97.282mm) on Top Layer And Track (128.397mm,98.207mm)(132.207mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.8-1(97.028mm,97.282mm) on Top Layer And Track (94.107mm,96.357mm)(97.917mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.8-1(97.028mm,97.282mm) on Top Layer And Track (94.107mm,98.207mm)(97.917mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.8-1(97.028mm,97.282mm) on Top Layer And Track (97.917mm,96.357mm)(97.917mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.8-2(94.996mm,97.282mm) on Top Layer And Track (94.107mm,96.357mm)(94.107mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.8-2(94.996mm,97.282mm) on Top Layer And Track (94.107mm,96.357mm)(97.917mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.8-2(94.996mm,97.282mm) on Top Layer And Track (94.107mm,98.207mm)(97.917mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.9-1(62.484mm,97.282mm) on Top Layer And Track (59.563mm,96.357mm)(63.373mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.9-1(62.484mm,97.282mm) on Top Layer And Track (59.563mm,98.207mm)(63.373mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.9-1(62.484mm,97.282mm) on Top Layer And Track (63.373mm,96.357mm)(63.373mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14.9-2(60.452mm,97.282mm) on Top Layer And Track (59.563mm,96.357mm)(59.563mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.9-2(60.452mm,97.282mm) on Top Layer And Track (59.563mm,96.357mm)(63.373mm,96.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.9-2(60.452mm,97.282mm) on Top Layer And Track (59.563mm,98.207mm)(63.373mm,98.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(115.316mm,61.976mm) on Top Layer And Track (114.391mm,61.087mm)(114.391mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-1(115.316mm,61.976mm) on Top Layer And Track (114.391mm,61.087mm)(116.241mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(115.316mm,61.976mm) on Top Layer And Track (116.241mm,61.087mm)(116.241mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(115.316mm,64.008mm) on Top Layer And Track (114.391mm,61.087mm)(114.391mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-2(115.316mm,64.008mm) on Top Layer And Track (114.391mm,64.897mm)(116.241mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(115.316mm,64.008mm) on Top Layer And Track (116.241mm,61.087mm)(116.241mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(49.098mm,63.373mm) on Top Layer And Track (48.173mm,62.484mm)(48.173mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-2(49.098mm,63.373mm) on Top Layer And Track (48.173mm,62.484mm)(50.023mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(49.098mm,63.373mm) on Top Layer And Track (50.023mm,62.484mm)(50.023mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(49.098mm,67.691mm) on Top Layer And Track (48.173mm,66.802mm)(48.173mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R7-1(49.098mm,67.691mm) on Top Layer And Track (48.173mm,66.802mm)(50.023mm,66.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(49.098mm,67.691mm) on Top Layer And Track (50.023mm,66.802mm)(50.023mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-1(33.02mm,51.562mm) on Top Layer And Track (32.131mm,50.637mm)(32.131mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(33.02mm,51.562mm) on Top Layer And Track (32.131mm,50.637mm)(35.941mm,50.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(33.02mm,51.562mm) on Top Layer And Track (32.131mm,52.487mm)(35.941mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(35.052mm,51.562mm) on Top Layer And Track (32.131mm,50.637mm)(35.941mm,50.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(35.052mm,51.562mm) on Top Layer And Track (32.131mm,52.487mm)(35.941mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-2(35.052mm,51.562mm) on Top Layer And Track (35.941mm,50.637mm)(35.941mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-1(33.02mm,56.388mm) on Top Layer And Track (32.131mm,55.463mm)(32.131mm,57.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(33.02mm,56.388mm) on Top Layer And Track (32.131mm,55.463mm)(35.941mm,55.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(33.02mm,56.388mm) on Top Layer And Track (32.131mm,57.313mm)(35.941mm,57.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U1-1(132.69mm,58.406mm) on Top Layer And Track (131.165mm,57.356mm)(131.39mm,57.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(132.69mm,58.406mm) on Top Layer And Track (131.34mm,57.806mm)(131.39mm,57.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(132.69mm,58.406mm) on Top Layer And Track (131.39mm,57.581mm)(131.39mm,64.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-2(132.69mm,60.706mm) on Top Layer And Track (131.39mm,57.581mm)(131.39mm,64.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-3(132.69mm,63.006mm) on Top Layer And Track (131.39mm,57.581mm)(131.39mm,64.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-4(126.39mm,60.706mm) on Top Layer And Track (127.69mm,57.356mm)(127.69mm,64.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-10(22.606mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-11(23.876mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-13(26.416mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-14(27.686mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-16(30.226mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad u5-16(30.226mm,42.926mm) on Top Layer And Track (30.678mm,44.101mm)(30.678mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-5(25.146mm,48.726mm) on Top Layer And Track (20.878mm,47.551mm)(30.678mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-6(23.876mm,48.726mm) on Top Layer And Track (20.878mm,47.551mm)(30.678mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-7(22.606mm,48.726mm) on Top Layer And Track (20.878mm,47.551mm)(30.678mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad u5-8(21.336mm,48.726mm) on Top Layer And Track (20.878mm,44.101mm)(20.878mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-8(21.336mm,48.726mm) on Top Layer And Track (20.878mm,47.551mm)(30.678mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad u5-9(21.336mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(20.878mm,47.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad u5-9(21.336mm,42.926mm) on Top Layer And Track (20.878mm,44.101mm)(30.678mm,44.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.10-1(6.466mm,82.024mm) on Top Layer And Track (7.216mm,80.744mm)(7.216mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.10-2(4.766mm,82.024mm) on Top Layer And Track (4.216mm,80.744mm)(4.216mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.10-4(6.666mm,79.824mm) on Top Layer And Track (5.566mm,80.224mm)(5.866mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.10-4(6.666mm,79.824mm) on Top Layer And Track (7.216mm,80.744mm)(7.216mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-2(33.716mm,30.65mm) on Top Layer And Track (34.266mm,31.57mm)(34.266mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.1-4(31.816mm,32.85mm) on Top Layer And Track (31.266mm,31.57mm)(31.266mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.1-4(31.816mm,32.85mm) on Top Layer And Track (32.616mm,32.45mm)(32.916mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.3-1(101.546mm,30.566mm) on Top Layer And Track (100.796mm,31.486mm)(100.796mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.4-1(136.344mm,30.566mm) on Top Layer And Track (135.594mm,31.486mm)(135.594mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.4-2(138.044mm,30.566mm) on Top Layer And Track (138.594mm,31.486mm)(138.594mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.5-2(172.842mm,30.566mm) on Top Layer And Track (173.392mm,31.486mm)(173.392mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.5-3(172.842mm,32.766mm) on Top Layer And Track (171.742mm,32.366mm)(172.042mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.5-3(172.842mm,32.766mm) on Top Layer And Track (173.392mm,31.486mm)(173.392mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.5-4(170.942mm,32.766mm) on Top Layer And Track (170.392mm,31.486mm)(170.392mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.5-4(170.942mm,32.766mm) on Top Layer And Track (171.742mm,32.366mm)(172.042mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.7-2(108.144mm,82.024mm) on Top Layer And Track (107.594mm,80.744mm)(107.594mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.8-1(75.3mm,82.024mm) on Top Layer And Track (76.05mm,80.744mm)(76.05mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.8-2(73.6mm,82.024mm) on Top Layer And Track (73.05mm,80.744mm)(73.05mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.8-3(73.6mm,79.824mm) on Top Layer And Track (73.05mm,80.744mm)(73.05mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.8-3(73.6mm,79.824mm) on Top Layer And Track (74.4mm,80.224mm)(74.7mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U6.9-1(40.756mm,82.024mm) on Top Layer And Track (41.506mm,80.744mm)(41.506mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.9-3(39.056mm,79.824mm) on Top Layer And Track (38.506mm,80.744mm)(38.506mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.9-3(39.056mm,79.824mm) on Top Layer And Track (39.856mm,80.224mm)(40.156mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6.9-4(40.956mm,79.824mm) on Top Layer And Track (39.856mm,80.224mm)(40.156mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U6.9-4(40.956mm,79.824mm) on Top Layer And Track (41.506mm,80.744mm)(41.506mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.10-2(13.021mm,82.024mm) on Top Layer And Track (12.471mm,80.744mm)(12.471mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.10-3(13.021mm,79.824mm) on Top Layer And Track (12.471mm,80.744mm)(12.471mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.10-3(13.021mm,79.824mm) on Top Layer And Track (13.821mm,80.224mm)(14.121mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.10-4(14.921mm,79.824mm) on Top Layer And Track (13.821mm,80.224mm)(14.121mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.10-4(14.921mm,79.824mm) on Top Layer And Track (15.471mm,80.744mm)(15.471mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.1-1(23.126mm,30.65mm) on Top Layer And Track (22.376mm,31.57mm)(22.376mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.1-3(24.826mm,32.85mm) on Top Layer And Track (23.726mm,32.45mm)(24.026mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.1-3(24.826mm,32.85mm) on Top Layer And Track (25.376mm,31.57mm)(25.376mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.1-4(22.926mm,32.85mm) on Top Layer And Track (22.376mm,31.57mm)(22.376mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.1-4(22.926mm,32.85mm) on Top Layer And Track (23.726mm,32.45mm)(24.026mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.2-1(58.244mm,30.566mm) on Top Layer And Track (57.494mm,31.486mm)(57.494mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.2-3(59.944mm,32.766mm) on Top Layer And Track (58.844mm,32.366mm)(59.144mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.2-3(59.944mm,32.766mm) on Top Layer And Track (60.494mm,31.486mm)(60.494mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.2-4(58.044mm,32.766mm) on Top Layer And Track (57.494mm,31.486mm)(57.494mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.2-4(58.044mm,32.766mm) on Top Layer And Track (58.844mm,32.366mm)(59.144mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.5-1(162.638mm,30.566mm) on Top Layer And Track (161.888mm,31.486mm)(161.888mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.5-4(162.438mm,32.766mm) on Top Layer And Track (161.888mm,31.486mm)(161.888mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.5-4(162.438mm,32.766mm) on Top Layer And Track (163.238mm,32.366mm)(163.538mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-2(150.689mm,82.024mm) on Top Layer And Track (150.139mm,80.744mm)(150.139mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7.6-4(152.589mm,79.824mm) on Top Layer And Track (151.489mm,80.224mm)(151.789mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.6-4(152.589mm,79.824mm) on Top Layer And Track (153.139mm,80.744mm)(153.139mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.8-1(83.555mm,82.024mm) on Top Layer And Track (84.305mm,80.744mm)(84.305mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7.9-1(49.011mm,82.024mm) on Top Layer And Track (49.761mm,80.744mm)(49.761mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U7.9-2(47.311mm,82.024mm) on Top Layer And Track (46.761mm,80.744mm)(46.761mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.10-1(23.23mm,82.024mm) on Top Layer And Track (23.98mm,80.744mm)(23.98mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.10-4(23.43mm,79.824mm) on Top Layer And Track (22.33mm,80.224mm)(22.63mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.10-4(23.43mm,79.824mm) on Top Layer And Track (23.98mm,80.744mm)(23.98mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.1-1(14.49mm,30.65mm) on Top Layer And Track (13.74mm,31.57mm)(13.74mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.1-2(16.19mm,30.65mm) on Top Layer And Track (16.74mm,31.57mm)(16.74mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.1-3(16.19mm,32.85mm) on Top Layer And Track (15.09mm,32.45mm)(15.39mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.1-3(16.19mm,32.85mm) on Top Layer And Track (16.74mm,31.57mm)(16.74mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.1-4(14.29mm,32.85mm) on Top Layer And Track (13.74mm,31.57mm)(13.74mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.1-4(14.29mm,32.85mm) on Top Layer And Track (15.09mm,32.45mm)(15.39mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.2-2(51.242mm,30.65mm) on Top Layer And Track (51.792mm,31.57mm)(51.792mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.2-3(51.242mm,32.85mm) on Top Layer And Track (50.142mm,32.45mm)(50.442mm,32.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.2-3(51.242mm,32.85mm) on Top Layer And Track (51.792mm,31.57mm)(51.792mm,31.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.3-2(86.04mm,30.396mm) on Top Layer And Track (86.59mm,31.316mm)(86.59mm,31.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.3-3(86.04mm,32.596mm) on Top Layer And Track (84.94mm,32.196mm)(85.24mm,32.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.3-3(86.04mm,32.596mm) on Top Layer And Track (86.59mm,31.316mm)(86.59mm,31.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.3-4(84.14mm,32.596mm) on Top Layer And Track (83.59mm,31.316mm)(83.59mm,31.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.3-4(84.14mm,32.596mm) on Top Layer And Track (84.94mm,32.196mm)(85.24mm,32.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.4-4(118.938mm,32.596mm) on Top Layer And Track (118.388mm,31.316mm)(118.388mm,31.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.4-4(118.938mm,32.596mm) on Top Layer And Track (119.738mm,32.196mm)(120.038mm,32.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.6-1(160.898mm,82.024mm) on Top Layer And Track (161.648mm,80.744mm)(161.648mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.6-3(159.198mm,79.824mm) on Top Layer And Track (158.648mm,80.744mm)(158.648mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.6-3(159.198mm,79.824mm) on Top Layer And Track (159.998mm,80.224mm)(160.298mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.6-4(161.098mm,79.824mm) on Top Layer And Track (159.998mm,80.224mm)(160.298mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.6-4(161.098mm,79.824mm) on Top Layer And Track (161.648mm,80.744mm)(161.648mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U8.7-1(126.608mm,82.024mm) on Top Layer And Track (127.358mm,80.744mm)(127.358mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.7-3(124.908mm,79.824mm) on Top Layer And Track (124.358mm,80.744mm)(124.358mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.7-3(124.908mm,79.824mm) on Top Layer And Track (125.708mm,80.224mm)(126.008mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8.7-4(126.808mm,79.824mm) on Top Layer And Track (125.708mm,80.224mm)(126.008mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U8.7-4(126.808mm,79.824mm) on Top Layer And Track (127.358mm,80.744mm)(127.358mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.1-3(7.996mm,32.766mm) on Top Layer And Track (6.896mm,32.366mm)(7.196mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.1-3(7.996mm,32.766mm) on Top Layer And Track (8.546mm,31.486mm)(8.546mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.2-1(41.348mm,30.566mm) on Top Layer And Track (40.598mm,31.486mm)(40.598mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.2-2(43.048mm,30.566mm) on Top Layer And Track (43.598mm,31.486mm)(43.598mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.2-3(43.048mm,32.766mm) on Top Layer And Track (41.948mm,32.366mm)(42.248mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.2-3(43.048mm,32.766mm) on Top Layer And Track (43.598mm,31.486mm)(43.598mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.2-4(41.148mm,32.766mm) on Top Layer And Track (40.598mm,31.486mm)(40.598mm,31.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.2-4(41.148mm,32.766mm) on Top Layer And Track (41.948mm,32.366mm)(42.248mm,32.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.3-1(76.146mm,30.312mm) on Top Layer And Track (75.396mm,31.232mm)(75.396mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.3-2(77.846mm,30.312mm) on Top Layer And Track (78.396mm,31.232mm)(78.396mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.3-4(75.946mm,32.512mm) on Top Layer And Track (75.396mm,31.232mm)(75.396mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.3-4(75.946mm,32.512mm) on Top Layer And Track (76.746mm,32.112mm)(77.046mm,32.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.4-1(110.944mm,30.312mm) on Top Layer And Track (110.194mm,31.232mm)(110.194mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.4-2(112.644mm,30.312mm) on Top Layer And Track (113.194mm,31.232mm)(113.194mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.4-3(112.644mm,32.512mm) on Top Layer And Track (111.544mm,32.112mm)(111.844mm,32.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.4-3(112.644mm,32.512mm) on Top Layer And Track (113.194mm,31.232mm)(113.194mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.5-3(147.442mm,32.512mm) on Top Layer And Track (146.342mm,32.112mm)(146.642mm,32.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.5-3(147.442mm,32.512mm) on Top Layer And Track (147.992mm,31.232mm)(147.992mm,31.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U9.6-1(169.407mm,82.024mm) on Top Layer And Track (170.157mm,80.744mm)(170.157mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.6-2(167.707mm,82.024mm) on Top Layer And Track (167.157mm,80.744mm)(167.157mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.6-3(167.707mm,79.824mm) on Top Layer And Track (167.157mm,80.744mm)(167.157mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.6-3(167.707mm,79.824mm) on Top Layer And Track (168.507mm,80.224mm)(168.807mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.6-4(169.607mm,79.824mm) on Top Layer And Track (168.507mm,80.224mm)(168.807mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.6-4(169.607mm,79.824mm) on Top Layer And Track (170.157mm,80.744mm)(170.157mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.7-2(133.417mm,82.024mm) on Top Layer And Track (132.867mm,80.744mm)(132.867mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.7-3(133.417mm,79.824mm) on Top Layer And Track (132.867mm,80.744mm)(132.867mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.7-3(133.417mm,79.824mm) on Top Layer And Track (134.217mm,80.224mm)(134.517mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.8-2(98.873mm,82.024mm) on Top Layer And Track (98.323mm,80.744mm)(98.323mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.8-3(98.873mm,79.824mm) on Top Layer And Track (98.323mm,80.744mm)(98.323mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.8-3(98.873mm,79.824mm) on Top Layer And Track (99.673mm,80.224mm)(99.973mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.8-4(100.773mm,79.824mm) on Top Layer And Track (101.323mm,80.744mm)(101.323mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.8-4(100.773mm,79.824mm) on Top Layer And Track (99.673mm,80.224mm)(99.973mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U9.9-4(66.229mm,79.824mm) on Top Layer And Track (65.129mm,80.224mm)(65.429mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad U9.9-4(66.229mm,79.824mm) on Top Layer And Track (66.779mm,80.744mm)(66.779mm,81.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
Rule Violations :446

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room U__LED_PORT01 (Bounding Region = (28.067mm, 18.288mm, 63.119mm, 65.786mm) (InComponentClass('U__LED_PORT01'))
Rule Violations :0

Processing Rule : Room U__LED_PORT9 (Bounding Region = (63.119mm, 107.442mm, 98.426mm, 153.416mm) (InComponentClass('U__LED_PORT9'))
Rule Violations :0

Processing Rule : Room U_microcontroller (Bounding Region = (92.373mm, 64.77mm, 133.731mm, 107.696mm) (InComponentClass('U_microcontroller'))
Rule Violations :0

Processing Rule : Room U_USB_CH340G (Bounding Region = (24.257mm, 70.358mm, 92.583mm, 91.694mm) (InComponentClass('U_USB_CH340G'))
Rule Violations :0

Processing Rule : Room U_Rs232 (Bounding Region = (133.731mm, 66.548mm, 216.535mm, 105.664mm) (InComponentClass('U_Rs232'))
Rule Violations :0

Processing Rule : Room U__LED_PORT7 (Bounding Region = (132.207mm, 107.442mm, 167.514mm, 153.416mm) (InComponentClass('U__LED_PORT7'))
Rule Violations :0

Processing Rule : Room U_EEPROM (Bounding Region = (62.357mm, 89.408mm, 86.995mm, 104.648mm) (InComponentClass('U_EEPROM'))
Rule Violations :0

Processing Rule : Room DIY-USB Led Controller (Bounding Region = (24.257mm, 90.678mm, 59.563mm, 105.664mm) (InComponentClass('DIY-USB Led Controller'))
Rule Violations :0

Processing Rule : Room U__LED_PORT4 (Bounding Region = (132.715mm, 18.034mm, 167.767mm, 65.532mm) (InComponentClass('U__LED_PORT4'))
Rule Violations :0

Processing Rule : Room U__LED_PORT8 (Bounding Region = (97.663mm, 107.442mm, 132.97mm, 153.416mm) (InComponentClass('U__LED_PORT8'))
Rule Violations :0

Processing Rule : Room U__LED_PORT10 (Bounding Region = (28.829mm, 107.442mm, 64.136mm, 153.416mm) (InComponentClass('U__LED_PORT10'))
Rule Violations :0

Processing Rule : Room U__LED_PORT5 (Bounding Region = (167.513mm, 18.034mm, 202.565mm, 65.532mm) (InComponentClass('U__LED_PORT5'))
Rule Violations :0

Processing Rule : Room U__LED_PORT3 (Bounding Region = (97.917mm, 18.034mm, 132.969mm, 65.532mm) (InComponentClass('U__LED_PORT3'))
Rule Violations :0

Processing Rule : Room U__LED_PORT2 (Bounding Region = (63.119mm, 18.288mm, 98.171mm, 65.786mm) (InComponentClass('U__LED_PORT2'))
Rule Violations :0

Processing Rule : Room U__LED_PORT6 (Bounding Region = (166.497mm, 107.442mm, 201.804mm, 153.416mm) (InComponentClass('U__LED_PORT6'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01