Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 23 14:18:17 2022
| Host         : dt25-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 17         |
| TIMING-18 | Warning  | Missing input or output delay                  | 21         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/CE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/dataCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/done_send_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ctrl_auto_dis_en relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ctrl_de_ur relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ctrl_sp_dr_auto_en relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ctrl_spray_en relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ctrl_spray_mode relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ctrl_toilet_using relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ctrl_user_en relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data_tem[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on data_tem[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dis_de relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led_using relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on oled_dc_n relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on oled_reset_n relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on oled_spi_clk relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on oled_vbat relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on oled_vdd relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on open_toilet_lid relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on spray_an relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on user_flushes relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on warm_up_on relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on warm_up_on_gpio relative to clock(s) clk_fpga_0
Related violations: <none>


