Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul  3 13:31:21 2023
| Host         : DESKTOP-HL6DT46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_arp_test_control_sets_placed.rpt
| Design       : eth_arp_test
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             401 |          110 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|             Clock Signal            |            Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/cnt                 | u_arp/u_arp_rx/sys_rst_n |                3 |              5 |         1.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/data_cnt[4]_i_1_n_0 | u_arp/u_arp_rx/sys_rst_n |                2 |              5 |         2.50 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/cnt[5]_i_1_n_0      | u_arp/u_arp_rx/sys_rst_n |                5 |              6 |         1.20 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0 | u_arp/u_arp_rx/sys_rst_n |                4 |              8 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/eth_type[11]        | u_arp/u_arp_rx/sys_rst_n |                3 |              8 |         2.67 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/op_data[0]          | u_arp/u_arp_rx/sys_rst_n |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/op_data[15]         | u_arp/u_arp_rx/sys_rst_n |                2 |              8 |         4.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc |                                    | u_arp/u_arp_rx/sys_rst_n |               14 |             28 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_tx/E[0]                | u_arp/u_arp_rx/sys_rst_n |               16 |             32 |         2.00 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/des_ip_t            | u_arp/u_arp_rx/sys_rst_n |                6 |             32 |         5.33 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/src_ip_t            | u_arp/u_arp_rx/sys_rst_n |                9 |             32 |         3.56 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/des_mac_t0          | u_arp/u_arp_rx/sys_rst_n |               14 |             48 |         3.43 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/src_mac_t           | u_arp/u_arp_rx/sys_rst_n |               14 |             48 |         3.43 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/E[0]                | u_arp/u_arp_rx/sys_rst_n |               17 |             80 |         4.71 |
|  u_gmii_to_rgmii/u_rgmii_rx/eth_rxc | u_arp/u_arp_rx/arp_rx_done_i_1_n_0 | u_arp/u_arp_rx/sys_rst_n |               13 |             81 |         6.23 |
+-------------------------------------+------------------------------------+--------------------------+------------------+----------------+--------------+


