Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.76 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.77 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top_module.v" in library work
Module <led_module> compiled
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.

Analyzing hierarchy for module <led_module> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
Module <top_module> is correct for synthesis.
 
Analyzing module <led_module> in library <work>.
Module <led_module> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <led_module>.
    Related source file is "top_module.v".
    Found 16x7-bit ROM for signal <a_to_g>.
    Summary:
	inferred   1 ROM(s).
Unit <led_module> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "top_module.v".
WARNING:Xst:1780 - Signal <carry4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <carry3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <carry2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <carry1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <carry0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cola_out>.
    Found 1-bit register for signal <milk_out>.
    Found 1-bit register for signal <tea_out>.
    Found 4-bit adder for signal <$add0000> created at line 126.
    Found 4-bit adder for signal <$add0001> created at line 130.
    Found 4-bit adder for signal <$add0002> created at line 135.
    Found 4-bit adder for signal <$add0003> created at line 140.
    Found 4-bit adder for signal <$add0004> created at line 148.
    Found 4-bit adder for signal <$add0005> created at line 152.
    Found 4-bit adder for signal <$add0006> created at line 157.
    Found 4-bit adder for signal <$add0007> created at line 162.
    Found 4-bit subtractor for signal <$sub0000> created at line 129.
    Found 4-bit subtractor for signal <$sub0001> created at line 134.
    Found 4-bit subtractor for signal <$sub0002> created at line 139.
    Found 4-bit subtractor for signal <$sub0003> created at line 151.
    Found 4-bit subtractor for signal <$sub0004> created at line 156.
    Found 4-bit subtractor for signal <$sub0005> created at line 161.
    Found 4-bit subtractor for signal <$sub0006> created at line 210.
    Found 4-bit subtractor for signal <$sub0007> created at line 215.
    Found 4-bit subtractor for signal <$sub0008> created at line 216.
    Found 4-bit subtractor for signal <$sub0009> created at line 220.
    Found 4-bit subtractor for signal <$sub0010> created at line 221.
    Found 4-bit subtractor for signal <$sub0011> created at line 225.
    Found 4-bit subtractor for signal <$sub0012> created at line 226.
    Found 4-bit subtractor for signal <$sub0013> created at line 229.
    Found 4-bit subtractor for signal <$sub0014> created at line 260.
    Found 4-bit subtractor for signal <$sub0015> created at line 265.
    Found 4-bit subtractor for signal <$sub0016> created at line 266.
    Found 4-bit subtractor for signal <$sub0017> created at line 270.
    Found 4-bit subtractor for signal <$sub0018> created at line 271.
    Found 4-bit subtractor for signal <$sub0019> created at line 275.
    Found 4-bit subtractor for signal <$sub0020> created at line 276.
    Found 4-bit subtractor for signal <$sub0021> created at line 279.
    Found 4-bit subtractor for signal <$sub0022> created at line 309.
    Found 4-bit subtractor for signal <$sub0023> created at line 314.
    Found 4-bit subtractor for signal <$sub0024> created at line 315.
    Found 4-bit subtractor for signal <$sub0025> created at line 319.
    Found 4-bit subtractor for signal <$sub0026> created at line 320.
    Found 4-bit subtractor for signal <$sub0027> created at line 324.
    Found 4-bit subtractor for signal <$sub0028> created at line 325.
    Found 4-bit subtractor for signal <$sub0029> created at line 328.
    Found 4-bit subtractor for signal <$sub0030> created at line 330.
    Found 4-bit subtractor for signal <$sub0031> created at line 335.
    Found 4-bit subtractor for signal <$sub0032> created at line 336.
    Found 4-bit subtractor for signal <$sub0033> created at line 340.
    Found 4-bit subtractor for signal <$sub0034> created at line 341.
    Found 4-bit subtractor for signal <$sub0035> created at line 345.
    Found 4-bit subtractor for signal <$sub0036> created at line 346.
    Found 4-bit subtractor for signal <$sub0037> created at line 349.
    Found 33-bit up counter for signal <clk_cnt>.
    Found 16-bit register for signal <display>.
    Found 4-bit comparator greater for signal <display$cmp_gt0000> created at line 137.
    Found 4-bit comparator greater for signal <display$cmp_gt0001> created at line 159.
    Found 4-bit comparator greater for signal <display$cmp_gt0002> created at line 228.
    Found 4-bit comparator greater for signal <display$cmp_gt0003> created at line 278.
    Found 4-bit comparator greater for signal <display$cmp_gt0004> created at line 348.
    Found 4-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 127.
    Found 4-bit comparator greater for signal <mux0004$cmp_gt0000> created at line 132.
    Found 4-bit comparator greater for signal <mux0012$cmp_gt0000> created at line 149.
    Found 4-bit comparator greater for signal <mux0016$cmp_gt0000> created at line 154.
    Found 4-bit comparator greater for signal <mux0036$cmp_gt0000> created at line 213.
    Found 4-bit comparator greater for signal <mux0040$cmp_gt0000> created at line 218.
    Found 4-bit comparator greater for signal <mux0044$cmp_gt0000> created at line 223.
    Found 16-bit comparator less for signal <mux0048$cmp_lt0000> created at line 199.
    Found 4-bit comparator greater for signal <mux0064$cmp_gt0000> created at line 263.
    Found 4-bit comparator greater for signal <mux0068$cmp_gt0000> created at line 268.
    Found 4-bit comparator greater for signal <mux0072$cmp_gt0000> created at line 273.
    Found 16-bit comparator less for signal <mux0076$cmp_lt0000> created at line 249.
    Found 4-bit comparator greater for signal <mux0092$cmp_gt0000> created at line 312.
    Found 4-bit comparator greater for signal <mux0096$cmp_gt0000> created at line 317.
    Found 4-bit comparator greater for signal <mux0100$cmp_gt0000> created at line 322.
    Found 4-bit comparator greater for signal <mux0108$cmp_gt0000> created at line 333.
    Found 4-bit comparator greater for signal <mux0112$cmp_gt0000> created at line 338.
    Found 4-bit comparator greater for signal <mux0116$cmp_gt0000> created at line 343.
    Found 1-bit register for signal <not_spark>.
    Found 4-bit 4-to-1 multiplexer for signal <NUM>.
    Found 3-bit register for signal <stock_cola>.
    Found 3-bit subtractor for signal <stock_cola$addsub0000> created at line 233.
    Found 3-bit register for signal <stock_milk>.
    Found 3-bit subtractor for signal <stock_milk$addsub0000> created at line 352.
    Found 3-bit register for signal <stock_tea>.
    Found 3-bit subtractor for signal <stock_tea$addsub0000> created at line 282.
    Found 1-bit register for signal <timer>.
    Found 16-bit comparator less for signal <timer$cmp_lt0000> created at line 298.
    Found 27-bit register for signal <timer_cnt>.
    Found 27-bit subtractor for signal <timer_cnt$sub0000> created at line 118.
    Found 16-bit register for signal <total_money>.
    Found 4-bit comparator greater for signal <total_money_15_12$cmp_gt0000> created at line 327.
    Summary:
	inferred   1 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred  50 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 50
 27-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 8
 4-bit subtractor                                      : 38
# Counters                                             : 1
 33-bit up counter                                     : 1
# Registers                                            : 26
 1-bit register                                        : 21
 16-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 3
# Comparators                                          : 25
 16-bit comparator less                                : 3
 4-bit comparator greater                              : 22
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 50
 27-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 8
 4-bit subtractor                                      : 38
# Counters                                             : 1
 33-bit up counter                                     : 1
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 25
 16-bit comparator less                                : 3
 4-bit comparator greater                              : 22
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_cnt_26> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_27> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_28> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_29> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_30> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_31> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <clk_cnt_32> of sequential type is unconnected in block <top_module>.

Optimizing unit <top_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 696
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 16
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 127
#      LUT3_D                      : 12
#      LUT3_L                      : 10
#      LUT4                        : 254
#      LUT4_D                      : 56
#      LUT4_L                      : 41
#      MUXCY                       : 74
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 99
#      FD                          : 51
#      FDR                         : 30
#      FDS                         : 18
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 8
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      285  out of    960    29%  
 Number of Slice Flip Flops:             99  out of   1920     5%  
 Number of 4 input LUTs:                549  out of   1920    28%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
account                            | IBUF+BUFG              | 46    |
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 27.673ns (Maximum Frequency: 36.136MHz)
   Minimum input arrival time before clock: 28.206ns
   Maximum output required time after clock: 9.672ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'account'
  Clock period: 27.673ns (frequency: 36.136MHz)
  Total number of paths / destination ports: 1734838597 / 66
-------------------------------------------------------------------------
Delay:               27.673ns (Levels of Logic = 25)
  Source:            total_money_5 (FF)
  Destination:       total_money_13 (FF)
  Source Clock:      account rising
  Destination Clock: account rising

  Data Path: total_money_5 to total_money_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.514   0.690  total_money_5 (total_money_5)
     LUT2_L:I0->LO         1   0.612   0.103  Madd__add0000_cy<1>11 (Madd__add0000_cy<1>)
     LUT4:I3->O            1   0.612   0.360  total_money_7_4_mux00001 (Madd__add0001_lut<3>)
     LUT4:I3->O           11   0.612   0.945  _mux00001 (Msub__sub0001_lut<3>)
     LUT4:I0->O           17   0.612   0.896  _mux00131 (_mux0013)
     LUT4:I3->O            4   0.612   0.502  _mux00171_SW0 (N1671)
     LUT4_D:I3->O         11   0.612   0.796  _mux00171 (_mux0017)
     LUT4_D:I3->LO         1   0.612   0.103  display_cmp_gt00011_SW4 (N523)
     LUT4:I3->O            5   0.612   0.541  _mux00231 (Msub__sub0012_cy<0>)
     LUT4:I3->O            3   0.612   0.454  Msub__sub0012_cy<1>11 (Msub__sub0012_cy<1>)
     LUT4_L:I3->LO         1   0.612   0.103  display_mux00341_SW0 (N98)
     LUT4:I3->O            2   0.612   0.383  display_mux00341 (display_mux0034)
     LUT4_D:I3->O         16   0.612   0.882  _mux00501 (_mux0050)
     LUT4:I3->O            1   0.612   0.000  Mcompar_mux0076_cmp_lt0000_lut<2> (Mcompar_mux0076_cmp_lt0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_mux0076_cmp_lt0000_cy<2> (Mcompar_mux0076_cmp_lt0000_cy<2>)
     MUXCY:CI->O          24   0.399   1.094  Mcompar_mux0076_cmp_lt0000_cy<3> (Mcompar_mux0076_cmp_lt0000_cy<3>)
     LUT3_D:I2->O          9   0.612   0.700  _mux007611_1 (_mux007611)
     LUT4_D:I3->O          3   0.612   0.454  Msub__sub0024_cy<1>11 (Msub__sub0024_cy<1>)
     LUT4_D:I3->O          4   0.612   0.502  _mux00921 (_mux0092)
     LUT4:I3->O            2   0.612   0.449  Msub__sub0030_xor<3>11_SW0 (N68)
     LUT4:I1->O            7   0.612   0.632  mux0112_cmp_gt00001 (mux0112_cmp_gt0000)
     LUT4:I2->O            8   0.612   0.646  _mux01141 (Msub__sub0035_cy<1>)
     LUT4_D:I3->O          5   0.612   0.541  mux0116_cmp_gt00001 (mux0116_cmp_gt0000)
     LUT4_D:I3->O          5   0.612   0.568  _mux0117 (Msub__sub0037_lut<2>)
     LUT3:I2->O            1   0.612   0.000  total_money_13_mux00001_F (N444)
     MUXF5:I0->O           1   0.278   0.000  total_money_13_mux00001 (total_money_13_mux0000)
     FD:D                      0.268          total_money_13
    ----------------------------------------
    Total                     27.673ns (15.327ns logic, 12.346ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.545ns (frequency: 180.346MHz)
  Total number of paths / destination ports: 1458 / 80
-------------------------------------------------------------------------
Delay:               5.545ns (Levels of Logic = 9)
  Source:            timer_cnt_7 (FF)
  Destination:       timer_cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_cnt_7 to timer_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.481  timer_cnt_7 (timer_cnt_7)
     LUT3:I2->O            1   0.612   0.509  _old_timer_cnt_2<7>1 (_old_timer_cnt_2<7>)
     LUT3:I0->O            1   0.612   0.000  timer_cnt_and0000_wg_lut<0> (timer_cnt_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  timer_cnt_and0000_wg_cy<0> (timer_cnt_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<1> (timer_cnt_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<2> (timer_cnt_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<3> (timer_cnt_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<4> (timer_cnt_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<5> (timer_cnt_and0000_wg_cy<5>)
     MUXCY:CI->O          27   0.289   1.072  timer_cnt_and0000_wg_cy<6> (timer_cnt_not0000_inv)
     FDR:R                     0.795          timer_cnt_0
    ----------------------------------------
    Total                      5.545ns (3.483ns logic, 2.062ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'account'
  Total number of paths / destination ports: 384018300 / 66
-------------------------------------------------------------------------
Offset:              28.206ns (Levels of Logic = 27)
  Source:            coin_one (PAD)
  Destination:       total_money_13 (FF)
  Destination Clock: account rising

  Data Path: coin_one to total_money_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  coin_one_IBUF (coin_one_IBUF)
     LUT4:I0->O            1   0.612   0.387  total_money_7_4_mux00011 (Madd__add0001_lut<2>)
     LUT4:I2->O           10   0.612   0.902  _mux00011 (_mux0001)
     LUT2_L:I0->LO         1   0.612   0.103  mux0004_cmp_gt00001_SW0 (N181)
     LUT4:I3->O            9   0.612   0.727  _mux00061 (Msub__sub0002_cy<1>)
     LUT3:I2->O            1   0.612   0.360  display_mux00061 (Madd__add0006_lut<1>)
     LUT4:I3->O           14   0.612   1.002  _mux00181 (Msub__sub0005_cy<1>)
     LUT2:I0->O            2   0.612   0.383  display_cmp_gt00011_SW0 (N72)
     LUT4:I3->O            4   0.612   0.502  Mcompar_mux0048_cmp_lt0000_lut<2>_SW0 (_mux0022)
     LUT4:I3->O            1   0.612   0.000  Mcompar_mux0048_cmp_lt0000_lut<2> (Mcompar_mux0048_cmp_lt0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_mux0048_cmp_lt0000_cy<2> (Mcompar_mux0048_cmp_lt0000_cy<2>)
     MUXCY:CI->O          25   0.400   1.074  Mcompar_mux0048_cmp_lt0000_cy<3> (Mcompar_mux0048_cmp_lt0000_cy<3>)
     LUT4_D:I3->O         16   0.612   0.909  _mux00541 (_mux0054)
     LUT4:I2->O            1   0.612   0.000  Mcompar_mux0076_cmp_lt0000_lut<1> (Mcompar_mux0076_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_mux0076_cmp_lt0000_cy<1> (Mcompar_mux0076_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_mux0076_cmp_lt0000_cy<2> (Mcompar_mux0076_cmp_lt0000_cy<2>)
     MUXCY:CI->O          24   0.399   1.094  Mcompar_mux0076_cmp_lt0000_cy<3> (Mcompar_mux0076_cmp_lt0000_cy<3>)
     LUT3_D:I2->O          9   0.612   0.700  _mux007611_1 (_mux007611)
     LUT4_D:I3->O          3   0.612   0.454  Msub__sub0024_cy<1>11 (Msub__sub0024_cy<1>)
     LUT4_D:I3->O          4   0.612   0.502  _mux00921 (_mux0092)
     LUT4:I3->O            2   0.612   0.449  Msub__sub0030_xor<3>11_SW0 (N68)
     LUT4:I1->O            7   0.612   0.632  mux0112_cmp_gt00001 (mux0112_cmp_gt0000)
     LUT4:I2->O            8   0.612   0.646  _mux01141 (Msub__sub0035_cy<1>)
     LUT4_D:I3->O          5   0.612   0.541  mux0116_cmp_gt00001 (mux0116_cmp_gt0000)
     LUT4_D:I3->O          5   0.612   0.568  _mux0117 (Msub__sub0037_lut<2>)
     LUT3:I2->O            1   0.612   0.000  total_money_13_mux00001_F (N444)
     MUXF5:I0->O           1   0.278   0.000  total_money_13_mux00001 (total_money_13_mux0000)
     FD:D                      0.268          total_money_13
    ----------------------------------------
    Total                     28.206ns (15.550ns logic, 12.656ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1107 / 54
-------------------------------------------------------------------------
Offset:              6.887ns (Levels of Logic = 10)
  Source:            account (PAD)
  Destination:       timer_cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: account to timer_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.106   1.231  account_IBUF (account_IBUF1)
     LUT3:I0->O            1   0.612   0.509  _old_timer_cnt_2<7>1 (_old_timer_cnt_2<7>)
     LUT3:I0->O            1   0.612   0.000  timer_cnt_and0000_wg_lut<0> (timer_cnt_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  timer_cnt_and0000_wg_cy<0> (timer_cnt_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<1> (timer_cnt_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<2> (timer_cnt_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<3> (timer_cnt_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<4> (timer_cnt_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  timer_cnt_and0000_wg_cy<5> (timer_cnt_and0000_wg_cy<5>)
     MUXCY:CI->O          27   0.289   1.072  timer_cnt_and0000_wg_cy<6> (timer_cnt_not0000_inv)
     FDR:R                     0.795          timer_cnt_0
    ----------------------------------------
    Total                      6.887ns (4.075ns logic, 2.812ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 234 / 12
-------------------------------------------------------------------------
Offset:              9.672ns (Levels of Logic = 6)
  Source:            timer_cnt_6 (FF)
  Destination:       DP (PAD)
  Source Clock:      clk rising

  Data Path: timer_cnt_6 to DP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  timer_cnt_6 (timer_cnt_6)
     LUT4:I0->O            1   0.612   0.509  an_0_and000033 (an_0_and000033)
     LUT4:I0->O            1   0.612   0.426  an_0_and000065 (an_0_and000065)
     LUT3:I1->O            1   0.612   0.360  an_0_and000089_SW0 (N458)
     LUT4:I3->O            4   0.612   0.651  an_0_and000089 (an_0_and0000)
     LUT3:I0->O            2   0.612   0.380  an<1>1 (an_1_OBUF)
     OBUF:I->O                 3.169          DP_OBUF (DP)
    ----------------------------------------
    Total                      9.672ns (6.743ns logic, 2.929ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'account'
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Offset:              6.722ns (Levels of Logic = 4)
  Source:            display_1 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      account rising

  Data Path: display_1 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.426  display_1 (display_1)
     LUT3:I1->O            1   0.612   0.000  Mmux_NUM_41 (Mmux_NUM_41)
     MUXF5:I0->O           7   0.278   0.754  Mmux_NUM_2_f5_0 (NUM<1>)
     LUT4:I0->O            1   0.612   0.357  A1/Mrom_a_to_g41 (a_to_g_4_OBUF)
     OBUF:I->O                 3.169          a_to_g_4_OBUF (a_to_g<4>)
    ----------------------------------------
    Total                      6.722ns (5.185ns logic, 1.537ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 87.11 secs
 
--> 

Total memory usage is 357980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

