#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Thu Dec  6 16:55:37 2018
# Process ID: 48172
# Current directory: e:/Documents/xilinx/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37792 E:\Documents\xilinx\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: e:/Documents/xilinx/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
open_project E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Disable_Collision_Warnings {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.1 -module_name ddr
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips ddr]
generate_target {instantiation_template} [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci]
catch { config_ip_cache -export [get_ips -all ddr] }
export_ip_user_files -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci]
launch_runs -jobs 8 ddr_synth_1
wait_on_run ddr_synth_1
export_simulation -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci] -directory E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {284306} CONFIG.Coe_File {E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/matches_loop_8b_16k.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci] -no_script -reset -force -quiet
remove_files  -fileset ddr e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr/ddr.xci
file delete -force e:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/ddr
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
