
*** Running vivado
    with args -log reception.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reception.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source reception.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2579.102 ; gain = 0.023 ; free physical = 7929 ; free virtual = 19359
Command: link_design -top reception -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.309 ; gain = 0.000 ; free physical = 7604 ; free virtual = 19033
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/basys3_reception.xdc]
Finished Parsing XDC File [/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/basys3_reception.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.336 ; gain = 0.000 ; free physical = 7477 ; free virtual = 18907
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2635.336 ; gain = 56.234 ; free physical = 7477 ; free virtual = 18906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2699.367 ; gain = 64.031 ; free physical = 7465 ; free virtual = 18894

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d643679

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.367 ; gain = 0.000 ; free physical = 6988 ; free virtual = 18417

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d643679

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.477 ; gain = 0.000 ; free physical = 6815 ; free virtual = 18244
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d643679

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2952.477 ; gain = 0.000 ; free physical = 6815 ; free virtual = 18244
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10acfe59b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2952.477 ; gain = 0.000 ; free physical = 6815 ; free virtual = 18244
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10acfe59b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2984.492 ; gain = 32.016 ; free physical = 6815 ; free virtual = 18244
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10acfe59b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2984.492 ; gain = 32.016 ; free physical = 6814 ; free virtual = 18244
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10acfe59b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2984.492 ; gain = 32.016 ; free physical = 6814 ; free virtual = 18243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.492 ; gain = 0.000 ; free physical = 6814 ; free virtual = 18243
Ending Logic Optimization Task | Checksum: 7a528329

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2984.492 ; gain = 32.016 ; free physical = 6814 ; free virtual = 18243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7a528329

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2984.492 ; gain = 0.000 ; free physical = 6813 ; free virtual = 18242

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7a528329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.492 ; gain = 0.000 ; free physical = 6813 ; free virtual = 18242

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.492 ; gain = 0.000 ; free physical = 6813 ; free virtual = 18242
Ending Netlist Obfuscation Task | Checksum: 7a528329

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.492 ; gain = 0.000 ; free physical = 6813 ; free virtual = 18242
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.492 ; gain = 349.156 ; free physical = 6813 ; free virtual = 18242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3008.504 ; gain = 16.008 ; free physical = 6809 ; free virtual = 18238
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reception_drc_opted.rpt -pb reception_drc_opted.pb -rpx reception_drc_opted.rpx
Command: report_drc -file reception_drc_opted.rpt -pb reception_drc_opted.pb -rpx reception_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6735 ; free virtual = 18164
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30f30119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6735 ; free virtual = 18164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6735 ; free virtual = 18164

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4b36fbe

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6766 ; free virtual = 18196

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a8b1bc57

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6783 ; free virtual = 18212

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a8b1bc57

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6783 ; free virtual = 18212
Phase 1 Placer Initialization | Checksum: 1a8b1bc57

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6783 ; free virtual = 18212

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d562eba7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6778 ; free virtual = 18207

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aaa2cbdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6779 ; free virtual = 18208

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aaa2cbdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6779 ; free virtual = 18208

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6761 ; free virtual = 18190

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1bcb4dec7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6763 ; free virtual = 18192
Phase 2.4 Global Placement Core | Checksum: 12599f4b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6763 ; free virtual = 18192
Phase 2 Global Placement | Checksum: 12599f4b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6763 ; free virtual = 18193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d45fb716

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6763 ; free virtual = 18193

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f765022

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6762 ; free virtual = 18191

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a836ebb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6762 ; free virtual = 18192

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13976a1b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6762 ; free virtual = 18192

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 111b37378

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6760 ; free virtual = 18189

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 112a2a69b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6760 ; free virtual = 18189

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8467e098

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6760 ; free virtual = 18189
Phase 3 Detail Placement | Checksum: 8467e098

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6760 ; free virtual = 18189

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18130758f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.783 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af812e82

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18186
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1246aad27

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18186
Phase 4.1.1.1 BUFG Insertion | Checksum: 18130758f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18186

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.783. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 167762472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18186

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187
Phase 4.1 Post Commit Optimization | Checksum: 167762472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 167762472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 167762472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187
Phase 4.3 Placer Reporting | Checksum: 167762472

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec0ec610

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187
Ending Placer Task | Checksum: 5fa3ccb5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6757 ; free virtual = 18187
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6750 ; free virtual = 18179
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file reception_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6742 ; free virtual = 18171
INFO: [runtcl-4] Executing : report_utilization -file reception_utilization_placed.rpt -pb reception_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file reception_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6748 ; free virtual = 18178
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3104.055 ; gain = 0.000 ; free physical = 6741 ; free virtual = 18170
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1b0ec91d ConstDB: 0 ShapeSum: 44950398 RouteDB: 0
Post Restoration Checksum: NetGraph: aafea63 NumContArr: 8c6cc5a3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 971cb006

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3121.992 ; gain = 17.938 ; free physical = 6630 ; free virtual = 18060

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 971cb006

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.988 ; gain = 38.934 ; free physical = 6597 ; free virtual = 18026

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 971cb006

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.988 ; gain = 38.934 ; free physical = 6597 ; free virtual = 18026
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: dcde39d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.988 ; gain = 48.934 ; free physical = 6589 ; free virtual = 18019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.807  | TNS=0.000  | WHS=-0.096 | THS=-2.770 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 142
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1331787f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1331787f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018
Phase 3 Initial Routing | Checksum: 1e3b36db6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6c440fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2226ed1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018
Phase 4 Rip-up And Reroute | Checksum: 2226ed1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2226ed1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2226ed1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018
Phase 5 Delay and Skew Optimization | Checksum: 2226ed1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25b42bc3d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.629  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f228e86b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018
Phase 6 Post Hold Fix | Checksum: 1f228e86b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0592362 %
  Global Horizontal Routing Utilization  = 0.0382613 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24af82aee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6589 ; free virtual = 18018

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24af82aee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.988 ; gain = 53.934 ; free physical = 6586 ; free virtual = 18016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d9b5389

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.996 ; gain = 69.941 ; free physical = 6586 ; free virtual = 18016

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.629  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21d9b5389

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.996 ; gain = 69.941 ; free physical = 6588 ; free virtual = 18017
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.996 ; gain = 69.941 ; free physical = 6621 ; free virtual = 18050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3173.996 ; gain = 69.941 ; free physical = 6621 ; free virtual = 18050
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3173.996 ; gain = 0.000 ; free physical = 6618 ; free virtual = 18047
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reception_drc_routed.rpt -pb reception_drc_routed.pb -rpx reception_drc_routed.rpx
Command: report_drc -file reception_drc_routed.rpt -pb reception_drc_routed.pb -rpx reception_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file reception_methodology_drc_routed.rpt -pb reception_methodology_drc_routed.pb -rpx reception_methodology_drc_routed.rpx
Command: report_methodology -file reception_methodology_drc_routed.rpt -pb reception_methodology_drc_routed.pb -rpx reception_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission_aml/impl/tp_bluetooth_reception_aml/tp_bluetooth_reception_aml.runs/impl_1/reception_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file reception_power_routed.rpt -pb reception_power_summary_routed.pb -rpx reception_power_routed.rpx
Command: report_power -file reception_power_routed.rpt -pb reception_power_summary_routed.pb -rpx reception_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file reception_route_status.rpt -pb reception_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file reception_timing_summary_routed.rpt -pb reception_timing_summary_routed.pb -rpx reception_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file reception_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file reception_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file reception_bus_skew_routed.rpt -pb reception_bus_skew_routed.pb -rpx reception_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force reception.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./reception.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3511.125 ; gain = 239.363 ; free physical = 6555 ; free virtual = 17985
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 12:44:50 2023...

*** Running vivado
    with args -log reception.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reception.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source reception.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
Command: open_checkpoint reception_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.305 ; gain = 0.000 ; free physical = 8553 ; free virtual = 20045
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2643.336 ; gain = 0.000 ; free physical = 7944 ; free virtual = 19436
Restored from archive | CPU: 0.190000 secs | Memory: 1.395485 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2643.336 ; gain = 0.000 ; free physical = 7944 ; free virtual = 19436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.336 ; gain = 0.000 ; free physical = 7945 ; free virtual = 19437
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2643.336 ; gain = 64.262 ; free physical = 7944 ; free virtual = 19436
Command: write_bitstream -force reception.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./reception.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3087.379 ; gain = 444.043 ; free physical = 7881 ; free virtual = 19373
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:16:17 2023...
