Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 09:19:21 2025
| Host         : HPLPF4WRX41 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIR_filter_wrapper_control_sets_placed.rpt
| Design       : FIR_filter_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   162 |
|    Minimum number of control sets                        |   162 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   533 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   162 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     7 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             749 |          195 |
| No           | No                    | Yes                    |              41 |           14 |
| No           | Yes                   | No                     |             347 |          128 |
| Yes          | No                    | No                     |            1132 |          238 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |            1354 |          385 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                 |                2 |              2 |         1.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                             |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                                                 |                1 |              4 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                1 |              4 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                             | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                1 |              5 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                   |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                1 |              5 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                                     | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0                                                |                2 |              5 |         2.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | FIR_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | FIR_filter_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                       |                2 |              7 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                          | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                2 |              7 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                           |                2 |              8 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |                3 |              8 |         2.67 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                 |                5 |              8 |         1.60 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                                               | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                               | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |                3 |              8 |         2.67 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                         | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                                                                | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                              |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                      | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                            | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                                             | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             10 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                      | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                     | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                5 |             12 |         2.40 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                5 |             13 |         2.60 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                3 |             13 |         4.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                4 |             13 |         3.25 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                      |                4 |             14 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |             14 |         2.80 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             14 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                5 |             15 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |         3.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                4 |             16 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                      |                5 |             18 |         3.60 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                          | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |               11 |             22 |         2.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |               14 |             23 |         1.64 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                7 |             25 |         3.57 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                8 |             25 |         3.12 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                6 |             26 |         4.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                7 |             26 |         3.71 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                5 |             31 |         6.20 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                   |               11 |             31 |         2.82 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | FIR_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               14 |             32 |         2.29 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                  |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                         | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                9 |             32 |         3.56 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                        | FIR_filter_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               12 |             33 |         2.75 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               12 |             33 |         2.75 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                   |                6 |             33 |         5.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                         | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                6 |             33 |         5.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16]                                                                                                                              |                                                                                                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |               13 |             34 |         2.62 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                8 |             34 |         4.25 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |               11 |             37 |         3.36 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               13 |             37 |         2.85 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                8 |             41 |         5.12 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                          | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               11 |             41 |         3.73 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                    |                6 |             42 |         7.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |               12 |             42 |         3.50 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                          |               15 |             48 |         3.20 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg            |               19 |             52 |         2.74 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                      | FIR_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |               12 |             59 |         4.92 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | FIR_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                 |               12 |             60 |         5.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_27[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_21[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_28[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_24[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_20[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_23[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_25[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_26[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_22[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                                                                                                                                 |               15 |             67 |         4.47 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 | FIR_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               84 |            384 |         4.57 |
|  FIR_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |              198 |           1041 |         5.26 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


