# generated on Fri Oct 31 01:04:11 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  0.099  |  2.204  |   N/A   |  0.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 74.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
