// Seed: 2720587228
`define pp_1 0
`timescale 1ps / 1ps
module module_0 ();
  logic id_1 = 1'd0 < (id_1);
  assign id_1 = 1'b0;
  reg id_2, id_3, id_4;
  always id_3 <= 1;
  logic id_5, id_6;
endmodule
module module_1 (
    output logic id_1,
    input  logic id_2,
    input  logic id_3,
    output logic id_4
);
  logic id_5;
  logic id_6;
  logic id_7, id_8, id_9;
endmodule
