
Sentry_uarm_2020_new_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000675c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  0800690c  0800690c  0001690c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b38  08006b38  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006b38  08006b38  00016b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b40  08006b40  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b40  08006b40  00016b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b44  08006b44  00016b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004144  20000074  08006bbc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041b8  08006bbc  000241b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b30d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003be0  00000000  00000000  0003b3b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013f0  00000000  00000000  0003ef98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001218  00000000  00000000  00040388  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026c0d  00000000  00000000  000415a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000127c4  00000000  00000000  000681ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e28e4  00000000  00000000  0007a971  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015d255  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005844  00000000  00000000  0015d2d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080068f4 	.word	0x080068f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	080068f4 	.word	0x080068f4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_uldivmod>:
 8000608:	b953      	cbnz	r3, 8000620 <__aeabi_uldivmod+0x18>
 800060a:	b94a      	cbnz	r2, 8000620 <__aeabi_uldivmod+0x18>
 800060c:	2900      	cmp	r1, #0
 800060e:	bf08      	it	eq
 8000610:	2800      	cmpeq	r0, #0
 8000612:	bf1c      	itt	ne
 8000614:	f04f 31ff 	movne.w	r1, #4294967295
 8000618:	f04f 30ff 	movne.w	r0, #4294967295
 800061c:	f000 b972 	b.w	8000904 <__aeabi_idiv0>
 8000620:	f1ad 0c08 	sub.w	ip, sp, #8
 8000624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000628:	f000 f806 	bl	8000638 <__udivmoddi4>
 800062c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000634:	b004      	add	sp, #16
 8000636:	4770      	bx	lr

08000638 <__udivmoddi4>:
 8000638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800063c:	9e08      	ldr	r6, [sp, #32]
 800063e:	4604      	mov	r4, r0
 8000640:	4688      	mov	r8, r1
 8000642:	2b00      	cmp	r3, #0
 8000644:	d14b      	bne.n	80006de <__udivmoddi4+0xa6>
 8000646:	428a      	cmp	r2, r1
 8000648:	4615      	mov	r5, r2
 800064a:	d967      	bls.n	800071c <__udivmoddi4+0xe4>
 800064c:	fab2 f282 	clz	r2, r2
 8000650:	b14a      	cbz	r2, 8000666 <__udivmoddi4+0x2e>
 8000652:	f1c2 0720 	rsb	r7, r2, #32
 8000656:	fa01 f302 	lsl.w	r3, r1, r2
 800065a:	fa20 f707 	lsr.w	r7, r0, r7
 800065e:	4095      	lsls	r5, r2
 8000660:	ea47 0803 	orr.w	r8, r7, r3
 8000664:	4094      	lsls	r4, r2
 8000666:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800066a:	0c23      	lsrs	r3, r4, #16
 800066c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000670:	fa1f fc85 	uxth.w	ip, r5
 8000674:	fb0e 8817 	mls	r8, lr, r7, r8
 8000678:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800067c:	fb07 f10c 	mul.w	r1, r7, ip
 8000680:	4299      	cmp	r1, r3
 8000682:	d909      	bls.n	8000698 <__udivmoddi4+0x60>
 8000684:	18eb      	adds	r3, r5, r3
 8000686:	f107 30ff 	add.w	r0, r7, #4294967295
 800068a:	f080 811b 	bcs.w	80008c4 <__udivmoddi4+0x28c>
 800068e:	4299      	cmp	r1, r3
 8000690:	f240 8118 	bls.w	80008c4 <__udivmoddi4+0x28c>
 8000694:	3f02      	subs	r7, #2
 8000696:	442b      	add	r3, r5
 8000698:	1a5b      	subs	r3, r3, r1
 800069a:	b2a4      	uxth	r4, r4
 800069c:	fbb3 f0fe 	udiv	r0, r3, lr
 80006a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ac:	45a4      	cmp	ip, r4
 80006ae:	d909      	bls.n	80006c4 <__udivmoddi4+0x8c>
 80006b0:	192c      	adds	r4, r5, r4
 80006b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80006b6:	f080 8107 	bcs.w	80008c8 <__udivmoddi4+0x290>
 80006ba:	45a4      	cmp	ip, r4
 80006bc:	f240 8104 	bls.w	80008c8 <__udivmoddi4+0x290>
 80006c0:	3802      	subs	r0, #2
 80006c2:	442c      	add	r4, r5
 80006c4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006c8:	eba4 040c 	sub.w	r4, r4, ip
 80006cc:	2700      	movs	r7, #0
 80006ce:	b11e      	cbz	r6, 80006d8 <__udivmoddi4+0xa0>
 80006d0:	40d4      	lsrs	r4, r2
 80006d2:	2300      	movs	r3, #0
 80006d4:	e9c6 4300 	strd	r4, r3, [r6]
 80006d8:	4639      	mov	r1, r7
 80006da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006de:	428b      	cmp	r3, r1
 80006e0:	d909      	bls.n	80006f6 <__udivmoddi4+0xbe>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	f000 80eb 	beq.w	80008be <__udivmoddi4+0x286>
 80006e8:	2700      	movs	r7, #0
 80006ea:	e9c6 0100 	strd	r0, r1, [r6]
 80006ee:	4638      	mov	r0, r7
 80006f0:	4639      	mov	r1, r7
 80006f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f6:	fab3 f783 	clz	r7, r3
 80006fa:	2f00      	cmp	r7, #0
 80006fc:	d147      	bne.n	800078e <__udivmoddi4+0x156>
 80006fe:	428b      	cmp	r3, r1
 8000700:	d302      	bcc.n	8000708 <__udivmoddi4+0xd0>
 8000702:	4282      	cmp	r2, r0
 8000704:	f200 80fa 	bhi.w	80008fc <__udivmoddi4+0x2c4>
 8000708:	1a84      	subs	r4, r0, r2
 800070a:	eb61 0303 	sbc.w	r3, r1, r3
 800070e:	2001      	movs	r0, #1
 8000710:	4698      	mov	r8, r3
 8000712:	2e00      	cmp	r6, #0
 8000714:	d0e0      	beq.n	80006d8 <__udivmoddi4+0xa0>
 8000716:	e9c6 4800 	strd	r4, r8, [r6]
 800071a:	e7dd      	b.n	80006d8 <__udivmoddi4+0xa0>
 800071c:	b902      	cbnz	r2, 8000720 <__udivmoddi4+0xe8>
 800071e:	deff      	udf	#255	; 0xff
 8000720:	fab2 f282 	clz	r2, r2
 8000724:	2a00      	cmp	r2, #0
 8000726:	f040 808f 	bne.w	8000848 <__udivmoddi4+0x210>
 800072a:	1b49      	subs	r1, r1, r5
 800072c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000730:	fa1f f885 	uxth.w	r8, r5
 8000734:	2701      	movs	r7, #1
 8000736:	fbb1 fcfe 	udiv	ip, r1, lr
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000740:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000744:	fb08 f10c 	mul.w	r1, r8, ip
 8000748:	4299      	cmp	r1, r3
 800074a:	d907      	bls.n	800075c <__udivmoddi4+0x124>
 800074c:	18eb      	adds	r3, r5, r3
 800074e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000752:	d202      	bcs.n	800075a <__udivmoddi4+0x122>
 8000754:	4299      	cmp	r1, r3
 8000756:	f200 80cd 	bhi.w	80008f4 <__udivmoddi4+0x2bc>
 800075a:	4684      	mov	ip, r0
 800075c:	1a59      	subs	r1, r3, r1
 800075e:	b2a3      	uxth	r3, r4
 8000760:	fbb1 f0fe 	udiv	r0, r1, lr
 8000764:	fb0e 1410 	mls	r4, lr, r0, r1
 8000768:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800076c:	fb08 f800 	mul.w	r8, r8, r0
 8000770:	45a0      	cmp	r8, r4
 8000772:	d907      	bls.n	8000784 <__udivmoddi4+0x14c>
 8000774:	192c      	adds	r4, r5, r4
 8000776:	f100 33ff 	add.w	r3, r0, #4294967295
 800077a:	d202      	bcs.n	8000782 <__udivmoddi4+0x14a>
 800077c:	45a0      	cmp	r8, r4
 800077e:	f200 80b6 	bhi.w	80008ee <__udivmoddi4+0x2b6>
 8000782:	4618      	mov	r0, r3
 8000784:	eba4 0408 	sub.w	r4, r4, r8
 8000788:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800078c:	e79f      	b.n	80006ce <__udivmoddi4+0x96>
 800078e:	f1c7 0c20 	rsb	ip, r7, #32
 8000792:	40bb      	lsls	r3, r7
 8000794:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000798:	ea4e 0e03 	orr.w	lr, lr, r3
 800079c:	fa01 f407 	lsl.w	r4, r1, r7
 80007a0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007a4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007a8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007ac:	4325      	orrs	r5, r4
 80007ae:	fbb3 f9f8 	udiv	r9, r3, r8
 80007b2:	0c2c      	lsrs	r4, r5, #16
 80007b4:	fb08 3319 	mls	r3, r8, r9, r3
 80007b8:	fa1f fa8e 	uxth.w	sl, lr
 80007bc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007c0:	fb09 f40a 	mul.w	r4, r9, sl
 80007c4:	429c      	cmp	r4, r3
 80007c6:	fa02 f207 	lsl.w	r2, r2, r7
 80007ca:	fa00 f107 	lsl.w	r1, r0, r7
 80007ce:	d90b      	bls.n	80007e8 <__udivmoddi4+0x1b0>
 80007d0:	eb1e 0303 	adds.w	r3, lr, r3
 80007d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80007d8:	f080 8087 	bcs.w	80008ea <__udivmoddi4+0x2b2>
 80007dc:	429c      	cmp	r4, r3
 80007de:	f240 8084 	bls.w	80008ea <__udivmoddi4+0x2b2>
 80007e2:	f1a9 0902 	sub.w	r9, r9, #2
 80007e6:	4473      	add	r3, lr
 80007e8:	1b1b      	subs	r3, r3, r4
 80007ea:	b2ad      	uxth	r5, r5
 80007ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80007f0:	fb08 3310 	mls	r3, r8, r0, r3
 80007f4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80007f8:	fb00 fa0a 	mul.w	sl, r0, sl
 80007fc:	45a2      	cmp	sl, r4
 80007fe:	d908      	bls.n	8000812 <__udivmoddi4+0x1da>
 8000800:	eb1e 0404 	adds.w	r4, lr, r4
 8000804:	f100 33ff 	add.w	r3, r0, #4294967295
 8000808:	d26b      	bcs.n	80008e2 <__udivmoddi4+0x2aa>
 800080a:	45a2      	cmp	sl, r4
 800080c:	d969      	bls.n	80008e2 <__udivmoddi4+0x2aa>
 800080e:	3802      	subs	r0, #2
 8000810:	4474      	add	r4, lr
 8000812:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000816:	fba0 8902 	umull	r8, r9, r0, r2
 800081a:	eba4 040a 	sub.w	r4, r4, sl
 800081e:	454c      	cmp	r4, r9
 8000820:	46c2      	mov	sl, r8
 8000822:	464b      	mov	r3, r9
 8000824:	d354      	bcc.n	80008d0 <__udivmoddi4+0x298>
 8000826:	d051      	beq.n	80008cc <__udivmoddi4+0x294>
 8000828:	2e00      	cmp	r6, #0
 800082a:	d069      	beq.n	8000900 <__udivmoddi4+0x2c8>
 800082c:	ebb1 050a 	subs.w	r5, r1, sl
 8000830:	eb64 0403 	sbc.w	r4, r4, r3
 8000834:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000838:	40fd      	lsrs	r5, r7
 800083a:	40fc      	lsrs	r4, r7
 800083c:	ea4c 0505 	orr.w	r5, ip, r5
 8000840:	e9c6 5400 	strd	r5, r4, [r6]
 8000844:	2700      	movs	r7, #0
 8000846:	e747      	b.n	80006d8 <__udivmoddi4+0xa0>
 8000848:	f1c2 0320 	rsb	r3, r2, #32
 800084c:	fa20 f703 	lsr.w	r7, r0, r3
 8000850:	4095      	lsls	r5, r2
 8000852:	fa01 f002 	lsl.w	r0, r1, r2
 8000856:	fa21 f303 	lsr.w	r3, r1, r3
 800085a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800085e:	4338      	orrs	r0, r7
 8000860:	0c01      	lsrs	r1, r0, #16
 8000862:	fbb3 f7fe 	udiv	r7, r3, lr
 8000866:	fa1f f885 	uxth.w	r8, r5
 800086a:	fb0e 3317 	mls	r3, lr, r7, r3
 800086e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000872:	fb07 f308 	mul.w	r3, r7, r8
 8000876:	428b      	cmp	r3, r1
 8000878:	fa04 f402 	lsl.w	r4, r4, r2
 800087c:	d907      	bls.n	800088e <__udivmoddi4+0x256>
 800087e:	1869      	adds	r1, r5, r1
 8000880:	f107 3cff 	add.w	ip, r7, #4294967295
 8000884:	d22f      	bcs.n	80008e6 <__udivmoddi4+0x2ae>
 8000886:	428b      	cmp	r3, r1
 8000888:	d92d      	bls.n	80008e6 <__udivmoddi4+0x2ae>
 800088a:	3f02      	subs	r7, #2
 800088c:	4429      	add	r1, r5
 800088e:	1acb      	subs	r3, r1, r3
 8000890:	b281      	uxth	r1, r0
 8000892:	fbb3 f0fe 	udiv	r0, r3, lr
 8000896:	fb0e 3310 	mls	r3, lr, r0, r3
 800089a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800089e:	fb00 f308 	mul.w	r3, r0, r8
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d907      	bls.n	80008b6 <__udivmoddi4+0x27e>
 80008a6:	1869      	adds	r1, r5, r1
 80008a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80008ac:	d217      	bcs.n	80008de <__udivmoddi4+0x2a6>
 80008ae:	428b      	cmp	r3, r1
 80008b0:	d915      	bls.n	80008de <__udivmoddi4+0x2a6>
 80008b2:	3802      	subs	r0, #2
 80008b4:	4429      	add	r1, r5
 80008b6:	1ac9      	subs	r1, r1, r3
 80008b8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008bc:	e73b      	b.n	8000736 <__udivmoddi4+0xfe>
 80008be:	4637      	mov	r7, r6
 80008c0:	4630      	mov	r0, r6
 80008c2:	e709      	b.n	80006d8 <__udivmoddi4+0xa0>
 80008c4:	4607      	mov	r7, r0
 80008c6:	e6e7      	b.n	8000698 <__udivmoddi4+0x60>
 80008c8:	4618      	mov	r0, r3
 80008ca:	e6fb      	b.n	80006c4 <__udivmoddi4+0x8c>
 80008cc:	4541      	cmp	r1, r8
 80008ce:	d2ab      	bcs.n	8000828 <__udivmoddi4+0x1f0>
 80008d0:	ebb8 0a02 	subs.w	sl, r8, r2
 80008d4:	eb69 020e 	sbc.w	r2, r9, lr
 80008d8:	3801      	subs	r0, #1
 80008da:	4613      	mov	r3, r2
 80008dc:	e7a4      	b.n	8000828 <__udivmoddi4+0x1f0>
 80008de:	4660      	mov	r0, ip
 80008e0:	e7e9      	b.n	80008b6 <__udivmoddi4+0x27e>
 80008e2:	4618      	mov	r0, r3
 80008e4:	e795      	b.n	8000812 <__udivmoddi4+0x1da>
 80008e6:	4667      	mov	r7, ip
 80008e8:	e7d1      	b.n	800088e <__udivmoddi4+0x256>
 80008ea:	4681      	mov	r9, r0
 80008ec:	e77c      	b.n	80007e8 <__udivmoddi4+0x1b0>
 80008ee:	3802      	subs	r0, #2
 80008f0:	442c      	add	r4, r5
 80008f2:	e747      	b.n	8000784 <__udivmoddi4+0x14c>
 80008f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f8:	442b      	add	r3, r5
 80008fa:	e72f      	b.n	800075c <__udivmoddi4+0x124>
 80008fc:	4638      	mov	r0, r7
 80008fe:	e708      	b.n	8000712 <__udivmoddi4+0xda>
 8000900:	4637      	mov	r7, r6
 8000902:	e6e9      	b.n	80006d8 <__udivmoddi4+0xa0>

08000904 <__aeabi_idiv0>:
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop

08000908 <Chassis_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Chassis_Task_Func */
void Chassis_Task_Func(void const * argument)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN Chassis_Task_Func */
	//buzzer_play_mario(200);
  /* Infinite loop */
  double i=0;
 8000910:	f04f 0300 	mov.w	r3, #0
 8000914:	f04f 0400 	mov.w	r4, #0
 8000918:	e9c7 3402 	strd	r3, r4, [r7, #8]
  for(;;)
  {
	printf("\nWelcome to RM-EE\n");
 800091c:	4810      	ldr	r0, [pc, #64]	; (8000960 <Chassis_Task_Func+0x58>)
 800091e:	f005 f915 	bl	8005b4c <puts>
	printf("Hello, the current time is %.2F",i);
 8000922:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000926:	480f      	ldr	r0, [pc, #60]	; (8000964 <Chassis_Task_Func+0x5c>)
 8000928:	f005 f89c 	bl	8005a64 <iprintf>
	i+=0.1;
 800092c:	a30a      	add	r3, pc, #40	; (adr r3, 8000958 <Chassis_Task_Func+0x50>)
 800092e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000932:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000936:	f7ff fcb1 	bl	800029c <__adddf3>
 800093a:	4603      	mov	r3, r0
 800093c:	460c      	mov	r4, r1
 800093e:	e9c7 3402 	strd	r3, r4, [r7, #8]
    osDelay(500);
 8000942:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000946:	f003 fea4 	bl	8004692 <osDelay>
    osDelay(1);
 800094a:	2001      	movs	r0, #1
 800094c:	f003 fea1 	bl	8004692 <osDelay>
  {
 8000950:	e7e4      	b.n	800091c <Chassis_Task_Func+0x14>
 8000952:	bf00      	nop
 8000954:	f3af 8000 	nop.w
 8000958:	9999999a 	.word	0x9999999a
 800095c:	3fb99999 	.word	0x3fb99999
 8000960:	0800690c 	.word	0x0800690c
 8000964:	08006920 	.word	0x08006920

08000968 <Gimbal_Task_Function>:

extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart7;

void Gimbal_Task_Function(void const * argument)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

	//buzzer_play_mario(200);
	//int16_t message=7500;


	can_filter_enable(&hcan1);
 8000970:	4807      	ldr	r0, [pc, #28]	; (8000990 <Gimbal_Task_Function+0x28>)
 8000972:	f000 f86d 	bl	8000a50 <can_filter_enable>

  for(;;)
  {
	  HAL_GPIO_TogglePin(LD_C_GPIO_Port, LD_C_Pin);
 8000976:	2140      	movs	r1, #64	; 0x40
 8000978:	4806      	ldr	r0, [pc, #24]	; (8000994 <Gimbal_Task_Function+0x2c>)
 800097a:	f001 ff14 	bl	80027a6 <HAL_GPIO_TogglePin>
	  CAN_Send_Gimbal(7500,0);
 800097e:	2100      	movs	r1, #0
 8000980:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8000984:	f000 f808 	bl	8000998 <CAN_Send_Gimbal>



	  //osDelay(500);
	  osDelay(3);
 8000988:	2003      	movs	r0, #3
 800098a:	f003 fe82 	bl	8004692 <osDelay>
	  HAL_GPIO_TogglePin(LD_C_GPIO_Port, LD_C_Pin);
 800098e:	e7f2      	b.n	8000976 <Gimbal_Task_Function+0xe>
 8000990:	200040c4 	.word	0x200040c4
 8000994:	40021800 	.word	0x40021800

08000998 <CAN_Send_Gimbal>:
  }
  /* USER CODE END Gimbal_Task_Function */
}

void CAN_Send_Gimbal(int16_t yaw_raw, int16_t pitch_raw)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	460a      	mov	r2, r1
 80009a2:	80fb      	strh	r3, [r7, #6]
 80009a4:	4613      	mov	r3, r2
 80009a6:	80bb      	strh	r3, [r7, #4]
    uint32_t send_mail_box;
    //chassis_tx_message.StdId = 0x200;  // 3508
	chassis_tx_message.StdId = 0x1FF;  // gimbal
 80009a8:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <CAN_Send_Gimbal+0x84>)
 80009aa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80009ae:	601a      	str	r2, [r3, #0]
    chassis_tx_message.IDE = CAN_ID_STD;
 80009b0:	4b1a      	ldr	r3, [pc, #104]	; (8000a1c <CAN_Send_Gimbal+0x84>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	609a      	str	r2, [r3, #8]
    chassis_tx_message.RTR = CAN_RTR_DATA;
 80009b6:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <CAN_Send_Gimbal+0x84>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	60da      	str	r2, [r3, #12]
    chassis_tx_message.DLC = 0x08;
 80009bc:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <CAN_Send_Gimbal+0x84>)
 80009be:	2208      	movs	r2, #8
 80009c0:	611a      	str	r2, [r3, #16]
    chassis_can_send_data[0] = yaw_raw >> 8;
 80009c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009c6:	121b      	asrs	r3, r3, #8
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009ce:	701a      	strb	r2, [r3, #0]
    chassis_can_send_data[1] = yaw_raw;
 80009d0:	88fb      	ldrh	r3, [r7, #6]
 80009d2:	b2da      	uxtb	r2, r3
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009d6:	705a      	strb	r2, [r3, #1]
    chassis_can_send_data[2] = pitch_raw >> 8;
 80009d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009dc:	121b      	asrs	r3, r3, #8
 80009de:	b21b      	sxth	r3, r3
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009e4:	709a      	strb	r2, [r3, #2]
    chassis_can_send_data[3] = pitch_raw;
 80009e6:	88bb      	ldrh	r3, [r7, #4]
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009ec:	70da      	strb	r2, [r3, #3]
    chassis_can_send_data[4] = 0;
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	711a      	strb	r2, [r3, #4]
    chassis_can_send_data[5] = 0;
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	715a      	strb	r2, [r3, #5]
    chassis_can_send_data[6] = 0;
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	719a      	strb	r2, [r3, #6]
    chassis_can_send_data[7] = 0;
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	71da      	strb	r2, [r3, #7]


    HAL_CAN_AddTxMessage(&hcan1, &chassis_tx_message, chassis_can_send_data, &send_mail_box);
 8000a06:	f107 030c 	add.w	r3, r7, #12
 8000a0a:	4a05      	ldr	r2, [pc, #20]	; (8000a20 <CAN_Send_Gimbal+0x88>)
 8000a0c:	4903      	ldr	r1, [pc, #12]	; (8000a1c <CAN_Send_Gimbal+0x84>)
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <CAN_Send_Gimbal+0x8c>)
 8000a10:	f001 f920 	bl	8001c54 <HAL_CAN_AddTxMessage>
//    else{
//    	buzzer_play_c1(100);
//    	buzzer_play_d1(100);
//    	buzzer_play_e1(100);
//    }
}
 8000a14:	bf00      	nop
 8000a16:	3710      	adds	r7, #16
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000098 	.word	0x20000098
 8000a20:	20000090 	.word	0x20000090
 8000a24:	200040c4 	.word	0x200040c4

08000a28 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_Red_GPIO_Port,LED_Red_Pin);
 8000a30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a34:	4805      	ldr	r0, [pc, #20]	; (8000a4c <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8000a36:	f001 feb6 	bl	80027a6 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8000a3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a3e:	f000 fec7 	bl	80017d0 <HAL_Delay>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40021000 	.word	0x40021000

08000a50 <can_filter_enable>:

void can_filter_enable(CAN_HandleTypeDef* hcan){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08c      	sub	sp, #48	; 0x30
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 8000a60:	2300      	movs	r3, #0
 8000a62:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8000a70:	2301      	movs	r3, #1
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 8000a74:	2301      	movs	r3, #1
 8000a76:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
 8000a78:	231b      	movs	r3, #27
 8000a7a:	62fb      	str	r3, [r7, #44]	; 0x2c

	CAN_FilterConfigStructure.FilterBank = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61fb      	str	r3, [r7, #28]

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 8000a80:	f107 0308 	add.w	r3, r7, #8
 8000a84:	4619      	mov	r1, r3
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f000 ffc0 	bl	8001a0c <HAL_CAN_ConfigFilter>
}
 8000a8c:	bf00      	nop
 8000a8e:	3730      	adds	r7, #48	; 0x30
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <HAL_GPIO_EXTI_Callback>:
	CAN_FilterConfigStructure.FilterBank = 0;

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af02      	add	r7, sp, #8
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Button_Pin){
 8000a9e:	88fb      	ldrh	r3, [r7, #6]
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d10d      	bne.n	8000ac0 <HAL_GPIO_EXTI_Callback+0x2c>
		//can_filter_enable(&hcan1);


		printf("\n======== 6020 DATA REPORT ========\r\n"
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	2301      	movs	r3, #1
 8000aae:	2201      	movs	r2, #1
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	4805      	ldr	r0, [pc, #20]	; (8000ac8 <HAL_GPIO_EXTI_Callback+0x34>)
 8000ab4:	f004 ffd6 	bl	8005a64 <iprintf>
	             "Current      %d\r\n"
	             "Speed        %d\r\n"
	             "Temperature  %u\r\n"
	             "=================================\r\n\r\n",1,1,1,1,1);

		HAL_Delay(5000);
 8000ab8:	f241 3088 	movw	r0, #5000	; 0x1388
 8000abc:	f000 fe88 	bl	80017d0 <HAL_Delay>

		//can_filter_disable(&hcan1);


	}
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	08006940 	.word	0x08006940

08000acc <Shoot_Task_Func>:
 */
#include "Shoot_App.h"
void shoot_init(void);

void Shoot_Task_Func(void const * argument)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  shoot_init();
 8000ad4:	f000 f81c 	bl	8000b10 <shoot_init>
  for(;;)
  {
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1500);
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <Shoot_Task_Func+0x3c>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000ae0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,1500);
 8000ae2:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <Shoot_Task_Func+0x3c>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000aea:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_TogglePin(LD_A_GPIO_Port,LD_A_Pin);
 8000aec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af0:	4806      	ldr	r0, [pc, #24]	; (8000b0c <Shoot_Task_Func+0x40>)
 8000af2:	f001 fe58 	bl	80027a6 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000af6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000afa:	f003 fdca 	bl	8004692 <osDelay>
    osDelay(1);
 8000afe:	2001      	movs	r0, #1
 8000b00:	f003 fdc7 	bl	8004692 <osDelay>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1500);
 8000b04:	e7e8      	b.n	8000ad8 <Shoot_Task_Func+0xc>
 8000b06:	bf00      	nop
 8000b08:	2000405c 	.word	0x2000405c
 8000b0c:	40021800 	.word	0x40021800

08000b10 <shoot_init>:
  }
  /* USER CODE END 5 */
}

void shoot_init(void){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000b14:	2100      	movs	r1, #0
 8000b16:	4812      	ldr	r0, [pc, #72]	; (8000b60 <shoot_init+0x50>)
 8000b18:	f002 fb6a 	bl	80031f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000b1c:	2108      	movs	r1, #8
 8000b1e:	4810      	ldr	r0, [pc, #64]	; (8000b60 <shoot_init+0x50>)
 8000b20:	f002 fb66 	bl	80031f0 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,2000);
 8000b24:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <shoot_init+0x50>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000b2c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,2000);
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <shoot_init+0x50>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000b36:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(2000);
 8000b38:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b3c:	f003 fda9 	bl	8004692 <osDelay>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1000);
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <shoot_init+0x50>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b48:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,1000);
 8000b4a:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <shoot_init+0x50>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b52:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(1750);
 8000b54:	f240 60d6 	movw	r0, #1750	; 0x6d6
 8000b58:	f003 fd9b 	bl	8004692 <osDelay>

}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	2000405c 	.word	0x2000405c

08000b64 <buzzer_init>:
 *      Use HAL_Delay instead of OS_delay if you want to use it before free RTOS kicks in
 */

#include "buzzer.h"

void buzzer_init(void){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4802      	ldr	r0, [pc, #8]	; (8000b74 <buzzer_init+0x10>)
 8000b6c:	f002 fb40 	bl	80031f0 <HAL_TIM_PWM_Start>

}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200040ec 	.word	0x200040ec

08000b78 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8000b7c:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b7e:	4a18      	ldr	r2, [pc, #96]	; (8000be0 <MX_CAN1_Init+0x68>)
 8000b80:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b84:	2203      	movs	r2, #3
 8000b86:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b96:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000b9a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000b9e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000ba2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ba4:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000bc8:	4804      	ldr	r0, [pc, #16]	; (8000bdc <MX_CAN1_Init+0x64>)
 8000bca:	f000 fe23 	bl	8001814 <HAL_CAN_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000bd4:	f000 fa46 	bl	8001064 <Error_Handler>
  }

}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200040c4 	.word	0x200040c4
 8000be0:	40006400 	.word	0x40006400

08000be4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	; 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a21      	ldr	r2, [pc, #132]	; (8000c88 <HAL_CAN_MspInit+0xa4>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d13b      	bne.n	8000c7e <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
 8000c0a:	4b20      	ldr	r3, [pc, #128]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	4a1f      	ldr	r2, [pc, #124]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c14:	6413      	str	r3, [r2, #64]	; 0x40
 8000c16:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	4a18      	ldr	r2, [pc, #96]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6313      	str	r3, [r2, #48]	; 0x30
 8000c32:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <HAL_CAN_MspInit+0xa8>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000c4e:	2309      	movs	r3, #9
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	4619      	mov	r1, r3
 8000c58:	480d      	ldr	r0, [pc, #52]	; (8000c90 <HAL_CAN_MspInit+0xac>)
 8000c5a:	f001 fbe1 	bl	8002420 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2105      	movs	r1, #5
 8000c62:	2013      	movs	r0, #19
 8000c64:	f001 fbb2 	bl	80023cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000c68:	2013      	movs	r0, #19
 8000c6a:	f001 fbcb 	bl	8002404 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2105      	movs	r1, #5
 8000c72:	2014      	movs	r0, #20
 8000c74:	f001 fbaa 	bl	80023cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000c78:	2014      	movs	r0, #20
 8000c7a:	f001 fbc3 	bl	8002404 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000c7e:	bf00      	nop
 8000c80:	3728      	adds	r7, #40	; 0x28
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40006400 	.word	0x40006400
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020c00 	.word	0x40020c00

08000c94 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4a07      	ldr	r2, [pc, #28]	; (8000cc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ca4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	4a06      	ldr	r2, [pc, #24]	; (8000cc4 <vApplicationGetIdleTaskMemory+0x30>)
 8000caa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2280      	movs	r2, #128	; 0x80
 8000cb0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000cb2:	bf00      	nop
 8000cb4:	3714      	adds	r7, #20
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	200000b0 	.word	0x200000b0
 8000cc4:	20000104 	.word	0x20000104

08000cc8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cc8:	b5b0      	push	{r4, r5, r7, lr}
 8000cca:	b0a0      	sub	sp, #128	; 0x80
 8000ccc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000cce:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <MX_FREERTOS_Init+0x98>)
 8000cd0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000cd4:	461d      	mov	r5, r3
 8000cd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ce2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f003 fc86 	bl	80045fa <osThreadCreate>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <MX_FREERTOS_Init+0x9c>)
 8000cf2:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  	osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityNormal, 0, 128);
 8000cf4:	4b1c      	ldr	r3, [pc, #112]	; (8000d68 <MX_FREERTOS_Init+0xa0>)
 8000cf6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000cfa:	461d      	mov	r5, r3
 8000cfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 8000d08:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f003 fc73 	bl	80045fa <osThreadCreate>
 8000d14:	67f8      	str	r0, [r7, #124]	; 0x7c

    osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityNormal, 0, 128);
 8000d16:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <MX_FREERTOS_Init+0xa4>)
 8000d18:	f107 0420 	add.w	r4, r7, #32
 8000d1c:	461d      	mov	r5, r3
 8000d1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f003 fc62 	bl	80045fa <osThreadCreate>
 8000d36:	67b8      	str	r0, [r7, #120]	; 0x78

    osThreadDef(ShootTask, Shoot_Task_Func, osPriorityNormal, 0, 128);
 8000d38:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <MX_FREERTOS_Init+0xa8>)
 8000d3a:	1d3c      	adds	r4, r7, #4
 8000d3c:	461d      	mov	r5, r3
 8000d3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 fc53 	bl	80045fa <osThreadCreate>
 8000d54:	6778      	str	r0, [r7, #116]	; 0x74
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000d56:	bf00      	nop
 8000d58:	3780      	adds	r7, #128	; 0x80
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	080069ec 	.word	0x080069ec
 8000d64:	2000412c 	.word	0x2000412c
 8000d68:	08006a14 	.word	0x08006a14
 8000d6c:	08006a3c 	.word	0x08006a3c
 8000d70:	08006a64 	.word	0x08006a64

08000d74 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f003 fc88 	bl	8004692 <osDelay>
 8000d82:	e7fb      	b.n	8000d7c <StartDefaultTask+0x8>

08000d84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b08c      	sub	sp, #48	; 0x30
 8000d88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	f107 031c 	add.w	r3, r7, #28
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]
 8000d94:	609a      	str	r2, [r3, #8]
 8000d96:	60da      	str	r2, [r3, #12]
 8000d98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
 8000d9e:	4b5e      	ldr	r3, [pc, #376]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	4a5d      	ldr	r2, [pc, #372]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000da4:	f043 0301 	orr.w	r3, r3, #1
 8000da8:	6313      	str	r3, [r2, #48]	; 0x30
 8000daa:	4b5b      	ldr	r3, [pc, #364]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	61bb      	str	r3, [r7, #24]
 8000db4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	4b57      	ldr	r3, [pc, #348]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	4a56      	ldr	r2, [pc, #344]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000dc0:	f043 0308 	orr.w	r3, r3, #8
 8000dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc6:	4b54      	ldr	r3, [pc, #336]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	f003 0308 	and.w	r3, r3, #8
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	4b50      	ldr	r3, [pc, #320]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	4a4f      	ldr	r2, [pc, #316]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000de0:	6313      	str	r3, [r2, #48]	; 0x30
 8000de2:	4b4d      	ldr	r3, [pc, #308]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	4b49      	ldr	r3, [pc, #292]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	4a48      	ldr	r2, [pc, #288]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfe:	4b46      	ldr	r3, [pc, #280]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	4b42      	ldr	r3, [pc, #264]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	4a41      	ldr	r2, [pc, #260]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e14:	f043 0302 	orr.w	r3, r3, #2
 8000e18:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1a:	4b3f      	ldr	r3, [pc, #252]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
 8000e2a:	4b3b      	ldr	r3, [pc, #236]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	4a3a      	ldr	r2, [pc, #232]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e30:	f043 0310 	orr.w	r3, r3, #16
 8000e34:	6313      	str	r3, [r2, #48]	; 0x30
 8000e36:	4b38      	ldr	r3, [pc, #224]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	f003 0310 	and.w	r3, r3, #16
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	603b      	str	r3, [r7, #0]
 8000e46:	4b34      	ldr	r3, [pc, #208]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	4a33      	ldr	r2, [pc, #204]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e4c:	f043 0320 	orr.w	r3, r3, #32
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
 8000e52:	4b31      	ldr	r3, [pc, #196]	; (8000f18 <MX_GPIO_Init+0x194>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	f003 0320 	and.w	r3, r3, #32
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin, GPIO_PIN_SET);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000e64:	482d      	ldr	r0, [pc, #180]	; (8000f1c <MX_GPIO_Init+0x198>)
 8000e66:	f001 fc85 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin, GPIO_PIN_RESET);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	211e      	movs	r1, #30
 8000e6e:	482b      	ldr	r0, [pc, #172]	; (8000f1c <MX_GPIO_Init+0x198>)
 8000e70:	f001 fc80 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e7a:	4829      	ldr	r0, [pc, #164]	; (8000f20 <MX_GPIO_Init+0x19c>)
 8000e7c:	f001 fc7a 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e86:	4827      	ldr	r0, [pc, #156]	; (8000f24 <MX_GPIO_Init+0x1a0>)
 8000e88:	f001 fc74 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin
 8000e8c:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8000e90:	61fb      	str	r3, [r7, #28]
                          |LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e92:	2301      	movs	r3, #1
 8000e94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	481d      	ldr	r0, [pc, #116]	; (8000f1c <MX_GPIO_Init+0x198>)
 8000ea6:	f001 fabb 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eae:	4b1e      	ldr	r3, [pc, #120]	; (8000f28 <MX_GPIO_Init+0x1a4>)
 8000eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	481b      	ldr	r0, [pc, #108]	; (8000f2c <MX_GPIO_Init+0x1a8>)
 8000ebe:	f001 faaf 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Red_Pin;
 8000ec2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Red_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 031c 	add.w	r3, r7, #28
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4811      	ldr	r0, [pc, #68]	; (8000f20 <MX_GPIO_Init+0x19c>)
 8000edc:	f001 faa0 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Green_Pin;
 8000ee0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Green_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480a      	ldr	r0, [pc, #40]	; (8000f24 <MX_GPIO_Init+0x1a0>)
 8000efa:	f001 fa91 	bl	8002420 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2105      	movs	r1, #5
 8000f02:	2008      	movs	r0, #8
 8000f04:	f001 fa62 	bl	80023cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f08:	2008      	movs	r0, #8
 8000f0a:	f001 fa7b 	bl	8002404 <HAL_NVIC_EnableIRQ>

}
 8000f0e:	bf00      	nop
 8000f10:	3730      	adds	r7, #48	; 0x30
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	40021800 	.word	0x40021800
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40021400 	.word	0x40021400
 8000f28:	10110000 	.word	0x10110000
 8000f2c:	40020400 	.word	0x40020400

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f34:	f000 fc0a 	bl	800174c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f38:	f000 f816 	bl	8000f68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3c:	f7ff ff22 	bl	8000d84 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000f40:	f7ff fe1a 	bl	8000b78 <MX_CAN1_Init>
  MX_TIM4_Init();
 8000f44:	f000 fa0e 	bl	8001364 <MX_TIM4_Init>
  MX_TIM12_Init();
 8000f48:	f000 fa72 	bl	8001430 <MX_TIM12_Init>
  MX_UART7_Init();
 8000f4c:	f000 fb62 	bl	8001614 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */

  buzzer_init();
 8000f50:	f7ff fe08 	bl	8000b64 <buzzer_init>
  HAL_CAN_Start(&hcan1);
 8000f54:	4803      	ldr	r0, [pc, #12]	; (8000f64 <main+0x34>)
 8000f56:	f000 fe39 	bl	8001bcc <HAL_CAN_Start>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000f5a:	f7ff feb5 	bl	8000cc8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000f5e:	f003 fb45 	bl	80045ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <main+0x32>
 8000f64:	200040c4 	.word	0x200040c4

08000f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b094      	sub	sp, #80	; 0x50
 8000f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 0320 	add.w	r3, r7, #32
 8000f72:	2230      	movs	r2, #48	; 0x30
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f004 fd6c 	bl	8005a54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	4b29      	ldr	r3, [pc, #164]	; (8001038 <SystemClock_Config+0xd0>)
 8000f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f94:	4a28      	ldr	r2, [pc, #160]	; (8001038 <SystemClock_Config+0xd0>)
 8000f96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9c:	4b26      	ldr	r3, [pc, #152]	; (8001038 <SystemClock_Config+0xd0>)
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	4b23      	ldr	r3, [pc, #140]	; (800103c <SystemClock_Config+0xd4>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fb4:	4a21      	ldr	r2, [pc, #132]	; (800103c <SystemClock_Config+0xd4>)
 8000fb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fba:	6013      	str	r3, [r2, #0]
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	; (800103c <SystemClock_Config+0xd4>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fcc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fda:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000fdc:	2306      	movs	r3, #6
 8000fde:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000fe0:	23a8      	movs	r3, #168	; 0xa8
 8000fe2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fec:	f107 0320 	add.w	r3, r7, #32
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 fc0b 	bl	800280c <HAL_RCC_OscConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ffc:	f000 f832 	bl	8001064 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001000:	230f      	movs	r3, #15
 8001002:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001004:	2302      	movs	r3, #2
 8001006:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800100c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001010:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001016:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	2102      	movs	r1, #2
 800101e:	4618      	mov	r0, r3
 8001020:	f001 fe64 	bl	8002cec <HAL_RCC_ClockConfig>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800102a:	f000 f81b 	bl	8001064 <Error_Handler>
  }
}
 800102e:	bf00      	nop
 8001030:	3750      	adds	r7, #80	; 0x50
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800
 800103c:	40007000 	.word	0x40007000

08001040 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d101      	bne.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001052:	f000 fb9d 	bl	8001790 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40000c00 	.word	0x40000c00

08001064 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001068:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800106a:	e7fe      	b.n	800106a <Error_Handler+0x6>

0800106c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_MspInit+0x54>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a11      	ldr	r2, [pc, #68]	; (80010c0 <HAL_MspInit+0x54>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <HAL_MspInit+0x54>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <HAL_MspInit+0x54>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	4a0a      	ldr	r2, [pc, #40]	; (80010c0 <HAL_MspInit+0x54>)
 8001098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109c:	6413      	str	r3, [r2, #64]	; 0x40
 800109e:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <HAL_MspInit+0x54>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	210f      	movs	r1, #15
 80010ae:	f06f 0001 	mvn.w	r0, #1
 80010b2:	f001 f98b 	bl	80023cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	; 0x30
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	2032      	movs	r0, #50	; 0x32
 80010da:	f001 f977 	bl	80023cc <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80010de:	2032      	movs	r0, #50	; 0x32
 80010e0:	f001 f990 	bl	8002404 <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80010e4:	2300      	movs	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <HAL_InitTick+0xa4>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	4a1e      	ldr	r2, [pc, #120]	; (8001168 <HAL_InitTick+0xa4>)
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	6413      	str	r3, [r2, #64]	; 0x40
 80010f4:	4b1c      	ldr	r3, [pc, #112]	; (8001168 <HAL_InitTick+0xa4>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001100:	f107 0210 	add.w	r2, r7, #16
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f001 ffba 	bl	8003084 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001110:	f001 ff90 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 8001114:	4603      	mov	r3, r0
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800111a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800111c:	4a13      	ldr	r2, [pc, #76]	; (800116c <HAL_InitTick+0xa8>)
 800111e:	fba2 2303 	umull	r2, r3, r2, r3
 8001122:	0c9b      	lsrs	r3, r3, #18
 8001124:	3b01      	subs	r3, #1
 8001126:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <HAL_InitTick+0xac>)
 800112a:	4a12      	ldr	r2, [pc, #72]	; (8001174 <HAL_InitTick+0xb0>)
 800112c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HAL_InitTick+0xac>)
 8001130:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001134:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001136:	4a0e      	ldr	r2, [pc, #56]	; (8001170 <HAL_InitTick+0xac>)
 8001138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800113a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800113c:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <HAL_InitTick+0xac>)
 800113e:	2200      	movs	r2, #0
 8001140:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001142:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <HAL_InitTick+0xac>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8001148:	4809      	ldr	r0, [pc, #36]	; (8001170 <HAL_InitTick+0xac>)
 800114a:	f001 ffcd 	bl	80030e8 <HAL_TIM_Base_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d104      	bne.n	800115e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8001154:	4806      	ldr	r0, [pc, #24]	; (8001170 <HAL_InitTick+0xac>)
 8001156:	f001 fffc 	bl	8003152 <HAL_TIM_Base_Start_IT>
 800115a:	4603      	mov	r3, r0
 800115c:	e000      	b.n	8001160 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
}
 8001160:	4618      	mov	r0, r3
 8001162:	3730      	adds	r7, #48	; 0x30
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	431bde83 	.word	0x431bde83
 8001170:	20004130 	.word	0x20004130
 8001174:	40000c00 	.word	0x40000c00

08001178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800117c:	e7fe      	b.n	800117c <NMI_Handler+0x4>

0800117e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001182:	e7fe      	b.n	8001182 <HardFault_Handler+0x4>

08001184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001188:	e7fe      	b.n	8001188 <MemManage_Handler+0x4>

0800118a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800118e:	e7fe      	b.n	800118e <BusFault_Handler+0x4>

08001190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001194:	e7fe      	b.n	8001194 <UsageFault_Handler+0x4>

08001196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80011a8:	2004      	movs	r0, #4
 80011aa:	f001 fb17 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80011b8:	4802      	ldr	r0, [pc, #8]	; (80011c4 <CAN1_TX_IRQHandler+0x10>)
 80011ba:	f000 fe26 	bl	8001e0a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200040c4 	.word	0x200040c4

080011c8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80011cc:	4802      	ldr	r0, [pc, #8]	; (80011d8 <CAN1_RX0_IRQHandler+0x10>)
 80011ce:	f000 fe1c 	bl	8001e0a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200040c4 	.word	0x200040c4

080011dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80011e0:	4802      	ldr	r0, [pc, #8]	; (80011ec <TIM5_IRQHandler+0x10>)
 80011e2:	f002 f843 	bl	800326c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20004130 	.word	0x20004130

080011f0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	e00a      	b.n	8001218 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001202:	f3af 8000 	nop.w
 8001206:	4601      	mov	r1, r0
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	60ba      	str	r2, [r7, #8]
 800120e:	b2ca      	uxtb	r2, r1
 8001210:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	3301      	adds	r3, #1
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	429a      	cmp	r2, r3
 800121e:	dbf0      	blt.n	8001202 <_read+0x12>
	}

return len;
 8001220:	687b      	ldr	r3, [r7, #4]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	e009      	b.n	8001250 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	60ba      	str	r2, [r7, #8]
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f000 f9d3 	bl	80015f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	3301      	adds	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697a      	ldr	r2, [r7, #20]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	429a      	cmp	r2, r3
 8001256:	dbf1      	blt.n	800123c <_write+0x12>
	}
	return len;
 8001258:	687b      	ldr	r3, [r7, #4]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <_close>:

int _close(int file)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
	return -1;
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
 8001282:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800128a:	605a      	str	r2, [r3, #4]
	return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <_isatty>:

int _isatty(int file)
{
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
	return 1;
 80012a2:	2301      	movs	r3, #1
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
	return 0;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d4:	4a14      	ldr	r2, [pc, #80]	; (8001328 <_sbrk+0x5c>)
 80012d6:	4b15      	ldr	r3, [pc, #84]	; (800132c <_sbrk+0x60>)
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d102      	bne.n	80012ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e8:	4b11      	ldr	r3, [pc, #68]	; (8001330 <_sbrk+0x64>)
 80012ea:	4a12      	ldr	r2, [pc, #72]	; (8001334 <_sbrk+0x68>)
 80012ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <_sbrk+0x64>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d207      	bcs.n	800130c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012fc:	f004 fb80 	bl	8005a00 <__errno>
 8001300:	4602      	mov	r2, r0
 8001302:	230c      	movs	r3, #12
 8001304:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
 800130a:	e009      	b.n	8001320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800130c:	4b08      	ldr	r3, [pc, #32]	; (8001330 <_sbrk+0x64>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	4a05      	ldr	r2, [pc, #20]	; (8001330 <_sbrk+0x64>)
 800131c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800131e:	68fb      	ldr	r3, [r7, #12]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20030000 	.word	0x20030000
 800132c:	00000400 	.word	0x00000400
 8001330:	20000304 	.word	0x20000304
 8001334:	200041b8 	.word	0x200041b8

08001338 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <SystemInit+0x28>)
 800133e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001342:	4a07      	ldr	r2, [pc, #28]	; (8001360 <SystemInit+0x28>)
 8001344:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001348:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800134c:	4b04      	ldr	r3, [pc, #16]	; (8001360 <SystemInit+0x28>)
 800134e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001352:	609a      	str	r2, [r3, #8]
#endif
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim12;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	; 0x28
 8001368:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136a:	f107 0320 	add.w	r3, r7, #32
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]
 8001382:	615a      	str	r2, [r3, #20]
 8001384:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001386:	4b28      	ldr	r3, [pc, #160]	; (8001428 <MX_TIM4_Init+0xc4>)
 8001388:	4a28      	ldr	r2, [pc, #160]	; (800142c <MX_TIM4_Init+0xc8>)
 800138a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <MX_TIM4_Init+0xc4>)
 800138e:	2253      	movs	r2, #83	; 0x53
 8001390:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001392:	4b25      	ldr	r3, [pc, #148]	; (8001428 <MX_TIM4_Init+0xc4>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001398:	4b23      	ldr	r3, [pc, #140]	; (8001428 <MX_TIM4_Init+0xc4>)
 800139a:	f242 720f 	movw	r2, #9999	; 0x270f
 800139e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a0:	4b21      	ldr	r3, [pc, #132]	; (8001428 <MX_TIM4_Init+0xc4>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a6:	4b20      	ldr	r3, [pc, #128]	; (8001428 <MX_TIM4_Init+0xc4>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80013ac:	481e      	ldr	r0, [pc, #120]	; (8001428 <MX_TIM4_Init+0xc4>)
 80013ae:	f001 fef4 	bl	800319a <HAL_TIM_PWM_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80013b8:	f7ff fe54 	bl	8001064 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	4619      	mov	r1, r3
 80013ca:	4817      	ldr	r0, [pc, #92]	; (8001428 <MX_TIM4_Init+0xc4>)
 80013cc:	f002 fbba 	bl	8003b44 <HAL_TIMEx_MasterConfigSynchronization>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80013d6:	f7ff fe45 	bl	8001064 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013da:	2360      	movs	r3, #96	; 0x60
 80013dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80013de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	4619      	mov	r1, r3
 80013f2:	480d      	ldr	r0, [pc, #52]	; (8001428 <MX_TIM4_Init+0xc4>)
 80013f4:	f002 f842 	bl	800347c <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80013fe:	f7ff fe31 	bl	8001064 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2208      	movs	r2, #8
 8001406:	4619      	mov	r1, r3
 8001408:	4807      	ldr	r0, [pc, #28]	; (8001428 <MX_TIM4_Init+0xc4>)
 800140a:	f002 f837 	bl	800347c <HAL_TIM_PWM_ConfigChannel>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001414:	f7ff fe26 	bl	8001064 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8001418:	4803      	ldr	r0, [pc, #12]	; (8001428 <MX_TIM4_Init+0xc4>)
 800141a:	f000 f887 	bl	800152c <HAL_TIM_MspPostInit>

}
 800141e:	bf00      	nop
 8001420:	3728      	adds	r7, #40	; 0x28
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000405c 	.word	0x2000405c
 800142c:	40000800 	.word	0x40000800

08001430 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
 8001444:	615a      	str	r2, [r3, #20]
 8001446:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM12_Init+0x84>)
 800144a:	4a1b      	ldr	r2, [pc, #108]	; (80014b8 <MX_TIM12_Init+0x88>)
 800144c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 35;
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <MX_TIM12_Init+0x84>)
 8001450:	2223      	movs	r2, #35	; 0x23
 8001452:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001454:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_TIM12_Init+0x84>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000-1;
 800145a:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_TIM12_Init+0x84>)
 800145c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001460:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_TIM12_Init+0x84>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <MX_TIM12_Init+0x84>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800146e:	4811      	ldr	r0, [pc, #68]	; (80014b4 <MX_TIM12_Init+0x84>)
 8001470:	f001 fe93 	bl	800319a <HAL_TIM_PWM_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800147a:	f7ff fdf3 	bl	8001064 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147e:	2360      	movs	r3, #96	; 0x60
 8001480:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	2200      	movs	r2, #0
 8001492:	4619      	mov	r1, r3
 8001494:	4807      	ldr	r0, [pc, #28]	; (80014b4 <MX_TIM12_Init+0x84>)
 8001496:	f001 fff1 	bl	800347c <HAL_TIM_PWM_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80014a0:	f7ff fde0 	bl	8001064 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 80014a4:	4803      	ldr	r0, [pc, #12]	; (80014b4 <MX_TIM12_Init+0x84>)
 80014a6:	f000 f841 	bl	800152c <HAL_TIM_MspPostInit>

}
 80014aa:	bf00      	nop
 80014ac:	3720      	adds	r7, #32
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200040ec 	.word	0x200040ec
 80014b8:	40001800 	.word	0x40001800

080014bc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a15      	ldr	r2, [pc, #84]	; (8001520 <HAL_TIM_PWM_MspInit+0x64>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d10e      	bne.n	80014ec <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b14      	ldr	r3, [pc, #80]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	4a13      	ldr	r2, [pc, #76]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6413      	str	r3, [r2, #64]	; 0x40
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80014ea:	e012      	b.n	8001512 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM12)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a0d      	ldr	r2, [pc, #52]	; (8001528 <HAL_TIM_PWM_MspInit+0x6c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d10d      	bne.n	8001512 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	4a09      	ldr	r2, [pc, #36]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 8001500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001504:	6413      	str	r3, [r2, #64]	; 0x40
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <HAL_TIM_PWM_MspInit+0x68>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40000800 	.word	0x40000800
 8001524:	40023800 	.word	0x40023800
 8001528:	40001800 	.word	0x40001800

0800152c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	; 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a24      	ldr	r2, [pc, #144]	; (80015dc <HAL_TIM_MspPostInit+0xb0>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d11f      	bne.n	800158e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a22      	ldr	r2, [pc, #136]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 8001558:	f043 0308 	orr.w	r3, r3, #8
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_12;
 800156a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800157c:	2302      	movs	r3, #2
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <HAL_TIM_MspPostInit+0xb8>)
 8001588:	f000 ff4a 	bl	8002420 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800158c:	e022      	b.n	80015d4 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a15      	ldr	r2, [pc, #84]	; (80015e8 <HAL_TIM_MspPostInit+0xbc>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d11d      	bne.n	80015d4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a0:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 80015a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015a6:	6313      	str	r3, [r2, #48]	; 0x30
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <HAL_TIM_MspPostInit+0xb4>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015b4:	2340      	movs	r3, #64	; 0x40
 80015b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b8:	2302      	movs	r3, #2
 80015ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80015c4:	2309      	movs	r3, #9
 80015c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4619      	mov	r1, r3
 80015ce:	4807      	ldr	r0, [pc, #28]	; (80015ec <HAL_TIM_MspPostInit+0xc0>)
 80015d0:	f000 ff26 	bl	8002420 <HAL_GPIO_Init>
}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	; 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40000800 	.word	0x40000800
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40020c00 	.word	0x40020c00
 80015e8:	40001800 	.word	0x40001800
 80015ec:	40021c00 	.word	0x40021c00

080015f0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart7, (uint8_t *)&ch, 1, 0xFFFF);
 80015f8:	1d39      	adds	r1, r7, #4
 80015fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015fe:	2201      	movs	r2, #1
 8001600:	4803      	ldr	r0, [pc, #12]	; (8001610 <__io_putchar+0x20>)
 8001602:	f002 fb7c 	bl	8003cfe <HAL_UART_Transmit>

  return ch;
 8001606:	687b      	ldr	r3, [r7, #4]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20004170 	.word	0x20004170

08001614 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <MX_UART7_Init+0x4c>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <MX_UART7_Init+0x50>)
 800161c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <MX_UART7_Init+0x4c>)
 8001620:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001624:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <MX_UART7_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_UART7_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <MX_UART7_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001638:	4b09      	ldr	r3, [pc, #36]	; (8001660 <MX_UART7_Init+0x4c>)
 800163a:	220c      	movs	r2, #12
 800163c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163e:	4b08      	ldr	r3, [pc, #32]	; (8001660 <MX_UART7_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001644:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_UART7_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800164a:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_UART7_Init+0x4c>)
 800164c:	f002 fb0a 	bl	8003c64 <HAL_UART_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8001656:	f7ff fd05 	bl	8001064 <Error_Handler>
  }

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20004170 	.word	0x20004170
 8001664:	40007800 	.word	0x40007800

08001668 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
 800167e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a19      	ldr	r2, [pc, #100]	; (80016ec <HAL_UART_MspInit+0x84>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d12c      	bne.n	80016e4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	4b18      	ldr	r3, [pc, #96]	; (80016f0 <HAL_UART_MspInit+0x88>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	4a17      	ldr	r2, [pc, #92]	; (80016f0 <HAL_UART_MspInit+0x88>)
 8001694:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001698:	6413      	str	r3, [r2, #64]	; 0x40
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <HAL_UART_MspInit+0x88>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <HAL_UART_MspInit+0x88>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a10      	ldr	r2, [pc, #64]	; (80016f0 <HAL_UART_MspInit+0x88>)
 80016b0:	f043 0310 	orr.w	r3, r3, #16
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <HAL_UART_MspInit+0x88>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80016c2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80016c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	2302      	movs	r3, #2
 80016ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80016d4:	2308      	movs	r3, #8
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <HAL_UART_MspInit+0x8c>)
 80016e0:	f000 fe9e 	bl	8002420 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 80016e4:	bf00      	nop
 80016e6:	3728      	adds	r7, #40	; 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40007800 	.word	0x40007800
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40021000 	.word	0x40021000

080016f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001730 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016fe:	e003      	b.n	8001708 <LoopCopyDataInit>

08001700 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001702:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001704:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001706:	3104      	adds	r1, #4

08001708 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001708:	480b      	ldr	r0, [pc, #44]	; (8001738 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800170c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800170e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001710:	d3f6      	bcc.n	8001700 <CopyDataInit>
  ldr  r2, =_sbss
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001714:	e002      	b.n	800171c <LoopFillZerobss>

08001716 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001716:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001718:	f842 3b04 	str.w	r3, [r2], #4

0800171c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800171c:	4b09      	ldr	r3, [pc, #36]	; (8001744 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800171e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001720:	d3f9      	bcc.n	8001716 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001722:	f7ff fe09 	bl	8001338 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001726:	f004 f971 	bl	8005a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800172a:	f7ff fc01 	bl	8000f30 <main>
  bx  lr    
 800172e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001730:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001734:	08006b48 	.word	0x08006b48
  ldr  r0, =_sdata
 8001738:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800173c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001740:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001744:	200041b8 	.word	0x200041b8

08001748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001748:	e7fe      	b.n	8001748 <ADC_IRQHandler>
	...

0800174c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001750:	4b0e      	ldr	r3, [pc, #56]	; (800178c <HAL_Init+0x40>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a0d      	ldr	r2, [pc, #52]	; (800178c <HAL_Init+0x40>)
 8001756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800175a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800175c:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_Init+0x40>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a0a      	ldr	r2, [pc, #40]	; (800178c <HAL_Init+0x40>)
 8001762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_Init+0x40>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <HAL_Init+0x40>)
 800176e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001774:	2003      	movs	r0, #3
 8001776:	f000 fe1e 	bl	80023b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff fca2 	bl	80010c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001780:	f7ff fc74 	bl	800106c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023c00 	.word	0x40023c00

08001790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_IncTick+0x20>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <HAL_IncTick+0x24>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4413      	add	r3, r2
 80017a0:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <HAL_IncTick+0x24>)
 80017a2:	6013      	str	r3, [r2, #0]
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000008 	.word	0x20000008
 80017b4:	200041b0 	.word	0x200041b0

080017b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return uwTick;
 80017bc:	4b03      	ldr	r3, [pc, #12]	; (80017cc <HAL_GetTick+0x14>)
 80017be:	681b      	ldr	r3, [r3, #0]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	200041b0 	.word	0x200041b0

080017d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d8:	f7ff ffee 	bl	80017b8 <HAL_GetTick>
 80017dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e8:	d005      	beq.n	80017f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_Delay+0x40>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	4413      	add	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017f6:	bf00      	nop
 80017f8:	f7ff ffde 	bl	80017b8 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	429a      	cmp	r2, r3
 8001806:	d8f7      	bhi.n	80017f8 <HAL_Delay+0x28>
  {
  }
}
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000008 	.word	0x20000008

08001814 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e0ed      	b.n	8001a02 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff f9d6 	bl	8000be4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0202 	bic.w	r2, r2, #2
 8001846:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001848:	f7ff ffb6 	bl	80017b8 <HAL_GetTick>
 800184c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800184e:	e012      	b.n	8001876 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001850:	f7ff ffb2 	bl	80017b8 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b0a      	cmp	r3, #10
 800185c:	d90b      	bls.n	8001876 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2205      	movs	r2, #5
 800186e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e0c5      	b.n	8001a02 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1e5      	bne.n	8001850 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0201 	orr.w	r2, r2, #1
 8001892:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001894:	f7ff ff90 	bl	80017b8 <HAL_GetTick>
 8001898:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800189a:	e012      	b.n	80018c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800189c:	f7ff ff8c 	bl	80017b8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b0a      	cmp	r3, #10
 80018a8:	d90b      	bls.n	80018c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2205      	movs	r2, #5
 80018ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e09f      	b.n	8001a02 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0e5      	beq.n	800189c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	7e1b      	ldrb	r3, [r3, #24]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d108      	bne.n	80018ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	e007      	b.n	80018fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	7e5b      	ldrb	r3, [r3, #25]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d108      	bne.n	8001914 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	e007      	b.n	8001924 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001922:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	7e9b      	ldrb	r3, [r3, #26]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d108      	bne.n	800193e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 0220 	orr.w	r2, r2, #32
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	e007      	b.n	800194e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0220 	bic.w	r2, r2, #32
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	7edb      	ldrb	r3, [r3, #27]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d108      	bne.n	8001968 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f022 0210 	bic.w	r2, r2, #16
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	e007      	b.n	8001978 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0210 	orr.w	r2, r2, #16
 8001976:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	7f1b      	ldrb	r3, [r3, #28]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d108      	bne.n	8001992 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0208 	orr.w	r2, r2, #8
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	e007      	b.n	80019a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0208 	bic.w	r2, r2, #8
 80019a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7f5b      	ldrb	r3, [r3, #29]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d108      	bne.n	80019bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f042 0204 	orr.w	r2, r2, #4
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e007      	b.n	80019cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0204 	bic.w	r2, r2, #4
 80019ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	ea42 0103 	orr.w	r1, r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	1e5a      	subs	r2, r3, #1
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	430a      	orrs	r2, r1
 80019f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2201      	movs	r2, #1
 80019fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
	...

08001a0c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a22:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a24:	7cfb      	ldrb	r3, [r7, #19]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d003      	beq.n	8001a32 <HAL_CAN_ConfigFilter+0x26>
 8001a2a:	7cfb      	ldrb	r3, [r7, #19]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	f040 80be 	bne.w	8001bae <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001a32:	4b65      	ldr	r3, [pc, #404]	; (8001bc8 <HAL_CAN_ConfigFilter+0x1bc>)
 8001a34:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a4c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	431a      	orrs	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	2201      	movs	r2, #1
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	43db      	mvns	r3, r3
 8001a84:	401a      	ands	r2, r3
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d123      	bne.n	8001adc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ab6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3248      	adds	r2, #72	; 0x48
 8001abc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ad0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ad2:	6979      	ldr	r1, [r7, #20]
 8001ad4:	3348      	adds	r3, #72	; 0x48
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	440b      	add	r3, r1
 8001ada:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d122      	bne.n	8001b2a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	431a      	orrs	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b04:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3248      	adds	r2, #72	; 0x48
 8001b0a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b1e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b20:	6979      	ldr	r1, [r7, #20]
 8001b22:	3348      	adds	r3, #72	; 0x48
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	440b      	add	r3, r1
 8001b28:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d109      	bne.n	8001b46 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	401a      	ands	r2, r3
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001b44:	e007      	b.n	8001b56 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d109      	bne.n	8001b72 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	401a      	ands	r2, r3
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001b70:	e007      	b.n	8001b82 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d107      	bne.n	8001b9a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	431a      	orrs	r2, r3
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ba0:	f023 0201 	bic.w	r2, r3, #1
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e006      	b.n	8001bbc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
  }
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	371c      	adds	r7, #28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	40006400 	.word	0x40006400

08001bcc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d12e      	bne.n	8001c3e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 0201 	bic.w	r2, r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff fdde 	bl	80017b8 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001bfe:	e012      	b.n	8001c26 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c00:	f7ff fdda 	bl	80017b8 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b0a      	cmp	r3, #10
 8001c0c:	d90b      	bls.n	8001c26 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2205      	movs	r2, #5
 8001c1e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e012      	b.n	8001c4c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1e5      	bne.n	8001c00 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e006      	b.n	8001c4c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c42:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
  }
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b089      	sub	sp, #36	; 0x24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
 8001c60:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c68:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c72:	7ffb      	ldrb	r3, [r7, #31]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d003      	beq.n	8001c80 <HAL_CAN_AddTxMessage+0x2c>
 8001c78:	7ffb      	ldrb	r3, [r7, #31]
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	f040 80b8 	bne.w	8001df0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10a      	bne.n	8001ca0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d105      	bne.n	8001ca0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80a0 	beq.w	8001de0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	0e1b      	lsrs	r3, r3, #24
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d907      	bls.n	8001cc0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e09e      	b.n	8001dfe <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10d      	bne.n	8001cee <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cdc:	68f9      	ldr	r1, [r7, #12]
 8001cde:	6809      	ldr	r1, [r1, #0]
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3318      	adds	r3, #24
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	440b      	add	r3, r1
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	e00f      	b.n	8001d0e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cf8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cfe:	68f9      	ldr	r1, [r7, #12]
 8001d00:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001d02:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	3318      	adds	r3, #24
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	440b      	add	r3, r1
 8001d0c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6819      	ldr	r1, [r3, #0]
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3318      	adds	r3, #24
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3304      	adds	r3, #4
 8001d20:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	7d1b      	ldrb	r3, [r3, #20]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d111      	bne.n	8001d4e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	3318      	adds	r3, #24
 8001d32:	011b      	lsls	r3, r3, #4
 8001d34:	4413      	add	r3, r2
 8001d36:	3304      	adds	r3, #4
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	6811      	ldr	r1, [r2, #0]
 8001d3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	3318      	adds	r3, #24
 8001d46:	011b      	lsls	r3, r3, #4
 8001d48:	440b      	add	r3, r1
 8001d4a:	3304      	adds	r3, #4
 8001d4c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3307      	adds	r3, #7
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	061a      	lsls	r2, r3, #24
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	3306      	adds	r3, #6
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	041b      	lsls	r3, r3, #16
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3305      	adds	r3, #5
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	3204      	adds	r2, #4
 8001d6e:	7812      	ldrb	r2, [r2, #0]
 8001d70:	4610      	mov	r0, r2
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	6811      	ldr	r1, [r2, #0]
 8001d76:	ea43 0200 	orr.w	r2, r3, r0
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	011b      	lsls	r3, r3, #4
 8001d7e:	440b      	add	r3, r1
 8001d80:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001d84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3303      	adds	r3, #3
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	061a      	lsls	r2, r3, #24
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3302      	adds	r3, #2
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	041b      	lsls	r3, r3, #16
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	021b      	lsls	r3, r3, #8
 8001da0:	4313      	orrs	r3, r2
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	7812      	ldrb	r2, [r2, #0]
 8001da6:	4610      	mov	r0, r2
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	6811      	ldr	r1, [r2, #0]
 8001dac:	ea43 0200 	orr.w	r2, r3, r0
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	440b      	add	r3, r1
 8001db6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001dba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3318      	adds	r3, #24
 8001dc4:	011b      	lsls	r3, r3, #4
 8001dc6:	4413      	add	r3, r2
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	6811      	ldr	r1, [r2, #0]
 8001dce:	f043 0201 	orr.w	r2, r3, #1
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	3318      	adds	r3, #24
 8001dd6:	011b      	lsls	r3, r3, #4
 8001dd8:	440b      	add	r3, r1
 8001dda:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e00e      	b.n	8001dfe <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e006      	b.n	8001dfe <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
  }
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3724      	adds	r7, #36	; 0x24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b08a      	sub	sp, #40	; 0x28
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d07c      	beq.n	8001f4a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d023      	beq.n	8001ea2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f97d 	bl	800216c <HAL_CAN_TxMailbox0CompleteCallback>
 8001e72:	e016      	b.n	8001ea2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d004      	beq.n	8001e88 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
 8001e86:	e00c      	b.n	8001ea2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d004      	beq.n	8001e9c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
 8001e9a:	e002      	b.n	8001ea2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f983 	bl	80021a8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d024      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eb4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f95d 	bl	8002180 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ec6:	e016      	b.n	8001ef6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d004      	beq.n	8001edc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eda:	e00c      	b.n	8001ef6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d004      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
 8001eee:	e002      	b.n	8001ef6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 f963 	bl	80021bc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d024      	beq.n	8001f4a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f08:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f93d 	bl	8002194 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f1a:	e016      	b.n	8001f4a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d004      	beq.n	8001f30 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2e:	e00c      	b.n	8001f4a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d004      	beq.n	8001f44 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
 8001f42:	e002      	b.n	8001f4a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f943 	bl	80021d0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00c      	beq.n	8001f6e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f003 0310 	and.w	r3, r3, #16
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d007      	beq.n	8001f6e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2210      	movs	r2, #16
 8001f6c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00b      	beq.n	8001f90 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d006      	beq.n	8001f90 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2208      	movs	r2, #8
 8001f88:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f92a 	bl	80021e4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001f90:	6a3b      	ldr	r3, [r7, #32]
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	f003 0303 	and.w	r3, r3, #3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d002      	beq.n	8001fae <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7fe fd3d 	bl	8000a28 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001fae:	6a3b      	ldr	r3, [r7, #32]
 8001fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d00c      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2210      	movs	r2, #16
 8001fd0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	f003 0320 	and.w	r3, r3, #32
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00b      	beq.n	8001ff4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d006      	beq.n	8001ff4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2208      	movs	r2, #8
 8001fec:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f90c 	bl	800220c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ff4:	6a3b      	ldr	r3, [r7, #32]
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d009      	beq.n	8002012 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d002      	beq.n	8002012 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f8f3 	bl	80021f8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00b      	beq.n	8002034 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b00      	cmp	r3, #0
 8002024:	d006      	beq.n	8002034 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2210      	movs	r2, #16
 800202c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f8f6 	bl	8002220 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00b      	beq.n	8002056 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2208      	movs	r2, #8
 800204e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f8ef 	bl	8002234 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002056:	6a3b      	ldr	r3, [r7, #32]
 8002058:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d075      	beq.n	800214c <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f003 0304 	and.w	r3, r3, #4
 8002066:	2b00      	cmp	r3, #0
 8002068:	d06c      	beq.n	8002144 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800206a:	6a3b      	ldr	r3, [r7, #32]
 800206c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d008      	beq.n	8002086 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800207e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209c:	f043 0302 	orr.w	r3, r3, #2
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d008      	beq.n	80020be <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020be:	6a3b      	ldr	r3, [r7, #32]
 80020c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d03d      	beq.n	8002144 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d038      	beq.n	8002144 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020d8:	2b30      	cmp	r3, #48	; 0x30
 80020da:	d017      	beq.n	800210c <HAL_CAN_IRQHandler+0x302>
 80020dc:	2b30      	cmp	r3, #48	; 0x30
 80020de:	d804      	bhi.n	80020ea <HAL_CAN_IRQHandler+0x2e0>
 80020e0:	2b10      	cmp	r3, #16
 80020e2:	d009      	beq.n	80020f8 <HAL_CAN_IRQHandler+0x2ee>
 80020e4:	2b20      	cmp	r3, #32
 80020e6:	d00c      	beq.n	8002102 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80020e8:	e024      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80020ea:	2b50      	cmp	r3, #80	; 0x50
 80020ec:	d018      	beq.n	8002120 <HAL_CAN_IRQHandler+0x316>
 80020ee:	2b60      	cmp	r3, #96	; 0x60
 80020f0:	d01b      	beq.n	800212a <HAL_CAN_IRQHandler+0x320>
 80020f2:	2b40      	cmp	r3, #64	; 0x40
 80020f4:	d00f      	beq.n	8002116 <HAL_CAN_IRQHandler+0x30c>
            break;
 80020f6:	e01d      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	f043 0308 	orr.w	r3, r3, #8
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002100:	e018      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002104:	f043 0310 	orr.w	r3, r3, #16
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800210a:	e013      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210e:	f043 0320 	orr.w	r3, r3, #32
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002114:	e00e      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800211e:	e009      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002126:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002128:	e004      	b.n	8002134 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002132:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699a      	ldr	r2, [r3, #24]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002142:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2204      	movs	r2, #4
 800214a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	2b00      	cmp	r3, #0
 8002150:	d008      	beq.n	8002164 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	431a      	orrs	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f872 	bl	8002248 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002164:	bf00      	nop
 8002166:	3728      	adds	r7, #40	; 0x28
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800226c:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002278:	4013      	ands	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800228c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228e:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	60d3      	str	r3, [r2, #12]
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <__NVIC_GetPriorityGrouping+0x18>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 0307 	and.w	r3, r3, #7
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	db0b      	blt.n	80022ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f003 021f 	and.w	r2, r3, #31
 80022d8:	4907      	ldr	r1, [pc, #28]	; (80022f8 <__NVIC_EnableIRQ+0x38>)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	2001      	movs	r0, #1
 80022e2:	fa00 f202 	lsl.w	r2, r0, r2
 80022e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000e100 	.word	0xe000e100

080022fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230c:	2b00      	cmp	r3, #0
 800230e:	db0a      	blt.n	8002326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	490c      	ldr	r1, [pc, #48]	; (8002348 <__NVIC_SetPriority+0x4c>)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	0112      	lsls	r2, r2, #4
 800231c:	b2d2      	uxtb	r2, r2
 800231e:	440b      	add	r3, r1
 8002320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002324:	e00a      	b.n	800233c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4908      	ldr	r1, [pc, #32]	; (800234c <__NVIC_SetPriority+0x50>)
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	3b04      	subs	r3, #4
 8002334:	0112      	lsls	r2, r2, #4
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	440b      	add	r3, r1
 800233a:	761a      	strb	r2, [r3, #24]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000e100 	.word	0xe000e100
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002350:	b480      	push	{r7}
 8002352:	b089      	sub	sp, #36	; 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f1c3 0307 	rsb	r3, r3, #7
 800236a:	2b04      	cmp	r3, #4
 800236c:	bf28      	it	cs
 800236e:	2304      	movcs	r3, #4
 8002370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3304      	adds	r3, #4
 8002376:	2b06      	cmp	r3, #6
 8002378:	d902      	bls.n	8002380 <NVIC_EncodePriority+0x30>
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3b03      	subs	r3, #3
 800237e:	e000      	b.n	8002382 <NVIC_EncodePriority+0x32>
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	f04f 32ff 	mov.w	r2, #4294967295
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43da      	mvns	r2, r3
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	401a      	ands	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	fa01 f303 	lsl.w	r3, r1, r3
 80023a2:	43d9      	mvns	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a8:	4313      	orrs	r3, r2
         );
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	; 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ff4c 	bl	800225c <__NVIC_SetPriorityGrouping>
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023de:	f7ff ff61 	bl	80022a4 <__NVIC_GetPriorityGrouping>
 80023e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	68b9      	ldr	r1, [r7, #8]
 80023e8:	6978      	ldr	r0, [r7, #20]
 80023ea:	f7ff ffb1 	bl	8002350 <NVIC_EncodePriority>
 80023ee:	4602      	mov	r2, r0
 80023f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f4:	4611      	mov	r1, r2
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff80 	bl	80022fc <__NVIC_SetPriority>
}
 80023fc:	bf00      	nop
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff ff54 	bl	80022c0 <__NVIC_EnableIRQ>
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002420:	b480      	push	{r7}
 8002422:	b089      	sub	sp, #36	; 0x24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002432:	2300      	movs	r3, #0
 8002434:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	e177      	b.n	800272c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800243c:	2201      	movs	r2, #1
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	429a      	cmp	r2, r3
 8002456:	f040 8166 	bne.w	8002726 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d00b      	beq.n	800247a <HAL_GPIO_Init+0x5a>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d007      	beq.n	800247a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800246e:	2b11      	cmp	r3, #17
 8002470:	d003      	beq.n	800247a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b12      	cmp	r3, #18
 8002478:	d130      	bne.n	80024dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	2203      	movs	r2, #3
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b0:	2201      	movs	r2, #1
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 0201 	and.w	r2, r3, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4013      	ands	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0xfc>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b12      	cmp	r3, #18
 800251a:	d123      	bne.n	8002564 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	08da      	lsrs	r2, r3, #3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3208      	adds	r2, #8
 8002524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	220f      	movs	r2, #15
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	43db      	mvns	r3, r3
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4013      	ands	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	691a      	ldr	r2, [r3, #16]
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	08da      	lsrs	r2, r3, #3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3208      	adds	r2, #8
 800255e:	69b9      	ldr	r1, [r7, #24]
 8002560:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	2203      	movs	r2, #3
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	43db      	mvns	r3, r3
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	4013      	ands	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0203 	and.w	r2, r3, #3
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4313      	orrs	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 80c0 	beq.w	8002726 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	4b65      	ldr	r3, [pc, #404]	; (8002740 <HAL_GPIO_Init+0x320>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ae:	4a64      	ldr	r2, [pc, #400]	; (8002740 <HAL_GPIO_Init+0x320>)
 80025b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025b4:	6453      	str	r3, [r2, #68]	; 0x44
 80025b6:	4b62      	ldr	r3, [pc, #392]	; (8002740 <HAL_GPIO_Init+0x320>)
 80025b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025c2:	4a60      	ldr	r2, [pc, #384]	; (8002744 <HAL_GPIO_Init+0x324>)
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	089b      	lsrs	r3, r3, #2
 80025c8:	3302      	adds	r3, #2
 80025ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	220f      	movs	r2, #15
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	43db      	mvns	r3, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4013      	ands	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a57      	ldr	r2, [pc, #348]	; (8002748 <HAL_GPIO_Init+0x328>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d037      	beq.n	800265e <HAL_GPIO_Init+0x23e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a56      	ldr	r2, [pc, #344]	; (800274c <HAL_GPIO_Init+0x32c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d031      	beq.n	800265a <HAL_GPIO_Init+0x23a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a55      	ldr	r2, [pc, #340]	; (8002750 <HAL_GPIO_Init+0x330>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d02b      	beq.n	8002656 <HAL_GPIO_Init+0x236>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a54      	ldr	r2, [pc, #336]	; (8002754 <HAL_GPIO_Init+0x334>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d025      	beq.n	8002652 <HAL_GPIO_Init+0x232>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a53      	ldr	r2, [pc, #332]	; (8002758 <HAL_GPIO_Init+0x338>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d01f      	beq.n	800264e <HAL_GPIO_Init+0x22e>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a52      	ldr	r2, [pc, #328]	; (800275c <HAL_GPIO_Init+0x33c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d019      	beq.n	800264a <HAL_GPIO_Init+0x22a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a51      	ldr	r2, [pc, #324]	; (8002760 <HAL_GPIO_Init+0x340>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d013      	beq.n	8002646 <HAL_GPIO_Init+0x226>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a50      	ldr	r2, [pc, #320]	; (8002764 <HAL_GPIO_Init+0x344>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d00d      	beq.n	8002642 <HAL_GPIO_Init+0x222>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a4f      	ldr	r2, [pc, #316]	; (8002768 <HAL_GPIO_Init+0x348>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d007      	beq.n	800263e <HAL_GPIO_Init+0x21e>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a4e      	ldr	r2, [pc, #312]	; (800276c <HAL_GPIO_Init+0x34c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d101      	bne.n	800263a <HAL_GPIO_Init+0x21a>
 8002636:	2309      	movs	r3, #9
 8002638:	e012      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800263a:	230a      	movs	r3, #10
 800263c:	e010      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800263e:	2308      	movs	r3, #8
 8002640:	e00e      	b.n	8002660 <HAL_GPIO_Init+0x240>
 8002642:	2307      	movs	r3, #7
 8002644:	e00c      	b.n	8002660 <HAL_GPIO_Init+0x240>
 8002646:	2306      	movs	r3, #6
 8002648:	e00a      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800264a:	2305      	movs	r3, #5
 800264c:	e008      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800264e:	2304      	movs	r3, #4
 8002650:	e006      	b.n	8002660 <HAL_GPIO_Init+0x240>
 8002652:	2303      	movs	r3, #3
 8002654:	e004      	b.n	8002660 <HAL_GPIO_Init+0x240>
 8002656:	2302      	movs	r3, #2
 8002658:	e002      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800265a:	2301      	movs	r3, #1
 800265c:	e000      	b.n	8002660 <HAL_GPIO_Init+0x240>
 800265e:	2300      	movs	r3, #0
 8002660:	69fa      	ldr	r2, [r7, #28]
 8002662:	f002 0203 	and.w	r2, r2, #3
 8002666:	0092      	lsls	r2, r2, #2
 8002668:	4093      	lsls	r3, r2
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4313      	orrs	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002670:	4934      	ldr	r1, [pc, #208]	; (8002744 <HAL_GPIO_Init+0x324>)
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	3302      	adds	r3, #2
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800267e:	4b3c      	ldr	r3, [pc, #240]	; (8002770 <HAL_GPIO_Init+0x350>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	43db      	mvns	r3, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4313      	orrs	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026a2:	4a33      	ldr	r2, [pc, #204]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026a8:	4b31      	ldr	r3, [pc, #196]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026cc:	4a28      	ldr	r2, [pc, #160]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026d2:	4b27      	ldr	r3, [pc, #156]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	43db      	mvns	r3, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4013      	ands	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026f6:	4a1e      	ldr	r2, [pc, #120]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026fc:	4b1c      	ldr	r3, [pc, #112]	; (8002770 <HAL_GPIO_Init+0x350>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	43db      	mvns	r3, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002720:	4a13      	ldr	r2, [pc, #76]	; (8002770 <HAL_GPIO_Init+0x350>)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3301      	adds	r3, #1
 800272a:	61fb      	str	r3, [r7, #28]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	2b0f      	cmp	r3, #15
 8002730:	f67f ae84 	bls.w	800243c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002734:	bf00      	nop
 8002736:	3724      	adds	r7, #36	; 0x24
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	40023800 	.word	0x40023800
 8002744:	40013800 	.word	0x40013800
 8002748:	40020000 	.word	0x40020000
 800274c:	40020400 	.word	0x40020400
 8002750:	40020800 	.word	0x40020800
 8002754:	40020c00 	.word	0x40020c00
 8002758:	40021000 	.word	0x40021000
 800275c:	40021400 	.word	0x40021400
 8002760:	40021800 	.word	0x40021800
 8002764:	40021c00 	.word	0x40021c00
 8002768:	40022000 	.word	0x40022000
 800276c:	40022400 	.word	0x40022400
 8002770:	40013c00 	.word	0x40013c00

08002774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
 8002780:	4613      	mov	r3, r2
 8002782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002784:	787b      	ldrb	r3, [r7, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002790:	e003      	b.n	800279a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002792:	887b      	ldrh	r3, [r7, #2]
 8002794:	041a      	lsls	r2, r3, #16
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	619a      	str	r2, [r3, #24]
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695a      	ldr	r2, [r3, #20]
 80027b6:	887b      	ldrh	r3, [r7, #2]
 80027b8:	401a      	ands	r2, r3
 80027ba:	887b      	ldrh	r3, [r7, #2]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d104      	bne.n	80027ca <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80027c0:	887b      	ldrh	r3, [r7, #2]
 80027c2:	041a      	lsls	r2, r3, #16
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80027c8:	e002      	b.n	80027d0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80027ca:	887a      	ldrh	r2, [r7, #2]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	619a      	str	r2, [r3, #24]
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027e6:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027e8:	695a      	ldr	r2, [r3, #20]
 80027ea:	88fb      	ldrh	r3, [r7, #6]
 80027ec:	4013      	ands	r3, r2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d006      	beq.n	8002800 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027f2:	4a05      	ldr	r2, [pc, #20]	; (8002808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fe f94a 	bl	8000a94 <HAL_GPIO_EXTI_Callback>
  }
}
 8002800:	bf00      	nop
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40013c00 	.word	0x40013c00

0800280c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e25b      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d075      	beq.n	8002916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800282a:	4ba3      	ldr	r3, [pc, #652]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	2b04      	cmp	r3, #4
 8002834:	d00c      	beq.n	8002850 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002836:	4ba0      	ldr	r3, [pc, #640]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800283e:	2b08      	cmp	r3, #8
 8002840:	d112      	bne.n	8002868 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002842:	4b9d      	ldr	r3, [pc, #628]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800284e:	d10b      	bne.n	8002868 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002850:	4b99      	ldr	r3, [pc, #612]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d05b      	beq.n	8002914 <HAL_RCC_OscConfig+0x108>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d157      	bne.n	8002914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e236      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002870:	d106      	bne.n	8002880 <HAL_RCC_OscConfig+0x74>
 8002872:	4b91      	ldr	r3, [pc, #580]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a90      	ldr	r2, [pc, #576]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e01d      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x98>
 800288a:	4b8b      	ldr	r3, [pc, #556]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a8a      	ldr	r2, [pc, #552]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b88      	ldr	r3, [pc, #544]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a87      	ldr	r2, [pc, #540]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800289c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	e00b      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 80028a4:	4b84      	ldr	r3, [pc, #528]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a83      	ldr	r2, [pc, #524]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b81      	ldr	r3, [pc, #516]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a80      	ldr	r2, [pc, #512]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d013      	beq.n	80028ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7fe ff78 	bl	80017b8 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028cc:	f7fe ff74 	bl	80017b8 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b64      	cmp	r3, #100	; 0x64
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e1fb      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028de:	4b76      	ldr	r3, [pc, #472]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0xc0>
 80028ea:	e014      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ec:	f7fe ff64 	bl	80017b8 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f4:	f7fe ff60 	bl	80017b8 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b64      	cmp	r3, #100	; 0x64
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e1e7      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002906:	4b6c      	ldr	r3, [pc, #432]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0xe8>
 8002912:	e000      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d063      	beq.n	80029ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002922:	4b65      	ldr	r3, [pc, #404]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00b      	beq.n	8002946 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292e:	4b62      	ldr	r3, [pc, #392]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002936:	2b08      	cmp	r3, #8
 8002938:	d11c      	bne.n	8002974 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800293a:	4b5f      	ldr	r3, [pc, #380]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d116      	bne.n	8002974 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002946:	4b5c      	ldr	r3, [pc, #368]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d005      	beq.n	800295e <HAL_RCC_OscConfig+0x152>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d001      	beq.n	800295e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e1bb      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295e:	4b56      	ldr	r3, [pc, #344]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	4952      	ldr	r1, [pc, #328]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800296e:	4313      	orrs	r3, r2
 8002970:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002972:	e03a      	b.n	80029ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d020      	beq.n	80029be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800297c:	4b4f      	ldr	r3, [pc, #316]	; (8002abc <HAL_RCC_OscConfig+0x2b0>)
 800297e:	2201      	movs	r2, #1
 8002980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002982:	f7fe ff19 	bl	80017b8 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298a:	f7fe ff15 	bl	80017b8 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e19c      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299c:	4b46      	ldr	r3, [pc, #280]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0f0      	beq.n	800298a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a8:	4b43      	ldr	r3, [pc, #268]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	4940      	ldr	r1, [pc, #256]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	600b      	str	r3, [r1, #0]
 80029bc:	e015      	b.n	80029ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029be:	4b3f      	ldr	r3, [pc, #252]	; (8002abc <HAL_RCC_OscConfig+0x2b0>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7fe fef8 	bl	80017b8 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029cc:	f7fe fef4 	bl	80017b8 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e17b      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029de:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d030      	beq.n	8002a58 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d016      	beq.n	8002a2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fe:	4b30      	ldr	r3, [pc, #192]	; (8002ac0 <HAL_RCC_OscConfig+0x2b4>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a04:	f7fe fed8 	bl	80017b8 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a0c:	f7fe fed4 	bl	80017b8 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e15b      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1e:	4b26      	ldr	r3, [pc, #152]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCC_OscConfig+0x200>
 8002a2a:	e015      	b.n	8002a58 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a2c:	4b24      	ldr	r3, [pc, #144]	; (8002ac0 <HAL_RCC_OscConfig+0x2b4>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a32:	f7fe fec1 	bl	80017b8 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a3a:	f7fe febd 	bl	80017b8 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e144      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a4c:	4b1a      	ldr	r3, [pc, #104]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80a0 	beq.w	8002ba6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2300      	movs	r3, #0
 8002a68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6a:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10f      	bne.n	8002a96 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a84:	6413      	str	r3, [r2, #64]	; 0x40
 8002a86:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a92:	2301      	movs	r3, #1
 8002a94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_RCC_OscConfig+0x2b8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d121      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aa2:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <HAL_RCC_OscConfig+0x2b8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <HAL_RCC_OscConfig+0x2b8>)
 8002aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aae:	f7fe fe83 	bl	80017b8 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab4:	e011      	b.n	8002ada <HAL_RCC_OscConfig+0x2ce>
 8002ab6:	bf00      	nop
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	42470000 	.word	0x42470000
 8002ac0:	42470e80 	.word	0x42470e80
 8002ac4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac8:	f7fe fe76 	bl	80017b8 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e0fd      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ada:	4b81      	ldr	r3, [pc, #516]	; (8002ce0 <HAL_RCC_OscConfig+0x4d4>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d106      	bne.n	8002afc <HAL_RCC_OscConfig+0x2f0>
 8002aee:	4b7d      	ldr	r3, [pc, #500]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af2:	4a7c      	ldr	r2, [pc, #496]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6713      	str	r3, [r2, #112]	; 0x70
 8002afa:	e01c      	b.n	8002b36 <HAL_RCC_OscConfig+0x32a>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b05      	cmp	r3, #5
 8002b02:	d10c      	bne.n	8002b1e <HAL_RCC_OscConfig+0x312>
 8002b04:	4b77      	ldr	r3, [pc, #476]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b08:	4a76      	ldr	r2, [pc, #472]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b0a:	f043 0304 	orr.w	r3, r3, #4
 8002b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b10:	4b74      	ldr	r3, [pc, #464]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b14:	4a73      	ldr	r2, [pc, #460]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b1c:	e00b      	b.n	8002b36 <HAL_RCC_OscConfig+0x32a>
 8002b1e:	4b71      	ldr	r3, [pc, #452]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b22:	4a70      	ldr	r2, [pc, #448]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	6713      	str	r3, [r2, #112]	; 0x70
 8002b2a:	4b6e      	ldr	r3, [pc, #440]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2e:	4a6d      	ldr	r2, [pc, #436]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b30:	f023 0304 	bic.w	r3, r3, #4
 8002b34:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d015      	beq.n	8002b6a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3e:	f7fe fe3b 	bl	80017b8 <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b44:	e00a      	b.n	8002b5c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b46:	f7fe fe37 	bl	80017b8 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e0bc      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5c:	4b61      	ldr	r3, [pc, #388]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0ee      	beq.n	8002b46 <HAL_RCC_OscConfig+0x33a>
 8002b68:	e014      	b.n	8002b94 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b6a:	f7fe fe25 	bl	80017b8 <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b70:	e00a      	b.n	8002b88 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b72:	f7fe fe21 	bl	80017b8 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e0a6      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b88:	4b56      	ldr	r3, [pc, #344]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1ee      	bne.n	8002b72 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d105      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9a:	4b52      	ldr	r3, [pc, #328]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	4a51      	ldr	r2, [pc, #324]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 8092 	beq.w	8002cd4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bb0:	4b4c      	ldr	r3, [pc, #304]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 030c 	and.w	r3, r3, #12
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d05c      	beq.n	8002c76 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d141      	bne.n	8002c48 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc4:	4b48      	ldr	r3, [pc, #288]	; (8002ce8 <HAL_RCC_OscConfig+0x4dc>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7fe fdf5 	bl	80017b8 <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd2:	f7fe fdf1 	bl	80017b8 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e078      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be4:	4b3f      	ldr	r3, [pc, #252]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f0      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69da      	ldr	r2, [r3, #28]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	019b      	lsls	r3, r3, #6
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c06:	085b      	lsrs	r3, r3, #1
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	041b      	lsls	r3, r3, #16
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c12:	061b      	lsls	r3, r3, #24
 8002c14:	4933      	ldr	r1, [pc, #204]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c1a:	4b33      	ldr	r3, [pc, #204]	; (8002ce8 <HAL_RCC_OscConfig+0x4dc>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe fdca 	bl	80017b8 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c28:	f7fe fdc6 	bl	80017b8 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e04d      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0x41c>
 8002c46:	e045      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c48:	4b27      	ldr	r3, [pc, #156]	; (8002ce8 <HAL_RCC_OscConfig+0x4dc>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4e:	f7fe fdb3 	bl	80017b8 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c56:	f7fe fdaf 	bl	80017b8 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e036      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c68:	4b1e      	ldr	r3, [pc, #120]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1f0      	bne.n	8002c56 <HAL_RCC_OscConfig+0x44a>
 8002c74:	e02e      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e029      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c82:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <HAL_RCC_OscConfig+0x4d8>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d11c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d115      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002caa:	4013      	ands	r3, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d10d      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d106      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d001      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e000      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3718      	adds	r7, #24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40007000 	.word	0x40007000
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	42470060 	.word	0x42470060

08002cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0cc      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d00:	4b68      	ldr	r3, [pc, #416]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d90c      	bls.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b65      	ldr	r3, [pc, #404]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b63      	ldr	r3, [pc, #396]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e0b8      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d40:	4b59      	ldr	r3, [pc, #356]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4a58      	ldr	r2, [pc, #352]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d58:	4b53      	ldr	r3, [pc, #332]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	4a52      	ldr	r2, [pc, #328]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b50      	ldr	r3, [pc, #320]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	494d      	ldr	r1, [pc, #308]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d044      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b47      	ldr	r3, [pc, #284]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d119      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002daa:	4b3f      	ldr	r3, [pc, #252]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e06f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	4b3b      	ldr	r3, [pc, #236]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e067      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dca:	4b37      	ldr	r3, [pc, #220]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	4934      	ldr	r1, [pc, #208]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ddc:	f7fe fcec 	bl	80017b8 <HAL_GetTick>
 8002de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de4:	f7fe fce8 	bl	80017b8 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e04f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfa:	4b2b      	ldr	r3, [pc, #172]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 020c 	and.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d1eb      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b25      	ldr	r3, [pc, #148]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d20c      	bcs.n	8002e34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b22      	ldr	r3, [pc, #136]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e032      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e40:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4916      	ldr	r1, [pc, #88]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	490e      	ldr	r1, [pc, #56]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e72:	f000 f821 	bl	8002eb8 <HAL_RCC_GetSysClockFreq>
 8002e76:	4601      	mov	r1, r0
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	4a0a      	ldr	r2, [pc, #40]	; (8002eac <HAL_RCC_ClockConfig+0x1c0>)
 8002e84:	5cd3      	ldrb	r3, [r2, r3]
 8002e86:	fa21 f303 	lsr.w	r3, r1, r3
 8002e8a:	4a09      	ldr	r2, [pc, #36]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e8e:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe f916 	bl	80010c4 <HAL_InitTick>

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40023c00 	.word	0x40023c00
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	08006a88 	.word	0x08006a88
 8002eb0:	20000000 	.word	0x20000000
 8002eb4:	20000004 	.word	0x20000004

08002eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ece:	4b50      	ldr	r3, [pc, #320]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d007      	beq.n	8002eea <HAL_RCC_GetSysClockFreq+0x32>
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d008      	beq.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x38>
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 808d 	bne.w	8002ffe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ee4:	4b4b      	ldr	r3, [pc, #300]	; (8003014 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ee6:	60bb      	str	r3, [r7, #8]
       break;
 8002ee8:	e08c      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eea:	4b4b      	ldr	r3, [pc, #300]	; (8003018 <HAL_RCC_GetSysClockFreq+0x160>)
 8002eec:	60bb      	str	r3, [r7, #8]
      break;
 8002eee:	e089      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ef0:	4b47      	ldr	r3, [pc, #284]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ef8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002efa:	4b45      	ldr	r3, [pc, #276]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d023      	beq.n	8002f4e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f06:	4b42      	ldr	r3, [pc, #264]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	099b      	lsrs	r3, r3, #6
 8002f0c:	f04f 0400 	mov.w	r4, #0
 8002f10:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	ea03 0501 	and.w	r5, r3, r1
 8002f1c:	ea04 0602 	and.w	r6, r4, r2
 8002f20:	4a3d      	ldr	r2, [pc, #244]	; (8003018 <HAL_RCC_GetSysClockFreq+0x160>)
 8002f22:	fb02 f106 	mul.w	r1, r2, r6
 8002f26:	2200      	movs	r2, #0
 8002f28:	fb02 f205 	mul.w	r2, r2, r5
 8002f2c:	440a      	add	r2, r1
 8002f2e:	493a      	ldr	r1, [pc, #232]	; (8003018 <HAL_RCC_GetSysClockFreq+0x160>)
 8002f30:	fba5 0101 	umull	r0, r1, r5, r1
 8002f34:	1853      	adds	r3, r2, r1
 8002f36:	4619      	mov	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f04f 0400 	mov.w	r4, #0
 8002f3e:	461a      	mov	r2, r3
 8002f40:	4623      	mov	r3, r4
 8002f42:	f7fd fb61 	bl	8000608 <__aeabi_uldivmod>
 8002f46:	4603      	mov	r3, r0
 8002f48:	460c      	mov	r4, r1
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	e049      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f4e:	4b30      	ldr	r3, [pc, #192]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	099b      	lsrs	r3, r3, #6
 8002f54:	f04f 0400 	mov.w	r4, #0
 8002f58:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	ea03 0501 	and.w	r5, r3, r1
 8002f64:	ea04 0602 	and.w	r6, r4, r2
 8002f68:	4629      	mov	r1, r5
 8002f6a:	4632      	mov	r2, r6
 8002f6c:	f04f 0300 	mov.w	r3, #0
 8002f70:	f04f 0400 	mov.w	r4, #0
 8002f74:	0154      	lsls	r4, r2, #5
 8002f76:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002f7a:	014b      	lsls	r3, r1, #5
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4622      	mov	r2, r4
 8002f80:	1b49      	subs	r1, r1, r5
 8002f82:	eb62 0206 	sbc.w	r2, r2, r6
 8002f86:	f04f 0300 	mov.w	r3, #0
 8002f8a:	f04f 0400 	mov.w	r4, #0
 8002f8e:	0194      	lsls	r4, r2, #6
 8002f90:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002f94:	018b      	lsls	r3, r1, #6
 8002f96:	1a5b      	subs	r3, r3, r1
 8002f98:	eb64 0402 	sbc.w	r4, r4, r2
 8002f9c:	f04f 0100 	mov.w	r1, #0
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	00e2      	lsls	r2, r4, #3
 8002fa6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002faa:	00d9      	lsls	r1, r3, #3
 8002fac:	460b      	mov	r3, r1
 8002fae:	4614      	mov	r4, r2
 8002fb0:	195b      	adds	r3, r3, r5
 8002fb2:	eb44 0406 	adc.w	r4, r4, r6
 8002fb6:	f04f 0100 	mov.w	r1, #0
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	02a2      	lsls	r2, r4, #10
 8002fc0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002fc4:	0299      	lsls	r1, r3, #10
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4614      	mov	r4, r2
 8002fca:	4618      	mov	r0, r3
 8002fcc:	4621      	mov	r1, r4
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f04f 0400 	mov.w	r4, #0
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4623      	mov	r3, r4
 8002fd8:	f7fd fb16 	bl	8000608 <__aeabi_uldivmod>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	460c      	mov	r4, r1
 8002fe0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fe2:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_RCC_GetSysClockFreq+0x158>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	0c1b      	lsrs	r3, r3, #16
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	3301      	adds	r3, #1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	60bb      	str	r3, [r7, #8]
      break;
 8002ffc:	e002      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ffe:	4b05      	ldr	r3, [pc, #20]	; (8003014 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003000:	60bb      	str	r3, [r7, #8]
      break;
 8003002:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003004:	68bb      	ldr	r3, [r7, #8]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800300e:	bf00      	nop
 8003010:	40023800 	.word	0x40023800
 8003014:	00f42400 	.word	0x00f42400
 8003018:	00b71b00 	.word	0x00b71b00

0800301c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003020:	4b03      	ldr	r3, [pc, #12]	; (8003030 <HAL_RCC_GetHCLKFreq+0x14>)
 8003022:	681b      	ldr	r3, [r3, #0]
}
 8003024:	4618      	mov	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20000000 	.word	0x20000000

08003034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003038:	f7ff fff0 	bl	800301c <HAL_RCC_GetHCLKFreq>
 800303c:	4601      	mov	r1, r0
 800303e:	4b05      	ldr	r3, [pc, #20]	; (8003054 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	0a9b      	lsrs	r3, r3, #10
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	4a03      	ldr	r2, [pc, #12]	; (8003058 <HAL_RCC_GetPCLK1Freq+0x24>)
 800304a:	5cd3      	ldrb	r3, [r2, r3]
 800304c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003050:	4618      	mov	r0, r3
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40023800 	.word	0x40023800
 8003058:	08006a98 	.word	0x08006a98

0800305c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003060:	f7ff ffdc 	bl	800301c <HAL_RCC_GetHCLKFreq>
 8003064:	4601      	mov	r1, r0
 8003066:	4b05      	ldr	r3, [pc, #20]	; (800307c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	0b5b      	lsrs	r3, r3, #13
 800306c:	f003 0307 	and.w	r3, r3, #7
 8003070:	4a03      	ldr	r2, [pc, #12]	; (8003080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003072:	5cd3      	ldrb	r3, [r2, r3]
 8003074:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40023800 	.word	0x40023800
 8003080:	08006a98 	.word	0x08006a98

08003084 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	220f      	movs	r2, #15
 8003092:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003094:	4b12      	ldr	r3, [pc, #72]	; (80030e0 <HAL_RCC_GetClockConfig+0x5c>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0203 	and.w	r2, r3, #3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030a0:	4b0f      	ldr	r3, [pc, #60]	; (80030e0 <HAL_RCC_GetClockConfig+0x5c>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <HAL_RCC_GetClockConfig+0x5c>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030b8:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <HAL_RCC_GetClockConfig+0x5c>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	08db      	lsrs	r3, r3, #3
 80030be:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030c6:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <HAL_RCC_GetClockConfig+0x60>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 020f 	and.w	r2, r3, #15
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	601a      	str	r2, [r3, #0]
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40023800 	.word	0x40023800
 80030e4:	40023c00 	.word	0x40023c00

080030e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e01d      	b.n	8003136 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d106      	bne.n	8003114 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f815 	bl	800313e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3304      	adds	r3, #4
 8003124:	4619      	mov	r1, r3
 8003126:	4610      	mov	r0, r2
 8003128:	f000 fa96 	bl	8003658 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003152:	b480      	push	{r7}
 8003154:	b085      	sub	sp, #20
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 0201 	orr.w	r2, r2, #1
 8003168:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b06      	cmp	r3, #6
 800317a:	d007      	beq.n	800318c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e01d      	b.n	80031e8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d106      	bne.n	80031c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f7fe f97b 	bl	80014bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	3304      	adds	r3, #4
 80031d6:	4619      	mov	r1, r3
 80031d8:	4610      	mov	r0, r2
 80031da:	f000 fa3d 	bl	8003658 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2201      	movs	r2, #1
 8003200:	6839      	ldr	r1, [r7, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fc78 	bl	8003af8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a15      	ldr	r2, [pc, #84]	; (8003264 <HAL_TIM_PWM_Start+0x74>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d004      	beq.n	800321c <HAL_TIM_PWM_Start+0x2c>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a14      	ldr	r2, [pc, #80]	; (8003268 <HAL_TIM_PWM_Start+0x78>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d101      	bne.n	8003220 <HAL_TIM_PWM_Start+0x30>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <HAL_TIM_PWM_Start+0x32>
 8003220:	2300      	movs	r3, #0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d007      	beq.n	8003236 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003234:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2b06      	cmp	r3, #6
 8003246:	d007      	beq.n	8003258 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40010000 	.word	0x40010000
 8003268:	40010400 	.word	0x40010400

0800326c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b02      	cmp	r3, #2
 8003280:	d122      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b02      	cmp	r3, #2
 800328e:	d11b      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0202 	mvn.w	r2, #2
 8003298:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f9b4 	bl	800361c <HAL_TIM_IC_CaptureCallback>
 80032b4:	e005      	b.n	80032c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f9a6 	bl	8003608 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 f9b7 	bl	8003630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d122      	bne.n	800331c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d11b      	bne.n	800331c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0204 	mvn.w	r2, #4
 80032ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2202      	movs	r2, #2
 80032f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f98a 	bl	800361c <HAL_TIM_IC_CaptureCallback>
 8003308:	e005      	b.n	8003316 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f97c 	bl	8003608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f98d 	bl	8003630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b08      	cmp	r3, #8
 8003328:	d122      	bne.n	8003370 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	2b08      	cmp	r3, #8
 8003336:	d11b      	bne.n	8003370 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0208 	mvn.w	r2, #8
 8003340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2204      	movs	r2, #4
 8003346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	f003 0303 	and.w	r3, r3, #3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d003      	beq.n	800335e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f960 	bl	800361c <HAL_TIM_IC_CaptureCallback>
 800335c:	e005      	b.n	800336a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f952 	bl	8003608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 f963 	bl	8003630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f003 0310 	and.w	r3, r3, #16
 800337a:	2b10      	cmp	r3, #16
 800337c:	d122      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b10      	cmp	r3, #16
 800338a:	d11b      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f06f 0210 	mvn.w	r2, #16
 8003394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2208      	movs	r2, #8
 800339a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 f936 	bl	800361c <HAL_TIM_IC_CaptureCallback>
 80033b0:	e005      	b.n	80033be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 f928 	bl	8003608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f939 	bl	8003630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d10e      	bne.n	80033f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d107      	bne.n	80033f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f06f 0201 	mvn.w	r2, #1
 80033e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fd fe28 	bl	8001040 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b80      	cmp	r3, #128	; 0x80
 80033fc:	d10e      	bne.n	800341c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003408:	2b80      	cmp	r3, #128	; 0x80
 800340a:	d107      	bne.n	800341c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 fc1a 	bl	8003c50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003426:	2b40      	cmp	r3, #64	; 0x40
 8003428:	d10e      	bne.n	8003448 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003434:	2b40      	cmp	r3, #64	; 0x40
 8003436:	d107      	bne.n	8003448 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f8fe 	bl	8003644 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b20      	cmp	r3, #32
 8003454:	d10e      	bne.n	8003474 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f003 0320 	and.w	r3, r3, #32
 8003460:	2b20      	cmp	r3, #32
 8003462:	d107      	bne.n	8003474 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 0220 	mvn.w	r2, #32
 800346c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 fbe4 	bl	8003c3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003474:	bf00      	nop
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003492:	2302      	movs	r3, #2
 8003494:	e0b4      	b.n	8003600 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2202      	movs	r2, #2
 80034a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	f200 809f 	bhi.w	80035ec <HAL_TIM_PWM_ConfigChannel+0x170>
 80034ae:	a201      	add	r2, pc, #4	; (adr r2, 80034b4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80034b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b4:	080034e9 	.word	0x080034e9
 80034b8:	080035ed 	.word	0x080035ed
 80034bc:	080035ed 	.word	0x080035ed
 80034c0:	080035ed 	.word	0x080035ed
 80034c4:	08003529 	.word	0x08003529
 80034c8:	080035ed 	.word	0x080035ed
 80034cc:	080035ed 	.word	0x080035ed
 80034d0:	080035ed 	.word	0x080035ed
 80034d4:	0800356b 	.word	0x0800356b
 80034d8:	080035ed 	.word	0x080035ed
 80034dc:	080035ed 	.word	0x080035ed
 80034e0:	080035ed 	.word	0x080035ed
 80034e4:	080035ab 	.word	0x080035ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68b9      	ldr	r1, [r7, #8]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 f952 	bl	8003798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	699a      	ldr	r2, [r3, #24]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f042 0208 	orr.w	r2, r2, #8
 8003502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699a      	ldr	r2, [r3, #24]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0204 	bic.w	r2, r2, #4
 8003512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6999      	ldr	r1, [r3, #24]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	619a      	str	r2, [r3, #24]
      break;
 8003526:	e062      	b.n	80035ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 f9a2 	bl	8003878 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6999      	ldr	r1, [r3, #24]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	021a      	lsls	r2, r3, #8
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	619a      	str	r2, [r3, #24]
      break;
 8003568:	e041      	b.n	80035ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	4618      	mov	r0, r3
 8003572:	f000 f9f7 	bl	8003964 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	69da      	ldr	r2, [r3, #28]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0208 	orr.w	r2, r2, #8
 8003584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	69da      	ldr	r2, [r3, #28]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0204 	bic.w	r2, r2, #4
 8003594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	69d9      	ldr	r1, [r3, #28]
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	691a      	ldr	r2, [r3, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	61da      	str	r2, [r3, #28]
      break;
 80035a8:	e021      	b.n	80035ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fa4b 	bl	8003a4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69da      	ldr	r2, [r3, #28]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69d9      	ldr	r1, [r3, #28]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	021a      	lsls	r2, r3, #8
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	61da      	str	r2, [r3, #28]
      break;
 80035ea:	e000      	b.n	80035ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80035ec:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a40      	ldr	r2, [pc, #256]	; (800376c <TIM_Base_SetConfig+0x114>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d013      	beq.n	8003698 <TIM_Base_SetConfig+0x40>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003676:	d00f      	beq.n	8003698 <TIM_Base_SetConfig+0x40>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a3d      	ldr	r2, [pc, #244]	; (8003770 <TIM_Base_SetConfig+0x118>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d00b      	beq.n	8003698 <TIM_Base_SetConfig+0x40>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a3c      	ldr	r2, [pc, #240]	; (8003774 <TIM_Base_SetConfig+0x11c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d007      	beq.n	8003698 <TIM_Base_SetConfig+0x40>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a3b      	ldr	r2, [pc, #236]	; (8003778 <TIM_Base_SetConfig+0x120>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d003      	beq.n	8003698 <TIM_Base_SetConfig+0x40>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a3a      	ldr	r2, [pc, #232]	; (800377c <TIM_Base_SetConfig+0x124>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d108      	bne.n	80036aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800369e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a2f      	ldr	r2, [pc, #188]	; (800376c <TIM_Base_SetConfig+0x114>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d02b      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036b8:	d027      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a2c      	ldr	r2, [pc, #176]	; (8003770 <TIM_Base_SetConfig+0x118>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d023      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a2b      	ldr	r2, [pc, #172]	; (8003774 <TIM_Base_SetConfig+0x11c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d01f      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a2a      	ldr	r2, [pc, #168]	; (8003778 <TIM_Base_SetConfig+0x120>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d01b      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a29      	ldr	r2, [pc, #164]	; (800377c <TIM_Base_SetConfig+0x124>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d017      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a28      	ldr	r2, [pc, #160]	; (8003780 <TIM_Base_SetConfig+0x128>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d013      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a27      	ldr	r2, [pc, #156]	; (8003784 <TIM_Base_SetConfig+0x12c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d00f      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a26      	ldr	r2, [pc, #152]	; (8003788 <TIM_Base_SetConfig+0x130>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d00b      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a25      	ldr	r2, [pc, #148]	; (800378c <TIM_Base_SetConfig+0x134>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d007      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a24      	ldr	r2, [pc, #144]	; (8003790 <TIM_Base_SetConfig+0x138>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d003      	beq.n	800370a <TIM_Base_SetConfig+0xb2>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a23      	ldr	r2, [pc, #140]	; (8003794 <TIM_Base_SetConfig+0x13c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d108      	bne.n	800371c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	4313      	orrs	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a0a      	ldr	r2, [pc, #40]	; (800376c <TIM_Base_SetConfig+0x114>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d003      	beq.n	8003750 <TIM_Base_SetConfig+0xf8>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a0c      	ldr	r2, [pc, #48]	; (800377c <TIM_Base_SetConfig+0x124>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d103      	bne.n	8003758 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	615a      	str	r2, [r3, #20]
}
 800375e:	bf00      	nop
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40010000 	.word	0x40010000
 8003770:	40000400 	.word	0x40000400
 8003774:	40000800 	.word	0x40000800
 8003778:	40000c00 	.word	0x40000c00
 800377c:	40010400 	.word	0x40010400
 8003780:	40014000 	.word	0x40014000
 8003784:	40014400 	.word	0x40014400
 8003788:	40014800 	.word	0x40014800
 800378c:	40001800 	.word	0x40001800
 8003790:	40001c00 	.word	0x40001c00
 8003794:	40002000 	.word	0x40002000

08003798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003798:	b480      	push	{r7}
 800379a:	b087      	sub	sp, #28
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	f023 0201 	bic.w	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f023 0303 	bic.w	r3, r3, #3
 80037ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f023 0302 	bic.w	r3, r3, #2
 80037e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a20      	ldr	r2, [pc, #128]	; (8003870 <TIM_OC1_SetConfig+0xd8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d003      	beq.n	80037fc <TIM_OC1_SetConfig+0x64>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a1f      	ldr	r2, [pc, #124]	; (8003874 <TIM_OC1_SetConfig+0xdc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d10c      	bne.n	8003816 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f023 0308 	bic.w	r3, r3, #8
 8003802:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	4313      	orrs	r3, r2
 800380c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f023 0304 	bic.w	r3, r3, #4
 8003814:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a15      	ldr	r2, [pc, #84]	; (8003870 <TIM_OC1_SetConfig+0xd8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d003      	beq.n	8003826 <TIM_OC1_SetConfig+0x8e>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a14      	ldr	r2, [pc, #80]	; (8003874 <TIM_OC1_SetConfig+0xdc>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d111      	bne.n	800384a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800382c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	621a      	str	r2, [r3, #32]
}
 8003864:	bf00      	nop
 8003866:	371c      	adds	r7, #28
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	40010000 	.word	0x40010000
 8003874:	40010400 	.word	0x40010400

08003878 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	f023 0210 	bic.w	r2, r3, #16
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	021b      	lsls	r3, r3, #8
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f023 0320 	bic.w	r3, r3, #32
 80038c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a22      	ldr	r2, [pc, #136]	; (800395c <TIM_OC2_SetConfig+0xe4>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_OC2_SetConfig+0x68>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a21      	ldr	r2, [pc, #132]	; (8003960 <TIM_OC2_SetConfig+0xe8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d10d      	bne.n	80038fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a17      	ldr	r2, [pc, #92]	; (800395c <TIM_OC2_SetConfig+0xe4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d003      	beq.n	800390c <TIM_OC2_SetConfig+0x94>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a16      	ldr	r2, [pc, #88]	; (8003960 <TIM_OC2_SetConfig+0xe8>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d113      	bne.n	8003934 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003912:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800391a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	621a      	str	r2, [r3, #32]
}
 800394e:	bf00      	nop
 8003950:	371c      	adds	r7, #28
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40010000 	.word	0x40010000
 8003960:	40010400 	.word	0x40010400

08003964 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003964:	b480      	push	{r7}
 8003966:	b087      	sub	sp, #28
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f023 0303 	bic.w	r3, r3, #3
 800399a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	021b      	lsls	r3, r3, #8
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a21      	ldr	r2, [pc, #132]	; (8003a44 <TIM_OC3_SetConfig+0xe0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d003      	beq.n	80039ca <TIM_OC3_SetConfig+0x66>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a20      	ldr	r2, [pc, #128]	; (8003a48 <TIM_OC3_SetConfig+0xe4>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d10d      	bne.n	80039e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a16      	ldr	r2, [pc, #88]	; (8003a44 <TIM_OC3_SetConfig+0xe0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d003      	beq.n	80039f6 <TIM_OC3_SetConfig+0x92>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a15      	ldr	r2, [pc, #84]	; (8003a48 <TIM_OC3_SetConfig+0xe4>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d113      	bne.n	8003a1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	621a      	str	r2, [r3, #32]
}
 8003a38:	bf00      	nop
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40010000 	.word	0x40010000
 8003a48:	40010400 	.word	0x40010400

08003a4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	021b      	lsls	r3, r3, #8
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	031b      	lsls	r3, r3, #12
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a12      	ldr	r2, [pc, #72]	; (8003af0 <TIM_OC4_SetConfig+0xa4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d003      	beq.n	8003ab4 <TIM_OC4_SetConfig+0x68>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a11      	ldr	r2, [pc, #68]	; (8003af4 <TIM_OC4_SetConfig+0xa8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d109      	bne.n	8003ac8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	019b      	lsls	r3, r3, #6
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	40010000 	.word	0x40010000
 8003af4:	40010400 	.word	0x40010400

08003af8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 031f 	and.w	r3, r3, #31
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1a      	ldr	r2, [r3, #32]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	401a      	ands	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6a1a      	ldr	r2, [r3, #32]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b30:	431a      	orrs	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	621a      	str	r2, [r3, #32]
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e05a      	b.n	8003c12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a21      	ldr	r2, [pc, #132]	; (8003c20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d022      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba8:	d01d      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a1d      	ldr	r2, [pc, #116]	; (8003c24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d018      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1b      	ldr	r2, [pc, #108]	; (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d013      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a1a      	ldr	r2, [pc, #104]	; (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d00e      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a18      	ldr	r2, [pc, #96]	; (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d009      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a17      	ldr	r2, [pc, #92]	; (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d004      	beq.n	8003be6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a15      	ldr	r2, [pc, #84]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d10c      	bne.n	8003c00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40010000 	.word	0x40010000
 8003c24:	40000400 	.word	0x40000400
 8003c28:	40000800 	.word	0x40000800
 8003c2c:	40000c00 	.word	0x40000c00
 8003c30:	40010400 	.word	0x40010400
 8003c34:	40014000 	.word	0x40014000
 8003c38:	40001800 	.word	0x40001800

08003c3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e03f      	b.n	8003cf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fd fcec 	bl	8001668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2224      	movs	r2, #36	; 0x24
 8003c94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68da      	ldr	r2, [r3, #12]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ca6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 f90b 	bl	8003ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695a      	ldr	r2, [r3, #20]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ccc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b088      	sub	sp, #32
 8003d02:	af02      	add	r7, sp, #8
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	603b      	str	r3, [r7, #0]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	f040 8083 	bne.w	8003e26 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <HAL_UART_Transmit+0x2e>
 8003d26:	88fb      	ldrh	r3, [r7, #6]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e07b      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_UART_Transmit+0x40>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e074      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2221      	movs	r2, #33	; 0x21
 8003d50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003d54:	f7fd fd30 	bl	80017b8 <HAL_GetTick>
 8003d58:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	88fa      	ldrh	r2, [r7, #6]
 8003d5e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	88fa      	ldrh	r2, [r7, #6]
 8003d64:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003d6e:	e042      	b.n	8003df6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d86:	d122      	bne.n	8003dce <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	2180      	movs	r1, #128	; 0x80
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 f84c 	bl	8003e30 <UART_WaitOnFlagUntilTimeout>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e042      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	461a      	mov	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003db4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d103      	bne.n	8003dc6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3302      	adds	r3, #2
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	e017      	b.n	8003df6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	60bb      	str	r3, [r7, #8]
 8003dcc:	e013      	b.n	8003df6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2180      	movs	r1, #128	; 0x80
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f829 	bl	8003e30 <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e01f      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	1c5a      	adds	r2, r3, #1
 8003dec:	60ba      	str	r2, [r7, #8]
 8003dee:	781a      	ldrb	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1b7      	bne.n	8003d70 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	2200      	movs	r2, #0
 8003e08:	2140      	movs	r1, #64	; 0x40
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f810 	bl	8003e30 <UART_WaitOnFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e006      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	e000      	b.n	8003e28 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003e26:	2302      	movs	r3, #2
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	603b      	str	r3, [r7, #0]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e40:	e02c      	b.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e48:	d028      	beq.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e50:	f7fd fcb2 	bl	80017b8 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d21d      	bcs.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e6e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695a      	ldr	r2, [r3, #20]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0201 	bic.w	r2, r2, #1
 8003e7e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2220      	movs	r2, #32
 8003e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e00f      	b.n	8003ebc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d0c3      	beq.n	8003e42 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ec8:	b085      	sub	sp, #20
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68da      	ldr	r2, [r3, #12]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689a      	ldr	r2, [r3, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003f06:	f023 030c 	bic.w	r3, r3, #12
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	6812      	ldr	r2, [r2, #0]
 8003f0e:	68f9      	ldr	r1, [r7, #12]
 8003f10:	430b      	orrs	r3, r1
 8003f12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699a      	ldr	r2, [r3, #24]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f32:	f040 818b 	bne.w	800424c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4ac1      	ldr	r2, [pc, #772]	; (8004240 <UART_SetConfig+0x37c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d005      	beq.n	8003f4c <UART_SetConfig+0x88>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4abf      	ldr	r2, [pc, #764]	; (8004244 <UART_SetConfig+0x380>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	f040 80bd 	bne.w	80040c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f4c:	f7ff f886 	bl	800305c <HAL_RCC_GetPCLK2Freq>
 8003f50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	461d      	mov	r5, r3
 8003f56:	f04f 0600 	mov.w	r6, #0
 8003f5a:	46a8      	mov	r8, r5
 8003f5c:	46b1      	mov	r9, r6
 8003f5e:	eb18 0308 	adds.w	r3, r8, r8
 8003f62:	eb49 0409 	adc.w	r4, r9, r9
 8003f66:	4698      	mov	r8, r3
 8003f68:	46a1      	mov	r9, r4
 8003f6a:	eb18 0805 	adds.w	r8, r8, r5
 8003f6e:	eb49 0906 	adc.w	r9, r9, r6
 8003f72:	f04f 0100 	mov.w	r1, #0
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003f7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003f82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003f86:	4688      	mov	r8, r1
 8003f88:	4691      	mov	r9, r2
 8003f8a:	eb18 0005 	adds.w	r0, r8, r5
 8003f8e:	eb49 0106 	adc.w	r1, r9, r6
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	461d      	mov	r5, r3
 8003f98:	f04f 0600 	mov.w	r6, #0
 8003f9c:	196b      	adds	r3, r5, r5
 8003f9e:	eb46 0406 	adc.w	r4, r6, r6
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	4623      	mov	r3, r4
 8003fa6:	f7fc fb2f 	bl	8000608 <__aeabi_uldivmod>
 8003faa:	4603      	mov	r3, r0
 8003fac:	460c      	mov	r4, r1
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4ba5      	ldr	r3, [pc, #660]	; (8004248 <UART_SetConfig+0x384>)
 8003fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fb6:	095b      	lsrs	r3, r3, #5
 8003fb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	461d      	mov	r5, r3
 8003fc0:	f04f 0600 	mov.w	r6, #0
 8003fc4:	46a9      	mov	r9, r5
 8003fc6:	46b2      	mov	sl, r6
 8003fc8:	eb19 0309 	adds.w	r3, r9, r9
 8003fcc:	eb4a 040a 	adc.w	r4, sl, sl
 8003fd0:	4699      	mov	r9, r3
 8003fd2:	46a2      	mov	sl, r4
 8003fd4:	eb19 0905 	adds.w	r9, r9, r5
 8003fd8:	eb4a 0a06 	adc.w	sl, sl, r6
 8003fdc:	f04f 0100 	mov.w	r1, #0
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fe8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003fec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ff0:	4689      	mov	r9, r1
 8003ff2:	4692      	mov	sl, r2
 8003ff4:	eb19 0005 	adds.w	r0, r9, r5
 8003ff8:	eb4a 0106 	adc.w	r1, sl, r6
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	461d      	mov	r5, r3
 8004002:	f04f 0600 	mov.w	r6, #0
 8004006:	196b      	adds	r3, r5, r5
 8004008:	eb46 0406 	adc.w	r4, r6, r6
 800400c:	461a      	mov	r2, r3
 800400e:	4623      	mov	r3, r4
 8004010:	f7fc fafa 	bl	8000608 <__aeabi_uldivmod>
 8004014:	4603      	mov	r3, r0
 8004016:	460c      	mov	r4, r1
 8004018:	461a      	mov	r2, r3
 800401a:	4b8b      	ldr	r3, [pc, #556]	; (8004248 <UART_SetConfig+0x384>)
 800401c:	fba3 1302 	umull	r1, r3, r3, r2
 8004020:	095b      	lsrs	r3, r3, #5
 8004022:	2164      	movs	r1, #100	; 0x64
 8004024:	fb01 f303 	mul.w	r3, r1, r3
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	3332      	adds	r3, #50	; 0x32
 800402e:	4a86      	ldr	r2, [pc, #536]	; (8004248 <UART_SetConfig+0x384>)
 8004030:	fba2 2303 	umull	r2, r3, r2, r3
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800403c:	4498      	add	r8, r3
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	461d      	mov	r5, r3
 8004042:	f04f 0600 	mov.w	r6, #0
 8004046:	46a9      	mov	r9, r5
 8004048:	46b2      	mov	sl, r6
 800404a:	eb19 0309 	adds.w	r3, r9, r9
 800404e:	eb4a 040a 	adc.w	r4, sl, sl
 8004052:	4699      	mov	r9, r3
 8004054:	46a2      	mov	sl, r4
 8004056:	eb19 0905 	adds.w	r9, r9, r5
 800405a:	eb4a 0a06 	adc.w	sl, sl, r6
 800405e:	f04f 0100 	mov.w	r1, #0
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800406a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800406e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004072:	4689      	mov	r9, r1
 8004074:	4692      	mov	sl, r2
 8004076:	eb19 0005 	adds.w	r0, r9, r5
 800407a:	eb4a 0106 	adc.w	r1, sl, r6
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	461d      	mov	r5, r3
 8004084:	f04f 0600 	mov.w	r6, #0
 8004088:	196b      	adds	r3, r5, r5
 800408a:	eb46 0406 	adc.w	r4, r6, r6
 800408e:	461a      	mov	r2, r3
 8004090:	4623      	mov	r3, r4
 8004092:	f7fc fab9 	bl	8000608 <__aeabi_uldivmod>
 8004096:	4603      	mov	r3, r0
 8004098:	460c      	mov	r4, r1
 800409a:	461a      	mov	r2, r3
 800409c:	4b6a      	ldr	r3, [pc, #424]	; (8004248 <UART_SetConfig+0x384>)
 800409e:	fba3 1302 	umull	r1, r3, r3, r2
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	2164      	movs	r1, #100	; 0x64
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	3332      	adds	r3, #50	; 0x32
 80040b0:	4a65      	ldr	r2, [pc, #404]	; (8004248 <UART_SetConfig+0x384>)
 80040b2:	fba2 2303 	umull	r2, r3, r2, r3
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	f003 0207 	and.w	r2, r3, #7
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4442      	add	r2, r8
 80040c2:	609a      	str	r2, [r3, #8]
 80040c4:	e26f      	b.n	80045a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040c6:	f7fe ffb5 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 80040ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	461d      	mov	r5, r3
 80040d0:	f04f 0600 	mov.w	r6, #0
 80040d4:	46a8      	mov	r8, r5
 80040d6:	46b1      	mov	r9, r6
 80040d8:	eb18 0308 	adds.w	r3, r8, r8
 80040dc:	eb49 0409 	adc.w	r4, r9, r9
 80040e0:	4698      	mov	r8, r3
 80040e2:	46a1      	mov	r9, r4
 80040e4:	eb18 0805 	adds.w	r8, r8, r5
 80040e8:	eb49 0906 	adc.w	r9, r9, r6
 80040ec:	f04f 0100 	mov.w	r1, #0
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80040f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80040fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004100:	4688      	mov	r8, r1
 8004102:	4691      	mov	r9, r2
 8004104:	eb18 0005 	adds.w	r0, r8, r5
 8004108:	eb49 0106 	adc.w	r1, r9, r6
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	461d      	mov	r5, r3
 8004112:	f04f 0600 	mov.w	r6, #0
 8004116:	196b      	adds	r3, r5, r5
 8004118:	eb46 0406 	adc.w	r4, r6, r6
 800411c:	461a      	mov	r2, r3
 800411e:	4623      	mov	r3, r4
 8004120:	f7fc fa72 	bl	8000608 <__aeabi_uldivmod>
 8004124:	4603      	mov	r3, r0
 8004126:	460c      	mov	r4, r1
 8004128:	461a      	mov	r2, r3
 800412a:	4b47      	ldr	r3, [pc, #284]	; (8004248 <UART_SetConfig+0x384>)
 800412c:	fba3 2302 	umull	r2, r3, r3, r2
 8004130:	095b      	lsrs	r3, r3, #5
 8004132:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	461d      	mov	r5, r3
 800413a:	f04f 0600 	mov.w	r6, #0
 800413e:	46a9      	mov	r9, r5
 8004140:	46b2      	mov	sl, r6
 8004142:	eb19 0309 	adds.w	r3, r9, r9
 8004146:	eb4a 040a 	adc.w	r4, sl, sl
 800414a:	4699      	mov	r9, r3
 800414c:	46a2      	mov	sl, r4
 800414e:	eb19 0905 	adds.w	r9, r9, r5
 8004152:	eb4a 0a06 	adc.w	sl, sl, r6
 8004156:	f04f 0100 	mov.w	r1, #0
 800415a:	f04f 0200 	mov.w	r2, #0
 800415e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004162:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004166:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800416a:	4689      	mov	r9, r1
 800416c:	4692      	mov	sl, r2
 800416e:	eb19 0005 	adds.w	r0, r9, r5
 8004172:	eb4a 0106 	adc.w	r1, sl, r6
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	461d      	mov	r5, r3
 800417c:	f04f 0600 	mov.w	r6, #0
 8004180:	196b      	adds	r3, r5, r5
 8004182:	eb46 0406 	adc.w	r4, r6, r6
 8004186:	461a      	mov	r2, r3
 8004188:	4623      	mov	r3, r4
 800418a:	f7fc fa3d 	bl	8000608 <__aeabi_uldivmod>
 800418e:	4603      	mov	r3, r0
 8004190:	460c      	mov	r4, r1
 8004192:	461a      	mov	r2, r3
 8004194:	4b2c      	ldr	r3, [pc, #176]	; (8004248 <UART_SetConfig+0x384>)
 8004196:	fba3 1302 	umull	r1, r3, r3, r2
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	2164      	movs	r1, #100	; 0x64
 800419e:	fb01 f303 	mul.w	r3, r1, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	3332      	adds	r3, #50	; 0x32
 80041a8:	4a27      	ldr	r2, [pc, #156]	; (8004248 <UART_SetConfig+0x384>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80041b6:	4498      	add	r8, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	461d      	mov	r5, r3
 80041bc:	f04f 0600 	mov.w	r6, #0
 80041c0:	46a9      	mov	r9, r5
 80041c2:	46b2      	mov	sl, r6
 80041c4:	eb19 0309 	adds.w	r3, r9, r9
 80041c8:	eb4a 040a 	adc.w	r4, sl, sl
 80041cc:	4699      	mov	r9, r3
 80041ce:	46a2      	mov	sl, r4
 80041d0:	eb19 0905 	adds.w	r9, r9, r5
 80041d4:	eb4a 0a06 	adc.w	sl, sl, r6
 80041d8:	f04f 0100 	mov.w	r1, #0
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80041e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80041ec:	4689      	mov	r9, r1
 80041ee:	4692      	mov	sl, r2
 80041f0:	eb19 0005 	adds.w	r0, r9, r5
 80041f4:	eb4a 0106 	adc.w	r1, sl, r6
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	461d      	mov	r5, r3
 80041fe:	f04f 0600 	mov.w	r6, #0
 8004202:	196b      	adds	r3, r5, r5
 8004204:	eb46 0406 	adc.w	r4, r6, r6
 8004208:	461a      	mov	r2, r3
 800420a:	4623      	mov	r3, r4
 800420c:	f7fc f9fc 	bl	8000608 <__aeabi_uldivmod>
 8004210:	4603      	mov	r3, r0
 8004212:	460c      	mov	r4, r1
 8004214:	461a      	mov	r2, r3
 8004216:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <UART_SetConfig+0x384>)
 8004218:	fba3 1302 	umull	r1, r3, r3, r2
 800421c:	095b      	lsrs	r3, r3, #5
 800421e:	2164      	movs	r1, #100	; 0x64
 8004220:	fb01 f303 	mul.w	r3, r1, r3
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	3332      	adds	r3, #50	; 0x32
 800422a:	4a07      	ldr	r2, [pc, #28]	; (8004248 <UART_SetConfig+0x384>)
 800422c:	fba2 2303 	umull	r2, r3, r2, r3
 8004230:	095b      	lsrs	r3, r3, #5
 8004232:	f003 0207 	and.w	r2, r3, #7
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4442      	add	r2, r8
 800423c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800423e:	e1b2      	b.n	80045a6 <UART_SetConfig+0x6e2>
 8004240:	40011000 	.word	0x40011000
 8004244:	40011400 	.word	0x40011400
 8004248:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4ad7      	ldr	r2, [pc, #860]	; (80045b0 <UART_SetConfig+0x6ec>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d005      	beq.n	8004262 <UART_SetConfig+0x39e>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4ad6      	ldr	r2, [pc, #856]	; (80045b4 <UART_SetConfig+0x6f0>)
 800425c:	4293      	cmp	r3, r2
 800425e:	f040 80d1 	bne.w	8004404 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004262:	f7fe fefb 	bl	800305c <HAL_RCC_GetPCLK2Freq>
 8004266:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	469a      	mov	sl, r3
 800426c:	f04f 0b00 	mov.w	fp, #0
 8004270:	46d0      	mov	r8, sl
 8004272:	46d9      	mov	r9, fp
 8004274:	eb18 0308 	adds.w	r3, r8, r8
 8004278:	eb49 0409 	adc.w	r4, r9, r9
 800427c:	4698      	mov	r8, r3
 800427e:	46a1      	mov	r9, r4
 8004280:	eb18 080a 	adds.w	r8, r8, sl
 8004284:	eb49 090b 	adc.w	r9, r9, fp
 8004288:	f04f 0100 	mov.w	r1, #0
 800428c:	f04f 0200 	mov.w	r2, #0
 8004290:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004294:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004298:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800429c:	4688      	mov	r8, r1
 800429e:	4691      	mov	r9, r2
 80042a0:	eb1a 0508 	adds.w	r5, sl, r8
 80042a4:	eb4b 0609 	adc.w	r6, fp, r9
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	4619      	mov	r1, r3
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	f04f 0400 	mov.w	r4, #0
 80042ba:	0094      	lsls	r4, r2, #2
 80042bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042c0:	008b      	lsls	r3, r1, #2
 80042c2:	461a      	mov	r2, r3
 80042c4:	4623      	mov	r3, r4
 80042c6:	4628      	mov	r0, r5
 80042c8:	4631      	mov	r1, r6
 80042ca:	f7fc f99d 	bl	8000608 <__aeabi_uldivmod>
 80042ce:	4603      	mov	r3, r0
 80042d0:	460c      	mov	r4, r1
 80042d2:	461a      	mov	r2, r3
 80042d4:	4bb8      	ldr	r3, [pc, #736]	; (80045b8 <UART_SetConfig+0x6f4>)
 80042d6:	fba3 2302 	umull	r2, r3, r3, r2
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	469b      	mov	fp, r3
 80042e4:	f04f 0c00 	mov.w	ip, #0
 80042e8:	46d9      	mov	r9, fp
 80042ea:	46e2      	mov	sl, ip
 80042ec:	eb19 0309 	adds.w	r3, r9, r9
 80042f0:	eb4a 040a 	adc.w	r4, sl, sl
 80042f4:	4699      	mov	r9, r3
 80042f6:	46a2      	mov	sl, r4
 80042f8:	eb19 090b 	adds.w	r9, r9, fp
 80042fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004300:	f04f 0100 	mov.w	r1, #0
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800430c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004310:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004314:	4689      	mov	r9, r1
 8004316:	4692      	mov	sl, r2
 8004318:	eb1b 0509 	adds.w	r5, fp, r9
 800431c:	eb4c 060a 	adc.w	r6, ip, sl
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	4619      	mov	r1, r3
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	f04f 0400 	mov.w	r4, #0
 8004332:	0094      	lsls	r4, r2, #2
 8004334:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004338:	008b      	lsls	r3, r1, #2
 800433a:	461a      	mov	r2, r3
 800433c:	4623      	mov	r3, r4
 800433e:	4628      	mov	r0, r5
 8004340:	4631      	mov	r1, r6
 8004342:	f7fc f961 	bl	8000608 <__aeabi_uldivmod>
 8004346:	4603      	mov	r3, r0
 8004348:	460c      	mov	r4, r1
 800434a:	461a      	mov	r2, r3
 800434c:	4b9a      	ldr	r3, [pc, #616]	; (80045b8 <UART_SetConfig+0x6f4>)
 800434e:	fba3 1302 	umull	r1, r3, r3, r2
 8004352:	095b      	lsrs	r3, r3, #5
 8004354:	2164      	movs	r1, #100	; 0x64
 8004356:	fb01 f303 	mul.w	r3, r1, r3
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	3332      	adds	r3, #50	; 0x32
 8004360:	4a95      	ldr	r2, [pc, #596]	; (80045b8 <UART_SetConfig+0x6f4>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	095b      	lsrs	r3, r3, #5
 8004368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800436c:	4498      	add	r8, r3
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	469b      	mov	fp, r3
 8004372:	f04f 0c00 	mov.w	ip, #0
 8004376:	46d9      	mov	r9, fp
 8004378:	46e2      	mov	sl, ip
 800437a:	eb19 0309 	adds.w	r3, r9, r9
 800437e:	eb4a 040a 	adc.w	r4, sl, sl
 8004382:	4699      	mov	r9, r3
 8004384:	46a2      	mov	sl, r4
 8004386:	eb19 090b 	adds.w	r9, r9, fp
 800438a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800438e:	f04f 0100 	mov.w	r1, #0
 8004392:	f04f 0200 	mov.w	r2, #0
 8004396:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800439a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800439e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043a2:	4689      	mov	r9, r1
 80043a4:	4692      	mov	sl, r2
 80043a6:	eb1b 0509 	adds.w	r5, fp, r9
 80043aa:	eb4c 060a 	adc.w	r6, ip, sl
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4619      	mov	r1, r3
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	f04f 0400 	mov.w	r4, #0
 80043c0:	0094      	lsls	r4, r2, #2
 80043c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80043c6:	008b      	lsls	r3, r1, #2
 80043c8:	461a      	mov	r2, r3
 80043ca:	4623      	mov	r3, r4
 80043cc:	4628      	mov	r0, r5
 80043ce:	4631      	mov	r1, r6
 80043d0:	f7fc f91a 	bl	8000608 <__aeabi_uldivmod>
 80043d4:	4603      	mov	r3, r0
 80043d6:	460c      	mov	r4, r1
 80043d8:	461a      	mov	r2, r3
 80043da:	4b77      	ldr	r3, [pc, #476]	; (80045b8 <UART_SetConfig+0x6f4>)
 80043dc:	fba3 1302 	umull	r1, r3, r3, r2
 80043e0:	095b      	lsrs	r3, r3, #5
 80043e2:	2164      	movs	r1, #100	; 0x64
 80043e4:	fb01 f303 	mul.w	r3, r1, r3
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	3332      	adds	r3, #50	; 0x32
 80043ee:	4a72      	ldr	r2, [pc, #456]	; (80045b8 <UART_SetConfig+0x6f4>)
 80043f0:	fba2 2303 	umull	r2, r3, r2, r3
 80043f4:	095b      	lsrs	r3, r3, #5
 80043f6:	f003 020f 	and.w	r2, r3, #15
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4442      	add	r2, r8
 8004400:	609a      	str	r2, [r3, #8]
 8004402:	e0d0      	b.n	80045a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004404:	f7fe fe16 	bl	8003034 <HAL_RCC_GetPCLK1Freq>
 8004408:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	469a      	mov	sl, r3
 800440e:	f04f 0b00 	mov.w	fp, #0
 8004412:	46d0      	mov	r8, sl
 8004414:	46d9      	mov	r9, fp
 8004416:	eb18 0308 	adds.w	r3, r8, r8
 800441a:	eb49 0409 	adc.w	r4, r9, r9
 800441e:	4698      	mov	r8, r3
 8004420:	46a1      	mov	r9, r4
 8004422:	eb18 080a 	adds.w	r8, r8, sl
 8004426:	eb49 090b 	adc.w	r9, r9, fp
 800442a:	f04f 0100 	mov.w	r1, #0
 800442e:	f04f 0200 	mov.w	r2, #0
 8004432:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004436:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800443a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800443e:	4688      	mov	r8, r1
 8004440:	4691      	mov	r9, r2
 8004442:	eb1a 0508 	adds.w	r5, sl, r8
 8004446:	eb4b 0609 	adc.w	r6, fp, r9
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	4619      	mov	r1, r3
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	f04f 0300 	mov.w	r3, #0
 8004458:	f04f 0400 	mov.w	r4, #0
 800445c:	0094      	lsls	r4, r2, #2
 800445e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004462:	008b      	lsls	r3, r1, #2
 8004464:	461a      	mov	r2, r3
 8004466:	4623      	mov	r3, r4
 8004468:	4628      	mov	r0, r5
 800446a:	4631      	mov	r1, r6
 800446c:	f7fc f8cc 	bl	8000608 <__aeabi_uldivmod>
 8004470:	4603      	mov	r3, r0
 8004472:	460c      	mov	r4, r1
 8004474:	461a      	mov	r2, r3
 8004476:	4b50      	ldr	r3, [pc, #320]	; (80045b8 <UART_SetConfig+0x6f4>)
 8004478:	fba3 2302 	umull	r2, r3, r3, r2
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	469b      	mov	fp, r3
 8004486:	f04f 0c00 	mov.w	ip, #0
 800448a:	46d9      	mov	r9, fp
 800448c:	46e2      	mov	sl, ip
 800448e:	eb19 0309 	adds.w	r3, r9, r9
 8004492:	eb4a 040a 	adc.w	r4, sl, sl
 8004496:	4699      	mov	r9, r3
 8004498:	46a2      	mov	sl, r4
 800449a:	eb19 090b 	adds.w	r9, r9, fp
 800449e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80044a2:	f04f 0100 	mov.w	r1, #0
 80044a6:	f04f 0200 	mov.w	r2, #0
 80044aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80044b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044b6:	4689      	mov	r9, r1
 80044b8:	4692      	mov	sl, r2
 80044ba:	eb1b 0509 	adds.w	r5, fp, r9
 80044be:	eb4c 060a 	adc.w	r6, ip, sl
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	4619      	mov	r1, r3
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	f04f 0300 	mov.w	r3, #0
 80044d0:	f04f 0400 	mov.w	r4, #0
 80044d4:	0094      	lsls	r4, r2, #2
 80044d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80044da:	008b      	lsls	r3, r1, #2
 80044dc:	461a      	mov	r2, r3
 80044de:	4623      	mov	r3, r4
 80044e0:	4628      	mov	r0, r5
 80044e2:	4631      	mov	r1, r6
 80044e4:	f7fc f890 	bl	8000608 <__aeabi_uldivmod>
 80044e8:	4603      	mov	r3, r0
 80044ea:	460c      	mov	r4, r1
 80044ec:	461a      	mov	r2, r3
 80044ee:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <UART_SetConfig+0x6f4>)
 80044f0:	fba3 1302 	umull	r1, r3, r3, r2
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	2164      	movs	r1, #100	; 0x64
 80044f8:	fb01 f303 	mul.w	r3, r1, r3
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	3332      	adds	r3, #50	; 0x32
 8004502:	4a2d      	ldr	r2, [pc, #180]	; (80045b8 <UART_SetConfig+0x6f4>)
 8004504:	fba2 2303 	umull	r2, r3, r2, r3
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800450e:	4498      	add	r8, r3
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	469b      	mov	fp, r3
 8004514:	f04f 0c00 	mov.w	ip, #0
 8004518:	46d9      	mov	r9, fp
 800451a:	46e2      	mov	sl, ip
 800451c:	eb19 0309 	adds.w	r3, r9, r9
 8004520:	eb4a 040a 	adc.w	r4, sl, sl
 8004524:	4699      	mov	r9, r3
 8004526:	46a2      	mov	sl, r4
 8004528:	eb19 090b 	adds.w	r9, r9, fp
 800452c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004530:	f04f 0100 	mov.w	r1, #0
 8004534:	f04f 0200 	mov.w	r2, #0
 8004538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800453c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004544:	4689      	mov	r9, r1
 8004546:	4692      	mov	sl, r2
 8004548:	eb1b 0509 	adds.w	r5, fp, r9
 800454c:	eb4c 060a 	adc.w	r6, ip, sl
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	4619      	mov	r1, r3
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	f04f 0300 	mov.w	r3, #0
 800455e:	f04f 0400 	mov.w	r4, #0
 8004562:	0094      	lsls	r4, r2, #2
 8004564:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004568:	008b      	lsls	r3, r1, #2
 800456a:	461a      	mov	r2, r3
 800456c:	4623      	mov	r3, r4
 800456e:	4628      	mov	r0, r5
 8004570:	4631      	mov	r1, r6
 8004572:	f7fc f849 	bl	8000608 <__aeabi_uldivmod>
 8004576:	4603      	mov	r3, r0
 8004578:	460c      	mov	r4, r1
 800457a:	461a      	mov	r2, r3
 800457c:	4b0e      	ldr	r3, [pc, #56]	; (80045b8 <UART_SetConfig+0x6f4>)
 800457e:	fba3 1302 	umull	r1, r3, r3, r2
 8004582:	095b      	lsrs	r3, r3, #5
 8004584:	2164      	movs	r1, #100	; 0x64
 8004586:	fb01 f303 	mul.w	r3, r1, r3
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	3332      	adds	r3, #50	; 0x32
 8004590:	4a09      	ldr	r2, [pc, #36]	; (80045b8 <UART_SetConfig+0x6f4>)
 8004592:	fba2 2303 	umull	r2, r3, r2, r3
 8004596:	095b      	lsrs	r3, r3, #5
 8004598:	f003 020f 	and.w	r2, r3, #15
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4442      	add	r2, r8
 80045a2:	609a      	str	r2, [r3, #8]
}
 80045a4:	e7ff      	b.n	80045a6 <UART_SetConfig+0x6e2>
 80045a6:	bf00      	nop
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b0:	40011000 	.word	0x40011000
 80045b4:	40011400 	.word	0x40011400
 80045b8:	51eb851f 	.word	0x51eb851f

080045bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80045ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045ce:	2b84      	cmp	r3, #132	; 0x84
 80045d0:	d005      	beq.n	80045de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80045d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4413      	add	r3, r2
 80045da:	3303      	adds	r3, #3
 80045dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80045de:	68fb      	ldr	r3, [r7, #12]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80045f0:	f000 fada 	bl	8004ba8 <vTaskStartScheduler>
  
  return osOK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	bd80      	pop	{r7, pc}

080045fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80045fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045fc:	b089      	sub	sp, #36	; 0x24
 80045fe:	af04      	add	r7, sp, #16
 8004600:	6078      	str	r0, [r7, #4]
 8004602:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d020      	beq.n	800464e <osThreadCreate+0x54>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01c      	beq.n	800464e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685c      	ldr	r4, [r3, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681d      	ldr	r5, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691e      	ldr	r6, [r3, #16]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff ffc8 	bl	80045bc <makeFreeRtosPriority>
 800462c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004636:	9202      	str	r2, [sp, #8]
 8004638:	9301      	str	r3, [sp, #4]
 800463a:	9100      	str	r1, [sp, #0]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	4632      	mov	r2, r6
 8004640:	4629      	mov	r1, r5
 8004642:	4620      	mov	r0, r4
 8004644:	f000 f8ed 	bl	8004822 <xTaskCreateStatic>
 8004648:	4603      	mov	r3, r0
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	e01c      	b.n	8004688 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685c      	ldr	r4, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800465a:	b29e      	uxth	r6, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff ffaa 	bl	80045bc <makeFreeRtosPriority>
 8004668:	4602      	mov	r2, r0
 800466a:	f107 030c 	add.w	r3, r7, #12
 800466e:	9301      	str	r3, [sp, #4]
 8004670:	9200      	str	r2, [sp, #0]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	4632      	mov	r2, r6
 8004676:	4629      	mov	r1, r5
 8004678:	4620      	mov	r0, r4
 800467a:	f000 f92c 	bl	80048d6 <xTaskCreate>
 800467e:	4603      	mov	r3, r0
 8004680:	2b01      	cmp	r3, #1
 8004682:	d001      	beq.n	8004688 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004684:	2300      	movs	r3, #0
 8004686:	e000      	b.n	800468a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004688:	68fb      	ldr	r3, [r7, #12]
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004692 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <osDelay+0x16>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	e000      	b.n	80046aa <osDelay+0x18>
 80046a8:	2301      	movs	r3, #1
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fa48 	bl	8004b40 <vTaskDelay>
  
  return osOK;
 80046b0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}

080046ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f103 0208 	add.w	r2, r3, #8
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f04f 32ff 	mov.w	r2, #4294967295
 80046d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f103 0208 	add.w	r2, r3, #8
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f103 0208 	add.w	r2, r3, #8
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	601a      	str	r2, [r3, #0]
}
 8004750:	bf00      	nop
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004772:	d103      	bne.n	800477c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	60fb      	str	r3, [r7, #12]
 800477a:	e00c      	b.n	8004796 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3308      	adds	r3, #8
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	e002      	b.n	800478a <vListInsert+0x2e>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	429a      	cmp	r2, r3
 8004794:	d2f6      	bcs.n	8004784 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047ce:	b480      	push	{r7}
 80047d0:	b085      	sub	sp, #20
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6892      	ldr	r2, [r2, #8]
 80047e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6852      	ldr	r2, [r2, #4]
 80047ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d103      	bne.n	8004802 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689a      	ldr	r2, [r3, #8]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	1e5a      	subs	r2, r3, #1
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004822:	b580      	push	{r7, lr}
 8004824:	b08e      	sub	sp, #56	; 0x38
 8004826:	af04      	add	r7, sp, #16
 8004828:	60f8      	str	r0, [r7, #12]
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	607a      	str	r2, [r7, #4]
 800482e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483a:	f383 8811 	msr	BASEPRI, r3
 800483e:	f3bf 8f6f 	isb	sy
 8004842:	f3bf 8f4f 	dsb	sy
 8004846:	623b      	str	r3, [r7, #32]
 8004848:	e7fe      	b.n	8004848 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484c:	2b00      	cmp	r3, #0
 800484e:	d109      	bne.n	8004864 <xTaskCreateStatic+0x42>
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	61fb      	str	r3, [r7, #28]
 8004862:	e7fe      	b.n	8004862 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004864:	2354      	movs	r3, #84	; 0x54
 8004866:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	2b54      	cmp	r3, #84	; 0x54
 800486c:	d009      	beq.n	8004882 <xTaskCreateStatic+0x60>
 800486e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	e7fe      	b.n	8004880 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004882:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004886:	2b00      	cmp	r3, #0
 8004888:	d01e      	beq.n	80048c8 <xTaskCreateStatic+0xa6>
 800488a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01b      	beq.n	80048c8 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004892:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004898:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800489a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80048a2:	2300      	movs	r3, #0
 80048a4:	9303      	str	r3, [sp, #12]
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	9302      	str	r3, [sp, #8]
 80048aa:	f107 0314 	add.w	r3, r7, #20
 80048ae:	9301      	str	r3, [sp, #4]
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	68b9      	ldr	r1, [r7, #8]
 80048ba:	68f8      	ldr	r0, [r7, #12]
 80048bc:	f000 f850 	bl	8004960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048c2:	f000 f8d3 	bl	8004a6c <prvAddNewTaskToReadyList>
 80048c6:	e001      	b.n	80048cc <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80048cc:	697b      	ldr	r3, [r7, #20]
	}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3728      	adds	r7, #40	; 0x28
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b08c      	sub	sp, #48	; 0x30
 80048da:	af04      	add	r7, sp, #16
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	603b      	str	r3, [r7, #0]
 80048e2:	4613      	mov	r3, r2
 80048e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80048e6:	88fb      	ldrh	r3, [r7, #6]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 feb2 	bl	8005654 <pvPortMalloc>
 80048f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00e      	beq.n	8004916 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80048f8:	2054      	movs	r0, #84	; 0x54
 80048fa:	f000 feab 	bl	8005654 <pvPortMalloc>
 80048fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	631a      	str	r2, [r3, #48]	; 0x30
 800490c:	e005      	b.n	800491a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800490e:	6978      	ldr	r0, [r7, #20]
 8004910:	f000 ff62 	bl	80057d8 <vPortFree>
 8004914:	e001      	b.n	800491a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004916:	2300      	movs	r3, #0
 8004918:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d017      	beq.n	8004950 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004928:	88fa      	ldrh	r2, [r7, #6]
 800492a:	2300      	movs	r3, #0
 800492c:	9303      	str	r3, [sp, #12]
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	9302      	str	r3, [sp, #8]
 8004932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004934:	9301      	str	r3, [sp, #4]
 8004936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 f80e 	bl	8004960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004944:	69f8      	ldr	r0, [r7, #28]
 8004946:	f000 f891 	bl	8004a6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800494a:	2301      	movs	r3, #1
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	e002      	b.n	8004956 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004950:	f04f 33ff 	mov.w	r3, #4294967295
 8004954:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004956:	69bb      	ldr	r3, [r7, #24]
	}
 8004958:	4618      	mov	r0, r3
 800495a:	3720      	adds	r7, #32
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b088      	sub	sp, #32
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
 800496c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004978:	3b01      	subs	r3, #1
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	f023 0307 	bic.w	r3, r3, #7
 8004986:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	2b00      	cmp	r3, #0
 8004990:	d009      	beq.n	80049a6 <prvInitialiseNewTask+0x46>
 8004992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004996:	f383 8811 	msr	BASEPRI, r3
 800499a:	f3bf 8f6f 	isb	sy
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	e7fe      	b.n	80049a4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01f      	beq.n	80049ec <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80049ac:	2300      	movs	r3, #0
 80049ae:	61fb      	str	r3, [r7, #28]
 80049b0:	e012      	b.n	80049d8 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	4413      	add	r3, r2
 80049b8:	7819      	ldrb	r1, [r3, #0]
 80049ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	4413      	add	r3, r2
 80049c0:	3334      	adds	r3, #52	; 0x34
 80049c2:	460a      	mov	r2, r1
 80049c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	4413      	add	r3, r2
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d006      	beq.n	80049e0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	3301      	adds	r3, #1
 80049d6:	61fb      	str	r3, [r7, #28]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	2b0f      	cmp	r3, #15
 80049dc:	d9e9      	bls.n	80049b2 <prvInitialiseNewTask+0x52>
 80049de:	e000      	b.n	80049e2 <prvInitialiseNewTask+0x82>
			{
				break;
 80049e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80049e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ea:	e003      	b.n	80049f4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80049ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f6:	2b06      	cmp	r3, #6
 80049f8:	d901      	bls.n	80049fe <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049fa:	2306      	movs	r3, #6
 80049fc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a08:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a12:	3304      	adds	r3, #4
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7ff fe70 	bl	80046fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a1c:	3318      	adds	r3, #24
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7ff fe6b 	bl	80046fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2c:	f1c3 0207 	rsb	r2, r3, #7
 8004a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a38:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	68f9      	ldr	r1, [r7, #12]
 8004a4c:	69b8      	ldr	r0, [r7, #24]
 8004a4e:	f000 fbfd 	bl	800524c <pxPortInitialiseStack>
 8004a52:	4602      	mov	r2, r0
 8004a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a56:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a64:	bf00      	nop
 8004a66:	3720      	adds	r7, #32
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a74:	f000 fd12 	bl	800549c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a78:	4b2a      	ldr	r3, [pc, #168]	; (8004b24 <prvAddNewTaskToReadyList+0xb8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	4a29      	ldr	r2, [pc, #164]	; (8004b24 <prvAddNewTaskToReadyList+0xb8>)
 8004a80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a82:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <prvAddNewTaskToReadyList+0xbc>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d109      	bne.n	8004a9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a8a:	4a27      	ldr	r2, [pc, #156]	; (8004b28 <prvAddNewTaskToReadyList+0xbc>)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a90:	4b24      	ldr	r3, [pc, #144]	; (8004b24 <prvAddNewTaskToReadyList+0xb8>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d110      	bne.n	8004aba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a98:	f000 fab8 	bl	800500c <prvInitialiseTaskLists>
 8004a9c:	e00d      	b.n	8004aba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a9e:	4b23      	ldr	r3, [pc, #140]	; (8004b2c <prvAddNewTaskToReadyList+0xc0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d109      	bne.n	8004aba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004aa6:	4b20      	ldr	r3, [pc, #128]	; (8004b28 <prvAddNewTaskToReadyList+0xbc>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d802      	bhi.n	8004aba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ab4:	4a1c      	ldr	r2, [pc, #112]	; (8004b28 <prvAddNewTaskToReadyList+0xbc>)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004aba:	4b1d      	ldr	r3, [pc, #116]	; (8004b30 <prvAddNewTaskToReadyList+0xc4>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	4a1b      	ldr	r2, [pc, #108]	; (8004b30 <prvAddNewTaskToReadyList+0xc4>)
 8004ac2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac8:	2201      	movs	r2, #1
 8004aca:	409a      	lsls	r2, r3
 8004acc:	4b19      	ldr	r3, [pc, #100]	; (8004b34 <prvAddNewTaskToReadyList+0xc8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	4a18      	ldr	r2, [pc, #96]	; (8004b34 <prvAddNewTaskToReadyList+0xc8>)
 8004ad4:	6013      	str	r3, [r2, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ada:	4613      	mov	r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4a15      	ldr	r2, [pc, #84]	; (8004b38 <prvAddNewTaskToReadyList+0xcc>)
 8004ae4:	441a      	add	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3304      	adds	r3, #4
 8004aea:	4619      	mov	r1, r3
 8004aec:	4610      	mov	r0, r2
 8004aee:	f7ff fe11 	bl	8004714 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004af2:	f000 fd01 	bl	80054f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004af6:	4b0d      	ldr	r3, [pc, #52]	; (8004b2c <prvAddNewTaskToReadyList+0xc0>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00e      	beq.n	8004b1c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004afe:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <prvAddNewTaskToReadyList+0xbc>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d207      	bcs.n	8004b1c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <prvAddNewTaskToReadyList+0xd0>)
 8004b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b12:	601a      	str	r2, [r3, #0]
 8004b14:	f3bf 8f4f 	dsb	sy
 8004b18:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b1c:	bf00      	nop
 8004b1e:	3708      	adds	r7, #8
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	20000408 	.word	0x20000408
 8004b28:	20000308 	.word	0x20000308
 8004b2c:	20000414 	.word	0x20000414
 8004b30:	20000424 	.word	0x20000424
 8004b34:	20000410 	.word	0x20000410
 8004b38:	2000030c 	.word	0x2000030c
 8004b3c:	e000ed04 	.word	0xe000ed04

08004b40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d016      	beq.n	8004b80 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b52:	4b13      	ldr	r3, [pc, #76]	; (8004ba0 <vTaskDelay+0x60>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d009      	beq.n	8004b6e <vTaskDelay+0x2e>
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	60bb      	str	r3, [r7, #8]
 8004b6c:	e7fe      	b.n	8004b6c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004b6e:	f000 f879 	bl	8004c64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b72:	2100      	movs	r1, #0
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fb03 	bl	8005180 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b7a:	f000 f881 	bl	8004c80 <xTaskResumeAll>
 8004b7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d107      	bne.n	8004b96 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004b86:	4b07      	ldr	r3, [pc, #28]	; (8004ba4 <vTaskDelay+0x64>)
 8004b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	f3bf 8f4f 	dsb	sy
 8004b92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b96:	bf00      	nop
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20000430 	.word	0x20000430
 8004ba4:	e000ed04 	.word	0xe000ed04

08004ba8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08a      	sub	sp, #40	; 0x28
 8004bac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004bb6:	463a      	mov	r2, r7
 8004bb8:	1d39      	adds	r1, r7, #4
 8004bba:	f107 0308 	add.w	r3, r7, #8
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fc f868 	bl	8000c94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004bc4:	6839      	ldr	r1, [r7, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	9202      	str	r2, [sp, #8]
 8004bcc:	9301      	str	r3, [sp, #4]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	460a      	mov	r2, r1
 8004bd6:	491d      	ldr	r1, [pc, #116]	; (8004c4c <vTaskStartScheduler+0xa4>)
 8004bd8:	481d      	ldr	r0, [pc, #116]	; (8004c50 <vTaskStartScheduler+0xa8>)
 8004bda:	f7ff fe22 	bl	8004822 <xTaskCreateStatic>
 8004bde:	4602      	mov	r2, r0
 8004be0:	4b1c      	ldr	r3, [pc, #112]	; (8004c54 <vTaskStartScheduler+0xac>)
 8004be2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004be4:	4b1b      	ldr	r3, [pc, #108]	; (8004c54 <vTaskStartScheduler+0xac>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004bec:	2301      	movs	r3, #1
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	e001      	b.n	8004bf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d115      	bne.n	8004c28 <vTaskStartScheduler+0x80>
 8004bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c00:	f383 8811 	msr	BASEPRI, r3
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <vTaskStartScheduler+0xb0>)
 8004c10:	f04f 32ff 	mov.w	r2, #4294967295
 8004c14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c16:	4b11      	ldr	r3, [pc, #68]	; (8004c5c <vTaskStartScheduler+0xb4>)
 8004c18:	2201      	movs	r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c1c:	4b10      	ldr	r3, [pc, #64]	; (8004c60 <vTaskStartScheduler+0xb8>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c22:	f000 fb9d 	bl	8005360 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c26:	e00d      	b.n	8004c44 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2e:	d109      	bne.n	8004c44 <vTaskStartScheduler+0x9c>
 8004c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	e7fe      	b.n	8004c42 <vTaskStartScheduler+0x9a>
}
 8004c44:	bf00      	nop
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	08006a80 	.word	0x08006a80
 8004c50:	08004fdd 	.word	0x08004fdd
 8004c54:	2000042c 	.word	0x2000042c
 8004c58:	20000428 	.word	0x20000428
 8004c5c:	20000414 	.word	0x20000414
 8004c60:	2000040c 	.word	0x2000040c

08004c64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004c68:	4b04      	ldr	r3, [pc, #16]	; (8004c7c <vTaskSuspendAll+0x18>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	4a03      	ldr	r2, [pc, #12]	; (8004c7c <vTaskSuspendAll+0x18>)
 8004c70:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004c72:	bf00      	nop
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	20000430 	.word	0x20000430

08004c80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c8e:	4b41      	ldr	r3, [pc, #260]	; (8004d94 <xTaskResumeAll+0x114>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d109      	bne.n	8004caa <xTaskResumeAll+0x2a>
 8004c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	603b      	str	r3, [r7, #0]
 8004ca8:	e7fe      	b.n	8004ca8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004caa:	f000 fbf7 	bl	800549c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004cae:	4b39      	ldr	r3, [pc, #228]	; (8004d94 <xTaskResumeAll+0x114>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	4a37      	ldr	r2, [pc, #220]	; (8004d94 <xTaskResumeAll+0x114>)
 8004cb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cb8:	4b36      	ldr	r3, [pc, #216]	; (8004d94 <xTaskResumeAll+0x114>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d161      	bne.n	8004d84 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cc0:	4b35      	ldr	r3, [pc, #212]	; (8004d98 <xTaskResumeAll+0x118>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d05d      	beq.n	8004d84 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cc8:	e02e      	b.n	8004d28 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cca:	4b34      	ldr	r3, [pc, #208]	; (8004d9c <xTaskResumeAll+0x11c>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	3318      	adds	r3, #24
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7ff fd79 	bl	80047ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	3304      	adds	r3, #4
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff fd74 	bl	80047ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cea:	2201      	movs	r2, #1
 8004cec:	409a      	lsls	r2, r3
 8004cee:	4b2c      	ldr	r3, [pc, #176]	; (8004da0 <xTaskResumeAll+0x120>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	4a2a      	ldr	r2, [pc, #168]	; (8004da0 <xTaskResumeAll+0x120>)
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4a27      	ldr	r2, [pc, #156]	; (8004da4 <xTaskResumeAll+0x124>)
 8004d06:	441a      	add	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4610      	mov	r0, r2
 8004d10:	f7ff fd00 	bl	8004714 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d18:	4b23      	ldr	r3, [pc, #140]	; (8004da8 <xTaskResumeAll+0x128>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d302      	bcc.n	8004d28 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004d22:	4b22      	ldr	r3, [pc, #136]	; (8004dac <xTaskResumeAll+0x12c>)
 8004d24:	2201      	movs	r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d28:	4b1c      	ldr	r3, [pc, #112]	; (8004d9c <xTaskResumeAll+0x11c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1cc      	bne.n	8004cca <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d36:	f000 fa03 	bl	8005140 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004d3a:	4b1d      	ldr	r3, [pc, #116]	; (8004db0 <xTaskResumeAll+0x130>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d010      	beq.n	8004d68 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d46:	f000 f837 	bl	8004db8 <xTaskIncrementTick>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004d50:	4b16      	ldr	r3, [pc, #88]	; (8004dac <xTaskResumeAll+0x12c>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1f1      	bne.n	8004d46 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8004d62:	4b13      	ldr	r3, [pc, #76]	; (8004db0 <xTaskResumeAll+0x130>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d68:	4b10      	ldr	r3, [pc, #64]	; (8004dac <xTaskResumeAll+0x12c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d009      	beq.n	8004d84 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d70:	2301      	movs	r3, #1
 8004d72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d74:	4b0f      	ldr	r3, [pc, #60]	; (8004db4 <xTaskResumeAll+0x134>)
 8004d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d84:	f000 fbb8 	bl	80054f8 <vPortExitCritical>

	return xAlreadyYielded;
 8004d88:	68bb      	ldr	r3, [r7, #8]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000430 	.word	0x20000430
 8004d98:	20000408 	.word	0x20000408
 8004d9c:	200003c8 	.word	0x200003c8
 8004da0:	20000410 	.word	0x20000410
 8004da4:	2000030c 	.word	0x2000030c
 8004da8:	20000308 	.word	0x20000308
 8004dac:	2000041c 	.word	0x2000041c
 8004db0:	20000418 	.word	0x20000418
 8004db4:	e000ed04 	.word	0xe000ed04

08004db8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dc2:	4b4e      	ldr	r3, [pc, #312]	; (8004efc <xTaskIncrementTick+0x144>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f040 8087 	bne.w	8004eda <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004dcc:	4b4c      	ldr	r3, [pc, #304]	; (8004f00 <xTaskIncrementTick+0x148>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004dd4:	4a4a      	ldr	r2, [pc, #296]	; (8004f00 <xTaskIncrementTick+0x148>)
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d11f      	bne.n	8004e20 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004de0:	4b48      	ldr	r3, [pc, #288]	; (8004f04 <xTaskIncrementTick+0x14c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d009      	beq.n	8004dfe <xTaskIncrementTick+0x46>
 8004dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	e7fe      	b.n	8004dfc <xTaskIncrementTick+0x44>
 8004dfe:	4b41      	ldr	r3, [pc, #260]	; (8004f04 <xTaskIncrementTick+0x14c>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	60fb      	str	r3, [r7, #12]
 8004e04:	4b40      	ldr	r3, [pc, #256]	; (8004f08 <xTaskIncrementTick+0x150>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a3e      	ldr	r2, [pc, #248]	; (8004f04 <xTaskIncrementTick+0x14c>)
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	4a3e      	ldr	r2, [pc, #248]	; (8004f08 <xTaskIncrementTick+0x150>)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	4b3e      	ldr	r3, [pc, #248]	; (8004f0c <xTaskIncrementTick+0x154>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3301      	adds	r3, #1
 8004e18:	4a3c      	ldr	r2, [pc, #240]	; (8004f0c <xTaskIncrementTick+0x154>)
 8004e1a:	6013      	str	r3, [r2, #0]
 8004e1c:	f000 f990 	bl	8005140 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e20:	4b3b      	ldr	r3, [pc, #236]	; (8004f10 <xTaskIncrementTick+0x158>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d348      	bcc.n	8004ebc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e2a:	4b36      	ldr	r3, [pc, #216]	; (8004f04 <xTaskIncrementTick+0x14c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d104      	bne.n	8004e3e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e34:	4b36      	ldr	r3, [pc, #216]	; (8004f10 <xTaskIncrementTick+0x158>)
 8004e36:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3a:	601a      	str	r2, [r3, #0]
					break;
 8004e3c:	e03e      	b.n	8004ebc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e3e:	4b31      	ldr	r3, [pc, #196]	; (8004f04 <xTaskIncrementTick+0x14c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d203      	bcs.n	8004e5e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e56:	4a2e      	ldr	r2, [pc, #184]	; (8004f10 <xTaskIncrementTick+0x158>)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e5c:	e02e      	b.n	8004ebc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	3304      	adds	r3, #4
 8004e62:	4618      	mov	r0, r3
 8004e64:	f7ff fcb3 	bl	80047ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d004      	beq.n	8004e7a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	3318      	adds	r3, #24
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff fcaa 	bl	80047ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7e:	2201      	movs	r2, #1
 8004e80:	409a      	lsls	r2, r3
 8004e82:	4b24      	ldr	r3, [pc, #144]	; (8004f14 <xTaskIncrementTick+0x15c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	4a22      	ldr	r2, [pc, #136]	; (8004f14 <xTaskIncrementTick+0x15c>)
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4a1f      	ldr	r2, [pc, #124]	; (8004f18 <xTaskIncrementTick+0x160>)
 8004e9a:	441a      	add	r2, r3
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	3304      	adds	r3, #4
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	f7ff fc36 	bl	8004714 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eac:	4b1b      	ldr	r3, [pc, #108]	; (8004f1c <xTaskIncrementTick+0x164>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d3b9      	bcc.n	8004e2a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eba:	e7b6      	b.n	8004e2a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ebc:	4b17      	ldr	r3, [pc, #92]	; (8004f1c <xTaskIncrementTick+0x164>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec2:	4915      	ldr	r1, [pc, #84]	; (8004f18 <xTaskIncrementTick+0x160>)
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	440b      	add	r3, r1
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d907      	bls.n	8004ee4 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	e004      	b.n	8004ee4 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004eda:	4b11      	ldr	r3, [pc, #68]	; (8004f20 <xTaskIncrementTick+0x168>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3301      	adds	r3, #1
 8004ee0:	4a0f      	ldr	r2, [pc, #60]	; (8004f20 <xTaskIncrementTick+0x168>)
 8004ee2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004ee4:	4b0f      	ldr	r3, [pc, #60]	; (8004f24 <xTaskIncrementTick+0x16c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8004eec:	2301      	movs	r3, #1
 8004eee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004ef0:	697b      	ldr	r3, [r7, #20]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	20000430 	.word	0x20000430
 8004f00:	2000040c 	.word	0x2000040c
 8004f04:	200003c0 	.word	0x200003c0
 8004f08:	200003c4 	.word	0x200003c4
 8004f0c:	20000420 	.word	0x20000420
 8004f10:	20000428 	.word	0x20000428
 8004f14:	20000410 	.word	0x20000410
 8004f18:	2000030c 	.word	0x2000030c
 8004f1c:	20000308 	.word	0x20000308
 8004f20:	20000418 	.word	0x20000418
 8004f24:	2000041c 	.word	0x2000041c

08004f28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f2e:	4b26      	ldr	r3, [pc, #152]	; (8004fc8 <vTaskSwitchContext+0xa0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d003      	beq.n	8004f3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f36:	4b25      	ldr	r3, [pc, #148]	; (8004fcc <vTaskSwitchContext+0xa4>)
 8004f38:	2201      	movs	r2, #1
 8004f3a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f3c:	e03e      	b.n	8004fbc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004f3e:	4b23      	ldr	r3, [pc, #140]	; (8004fcc <vTaskSwitchContext+0xa4>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f44:	4b22      	ldr	r3, [pc, #136]	; (8004fd0 <vTaskSwitchContext+0xa8>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004f52:	7afb      	ldrb	r3, [r7, #11]
 8004f54:	f1c3 031f 	rsb	r3, r3, #31
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	491e      	ldr	r1, [pc, #120]	; (8004fd4 <vTaskSwitchContext+0xac>)
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	4413      	add	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d109      	bne.n	8004f82 <vTaskSwitchContext+0x5a>
	__asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	607b      	str	r3, [r7, #4]
 8004f80:	e7fe      	b.n	8004f80 <vTaskSwitchContext+0x58>
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4a11      	ldr	r2, [pc, #68]	; (8004fd4 <vTaskSwitchContext+0xac>)
 8004f8e:	4413      	add	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	605a      	str	r2, [r3, #4]
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	3308      	adds	r3, #8
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d104      	bne.n	8004fb2 <vTaskSwitchContext+0x8a>
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	685a      	ldr	r2, [r3, #4]
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	605a      	str	r2, [r3, #4]
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	4a07      	ldr	r2, [pc, #28]	; (8004fd8 <vTaskSwitchContext+0xb0>)
 8004fba:	6013      	str	r3, [r2, #0]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	20000430 	.word	0x20000430
 8004fcc:	2000041c 	.word	0x2000041c
 8004fd0:	20000410 	.word	0x20000410
 8004fd4:	2000030c 	.word	0x2000030c
 8004fd8:	20000308 	.word	0x20000308

08004fdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004fe4:	f000 f852 	bl	800508c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <prvIdleTask+0x28>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d9f9      	bls.n	8004fe4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ff0:	4b05      	ldr	r3, [pc, #20]	; (8005008 <prvIdleTask+0x2c>)
 8004ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005000:	e7f0      	b.n	8004fe4 <prvIdleTask+0x8>
 8005002:	bf00      	nop
 8005004:	2000030c 	.word	0x2000030c
 8005008:	e000ed04 	.word	0xe000ed04

0800500c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005012:	2300      	movs	r3, #0
 8005014:	607b      	str	r3, [r7, #4]
 8005016:	e00c      	b.n	8005032 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	4613      	mov	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4a12      	ldr	r2, [pc, #72]	; (800506c <prvInitialiseTaskLists+0x60>)
 8005024:	4413      	add	r3, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff fb47 	bl	80046ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3301      	adds	r3, #1
 8005030:	607b      	str	r3, [r7, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b06      	cmp	r3, #6
 8005036:	d9ef      	bls.n	8005018 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005038:	480d      	ldr	r0, [pc, #52]	; (8005070 <prvInitialiseTaskLists+0x64>)
 800503a:	f7ff fb3e 	bl	80046ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800503e:	480d      	ldr	r0, [pc, #52]	; (8005074 <prvInitialiseTaskLists+0x68>)
 8005040:	f7ff fb3b 	bl	80046ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005044:	480c      	ldr	r0, [pc, #48]	; (8005078 <prvInitialiseTaskLists+0x6c>)
 8005046:	f7ff fb38 	bl	80046ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800504a:	480c      	ldr	r0, [pc, #48]	; (800507c <prvInitialiseTaskLists+0x70>)
 800504c:	f7ff fb35 	bl	80046ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005050:	480b      	ldr	r0, [pc, #44]	; (8005080 <prvInitialiseTaskLists+0x74>)
 8005052:	f7ff fb32 	bl	80046ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005056:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <prvInitialiseTaskLists+0x78>)
 8005058:	4a05      	ldr	r2, [pc, #20]	; (8005070 <prvInitialiseTaskLists+0x64>)
 800505a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800505c:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <prvInitialiseTaskLists+0x7c>)
 800505e:	4a05      	ldr	r2, [pc, #20]	; (8005074 <prvInitialiseTaskLists+0x68>)
 8005060:	601a      	str	r2, [r3, #0]
}
 8005062:	bf00      	nop
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	2000030c 	.word	0x2000030c
 8005070:	20000398 	.word	0x20000398
 8005074:	200003ac 	.word	0x200003ac
 8005078:	200003c8 	.word	0x200003c8
 800507c:	200003dc 	.word	0x200003dc
 8005080:	200003f4 	.word	0x200003f4
 8005084:	200003c0 	.word	0x200003c0
 8005088:	200003c4 	.word	0x200003c4

0800508c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005092:	e019      	b.n	80050c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005094:	f000 fa02 	bl	800549c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005098:	4b0f      	ldr	r3, [pc, #60]	; (80050d8 <prvCheckTasksWaitingTermination+0x4c>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3304      	adds	r3, #4
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff fb92 	bl	80047ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 80050aa:	4b0c      	ldr	r3, [pc, #48]	; (80050dc <prvCheckTasksWaitingTermination+0x50>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	3b01      	subs	r3, #1
 80050b0:	4a0a      	ldr	r2, [pc, #40]	; (80050dc <prvCheckTasksWaitingTermination+0x50>)
 80050b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80050b4:	4b0a      	ldr	r3, [pc, #40]	; (80050e0 <prvCheckTasksWaitingTermination+0x54>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	3b01      	subs	r3, #1
 80050ba:	4a09      	ldr	r2, [pc, #36]	; (80050e0 <prvCheckTasksWaitingTermination+0x54>)
 80050bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80050be:	f000 fa1b 	bl	80054f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f80e 	bl	80050e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050c8:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <prvCheckTasksWaitingTermination+0x54>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e1      	bne.n	8005094 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	200003dc 	.word	0x200003dc
 80050dc:	20000408 	.word	0x20000408
 80050e0:	200003f0 	.word	0x200003f0

080050e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d108      	bne.n	8005108 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fb6c 	bl	80057d8 <vPortFree>
				vPortFree( pxTCB );
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fb69 	bl	80057d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005106:	e017      	b.n	8005138 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800510e:	2b01      	cmp	r3, #1
 8005110:	d103      	bne.n	800511a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 fb60 	bl	80057d8 <vPortFree>
	}
 8005118:	e00e      	b.n	8005138 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005120:	2b02      	cmp	r3, #2
 8005122:	d009      	beq.n	8005138 <prvDeleteTCB+0x54>
 8005124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	e7fe      	b.n	8005136 <prvDeleteTCB+0x52>
	}
 8005138:	bf00      	nop
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005146:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <prvResetNextTaskUnblockTime+0x38>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d104      	bne.n	800515a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005150:	4b0a      	ldr	r3, [pc, #40]	; (800517c <prvResetNextTaskUnblockTime+0x3c>)
 8005152:	f04f 32ff 	mov.w	r2, #4294967295
 8005156:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005158:	e008      	b.n	800516c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800515a:	4b07      	ldr	r3, [pc, #28]	; (8005178 <prvResetNextTaskUnblockTime+0x38>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	4a04      	ldr	r2, [pc, #16]	; (800517c <prvResetNextTaskUnblockTime+0x3c>)
 800516a:	6013      	str	r3, [r2, #0]
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	200003c0 	.word	0x200003c0
 800517c:	20000428 	.word	0x20000428

08005180 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800518a:	4b29      	ldr	r3, [pc, #164]	; (8005230 <prvAddCurrentTaskToDelayedList+0xb0>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005190:	4b28      	ldr	r3, [pc, #160]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	3304      	adds	r3, #4
 8005196:	4618      	mov	r0, r3
 8005198:	f7ff fb19 	bl	80047ce <uxListRemove>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10b      	bne.n	80051ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80051a2:	4b24      	ldr	r3, [pc, #144]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a8:	2201      	movs	r2, #1
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	43da      	mvns	r2, r3
 80051b0:	4b21      	ldr	r3, [pc, #132]	; (8005238 <prvAddCurrentTaskToDelayedList+0xb8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4013      	ands	r3, r2
 80051b6:	4a20      	ldr	r2, [pc, #128]	; (8005238 <prvAddCurrentTaskToDelayedList+0xb8>)
 80051b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c0:	d10a      	bne.n	80051d8 <prvAddCurrentTaskToDelayedList+0x58>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d007      	beq.n	80051d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051c8:	4b1a      	ldr	r3, [pc, #104]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	481a      	ldr	r0, [pc, #104]	; (800523c <prvAddCurrentTaskToDelayedList+0xbc>)
 80051d2:	f7ff fa9f 	bl	8004714 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051d6:	e026      	b.n	8005226 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80051e0:	4b14      	ldr	r3, [pc, #80]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d209      	bcs.n	8005204 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051f0:	4b13      	ldr	r3, [pc, #76]	; (8005240 <prvAddCurrentTaskToDelayedList+0xc0>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4b0f      	ldr	r3, [pc, #60]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3304      	adds	r3, #4
 80051fa:	4619      	mov	r1, r3
 80051fc:	4610      	mov	r0, r2
 80051fe:	f7ff faad 	bl	800475c <vListInsert>
}
 8005202:	e010      	b.n	8005226 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005204:	4b0f      	ldr	r3, [pc, #60]	; (8005244 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b0a      	ldr	r3, [pc, #40]	; (8005234 <prvAddCurrentTaskToDelayedList+0xb4>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3304      	adds	r3, #4
 800520e:	4619      	mov	r1, r3
 8005210:	4610      	mov	r0, r2
 8005212:	f7ff faa3 	bl	800475c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005216:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	429a      	cmp	r2, r3
 800521e:	d202      	bcs.n	8005226 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005220:	4a09      	ldr	r2, [pc, #36]	; (8005248 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	6013      	str	r3, [r2, #0]
}
 8005226:	bf00      	nop
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	2000040c 	.word	0x2000040c
 8005234:	20000308 	.word	0x20000308
 8005238:	20000410 	.word	0x20000410
 800523c:	200003f4 	.word	0x200003f4
 8005240:	200003c4 	.word	0x200003c4
 8005244:	200003c0 	.word	0x200003c0
 8005248:	20000428 	.word	0x20000428

0800524c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	3b04      	subs	r3, #4
 800525c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005264:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	3b04      	subs	r3, #4
 800526a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	f023 0201 	bic.w	r2, r3, #1
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	3b04      	subs	r3, #4
 800527a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800527c:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <pxPortInitialiseStack+0x64>)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3b14      	subs	r3, #20
 8005286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3b04      	subs	r3, #4
 8005292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f06f 0202 	mvn.w	r2, #2
 800529a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	3b20      	subs	r3, #32
 80052a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052a2:	68fb      	ldr	r3, [r7, #12]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	080052b5 	.word	0x080052b5

080052b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052ba:	2300      	movs	r3, #0
 80052bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052be:	4b11      	ldr	r3, [pc, #68]	; (8005304 <prvTaskExitError+0x50>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c6:	d009      	beq.n	80052dc <prvTaskExitError+0x28>
 80052c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052cc:	f383 8811 	msr	BASEPRI, r3
 80052d0:	f3bf 8f6f 	isb	sy
 80052d4:	f3bf 8f4f 	dsb	sy
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	e7fe      	b.n	80052da <prvTaskExitError+0x26>
 80052dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80052ee:	bf00      	nop
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0fc      	beq.n	80052f0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80052f6:	bf00      	nop
 80052f8:	3714      	adds	r7, #20
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	2000000c 	.word	0x2000000c
	...

08005310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005310:	4b07      	ldr	r3, [pc, #28]	; (8005330 <pxCurrentTCBConst2>)
 8005312:	6819      	ldr	r1, [r3, #0]
 8005314:	6808      	ldr	r0, [r1, #0]
 8005316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800531a:	f380 8809 	msr	PSP, r0
 800531e:	f3bf 8f6f 	isb	sy
 8005322:	f04f 0000 	mov.w	r0, #0
 8005326:	f380 8811 	msr	BASEPRI, r0
 800532a:	4770      	bx	lr
 800532c:	f3af 8000 	nop.w

08005330 <pxCurrentTCBConst2>:
 8005330:	20000308 	.word	0x20000308
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop

08005338 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005338:	4808      	ldr	r0, [pc, #32]	; (800535c <prvPortStartFirstTask+0x24>)
 800533a:	6800      	ldr	r0, [r0, #0]
 800533c:	6800      	ldr	r0, [r0, #0]
 800533e:	f380 8808 	msr	MSP, r0
 8005342:	f04f 0000 	mov.w	r0, #0
 8005346:	f380 8814 	msr	CONTROL, r0
 800534a:	b662      	cpsie	i
 800534c:	b661      	cpsie	f
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	df00      	svc	0
 8005358:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800535a:	bf00      	nop
 800535c:	e000ed08 	.word	0xe000ed08

08005360 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005366:	4b44      	ldr	r3, [pc, #272]	; (8005478 <xPortStartScheduler+0x118>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a44      	ldr	r2, [pc, #272]	; (800547c <xPortStartScheduler+0x11c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d109      	bne.n	8005384 <xPortStartScheduler+0x24>
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	613b      	str	r3, [r7, #16]
 8005382:	e7fe      	b.n	8005382 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005384:	4b3c      	ldr	r3, [pc, #240]	; (8005478 <xPortStartScheduler+0x118>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a3d      	ldr	r2, [pc, #244]	; (8005480 <xPortStartScheduler+0x120>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d109      	bne.n	80053a2 <xPortStartScheduler+0x42>
 800538e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	e7fe      	b.n	80053a0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053a2:	4b38      	ldr	r3, [pc, #224]	; (8005484 <xPortStartScheduler+0x124>)
 80053a4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	22ff      	movs	r2, #255	; 0xff
 80053b2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80053bc:	78fb      	ldrb	r3, [r7, #3]
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	4b30      	ldr	r3, [pc, #192]	; (8005488 <xPortStartScheduler+0x128>)
 80053c8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80053ca:	4b30      	ldr	r3, [pc, #192]	; (800548c <xPortStartScheduler+0x12c>)
 80053cc:	2207      	movs	r2, #7
 80053ce:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053d0:	e009      	b.n	80053e6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80053d2:	4b2e      	ldr	r3, [pc, #184]	; (800548c <xPortStartScheduler+0x12c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	4a2c      	ldr	r2, [pc, #176]	; (800548c <xPortStartScheduler+0x12c>)
 80053da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80053dc:	78fb      	ldrb	r3, [r7, #3]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053e6:	78fb      	ldrb	r3, [r7, #3]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ee:	2b80      	cmp	r3, #128	; 0x80
 80053f0:	d0ef      	beq.n	80053d2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80053f2:	4b26      	ldr	r3, [pc, #152]	; (800548c <xPortStartScheduler+0x12c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f1c3 0307 	rsb	r3, r3, #7
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	d009      	beq.n	8005412 <xPortStartScheduler+0xb2>
 80053fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	60bb      	str	r3, [r7, #8]
 8005410:	e7fe      	b.n	8005410 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005412:	4b1e      	ldr	r3, [pc, #120]	; (800548c <xPortStartScheduler+0x12c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	4a1c      	ldr	r2, [pc, #112]	; (800548c <xPortStartScheduler+0x12c>)
 800541a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800541c:	4b1b      	ldr	r3, [pc, #108]	; (800548c <xPortStartScheduler+0x12c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005424:	4a19      	ldr	r2, [pc, #100]	; (800548c <xPortStartScheduler+0x12c>)
 8005426:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	b2da      	uxtb	r2, r3
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005430:	4b17      	ldr	r3, [pc, #92]	; (8005490 <xPortStartScheduler+0x130>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a16      	ldr	r2, [pc, #88]	; (8005490 <xPortStartScheduler+0x130>)
 8005436:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800543a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800543c:	4b14      	ldr	r3, [pc, #80]	; (8005490 <xPortStartScheduler+0x130>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a13      	ldr	r2, [pc, #76]	; (8005490 <xPortStartScheduler+0x130>)
 8005442:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005446:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005448:	f000 f8d6 	bl	80055f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800544c:	4b11      	ldr	r3, [pc, #68]	; (8005494 <xPortStartScheduler+0x134>)
 800544e:	2200      	movs	r2, #0
 8005450:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005452:	f000 f8f5 	bl	8005640 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005456:	4b10      	ldr	r3, [pc, #64]	; (8005498 <xPortStartScheduler+0x138>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a0f      	ldr	r2, [pc, #60]	; (8005498 <xPortStartScheduler+0x138>)
 800545c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005460:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005462:	f7ff ff69 	bl	8005338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005466:	f7ff fd5f 	bl	8004f28 <vTaskSwitchContext>
	prvTaskExitError();
 800546a:	f7ff ff23 	bl	80052b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	e000ed00 	.word	0xe000ed00
 800547c:	410fc271 	.word	0x410fc271
 8005480:	410fc270 	.word	0x410fc270
 8005484:	e000e400 	.word	0xe000e400
 8005488:	20000434 	.word	0x20000434
 800548c:	20000438 	.word	0x20000438
 8005490:	e000ed20 	.word	0xe000ed20
 8005494:	2000000c 	.word	0x2000000c
 8005498:	e000ef34 	.word	0xe000ef34

0800549c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80054b4:	4b0e      	ldr	r3, [pc, #56]	; (80054f0 <vPortEnterCritical+0x54>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3301      	adds	r3, #1
 80054ba:	4a0d      	ldr	r2, [pc, #52]	; (80054f0 <vPortEnterCritical+0x54>)
 80054bc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80054be:	4b0c      	ldr	r3, [pc, #48]	; (80054f0 <vPortEnterCritical+0x54>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d10e      	bne.n	80054e4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80054c6:	4b0b      	ldr	r3, [pc, #44]	; (80054f4 <vPortEnterCritical+0x58>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d009      	beq.n	80054e4 <vPortEnterCritical+0x48>
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	603b      	str	r3, [r7, #0]
 80054e2:	e7fe      	b.n	80054e2 <vPortEnterCritical+0x46>
	}
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	2000000c 	.word	0x2000000c
 80054f4:	e000ed04 	.word	0xe000ed04

080054f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80054fe:	4b11      	ldr	r3, [pc, #68]	; (8005544 <vPortExitCritical+0x4c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d109      	bne.n	800551a <vPortExitCritical+0x22>
 8005506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	607b      	str	r3, [r7, #4]
 8005518:	e7fe      	b.n	8005518 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800551a:	4b0a      	ldr	r3, [pc, #40]	; (8005544 <vPortExitCritical+0x4c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3b01      	subs	r3, #1
 8005520:	4a08      	ldr	r2, [pc, #32]	; (8005544 <vPortExitCritical+0x4c>)
 8005522:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005524:	4b07      	ldr	r3, [pc, #28]	; (8005544 <vPortExitCritical+0x4c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d104      	bne.n	8005536 <vPortExitCritical+0x3e>
 800552c:	2300      	movs	r3, #0
 800552e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	2000000c 	.word	0x2000000c
	...

08005550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005550:	f3ef 8009 	mrs	r0, PSP
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	4b15      	ldr	r3, [pc, #84]	; (80055b0 <pxCurrentTCBConst>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	f01e 0f10 	tst.w	lr, #16
 8005560:	bf08      	it	eq
 8005562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800556a:	6010      	str	r0, [r2, #0]
 800556c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005570:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005574:	f380 8811 	msr	BASEPRI, r0
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f7ff fcd2 	bl	8004f28 <vTaskSwitchContext>
 8005584:	f04f 0000 	mov.w	r0, #0
 8005588:	f380 8811 	msr	BASEPRI, r0
 800558c:	bc09      	pop	{r0, r3}
 800558e:	6819      	ldr	r1, [r3, #0]
 8005590:	6808      	ldr	r0, [r1, #0]
 8005592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005596:	f01e 0f10 	tst.w	lr, #16
 800559a:	bf08      	it	eq
 800559c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055a0:	f380 8809 	msr	PSP, r0
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	f3af 8000 	nop.w

080055b0 <pxCurrentTCBConst>:
 80055b0:	20000308 	.word	0x20000308
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80055b4:	bf00      	nop
 80055b6:	bf00      	nop

080055b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
	__asm volatile
 80055be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c2:	f383 8811 	msr	BASEPRI, r3
 80055c6:	f3bf 8f6f 	isb	sy
 80055ca:	f3bf 8f4f 	dsb	sy
 80055ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80055d0:	f7ff fbf2 	bl	8004db8 <xTaskIncrementTick>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80055da:	4b06      	ldr	r3, [pc, #24]	; (80055f4 <SysTick_Handler+0x3c>)
 80055dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	2300      	movs	r3, #0
 80055e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80055ec:	bf00      	nop
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	e000ed04 	.word	0xe000ed04

080055f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055fc:	4b0b      	ldr	r3, [pc, #44]	; (800562c <vPortSetupTimerInterrupt+0x34>)
 80055fe:	2200      	movs	r2, #0
 8005600:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005602:	4b0b      	ldr	r3, [pc, #44]	; (8005630 <vPortSetupTimerInterrupt+0x38>)
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005608:	4b0a      	ldr	r3, [pc, #40]	; (8005634 <vPortSetupTimerInterrupt+0x3c>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a0a      	ldr	r2, [pc, #40]	; (8005638 <vPortSetupTimerInterrupt+0x40>)
 800560e:	fba2 2303 	umull	r2, r3, r2, r3
 8005612:	099b      	lsrs	r3, r3, #6
 8005614:	4a09      	ldr	r2, [pc, #36]	; (800563c <vPortSetupTimerInterrupt+0x44>)
 8005616:	3b01      	subs	r3, #1
 8005618:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800561a:	4b04      	ldr	r3, [pc, #16]	; (800562c <vPortSetupTimerInterrupt+0x34>)
 800561c:	2207      	movs	r2, #7
 800561e:	601a      	str	r2, [r3, #0]
}
 8005620:	bf00      	nop
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	e000e010 	.word	0xe000e010
 8005630:	e000e018 	.word	0xe000e018
 8005634:	20000000 	.word	0x20000000
 8005638:	10624dd3 	.word	0x10624dd3
 800563c:	e000e014 	.word	0xe000e014

08005640 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005640:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005650 <vPortEnableVFP+0x10>
 8005644:	6801      	ldr	r1, [r0, #0]
 8005646:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800564a:	6001      	str	r1, [r0, #0]
 800564c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800564e:	bf00      	nop
 8005650:	e000ed88 	.word	0xe000ed88

08005654 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b08a      	sub	sp, #40	; 0x28
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800565c:	2300      	movs	r3, #0
 800565e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005660:	f7ff fb00 	bl	8004c64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005664:	4b57      	ldr	r3, [pc, #348]	; (80057c4 <pvPortMalloc+0x170>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800566c:	f000 f90c 	bl	8005888 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005670:	4b55      	ldr	r3, [pc, #340]	; (80057c8 <pvPortMalloc+0x174>)
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4013      	ands	r3, r2
 8005678:	2b00      	cmp	r3, #0
 800567a:	f040 808c 	bne.w	8005796 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d01c      	beq.n	80056be <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005684:	2208      	movs	r2, #8
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4413      	add	r3, r2
 800568a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f003 0307 	and.w	r3, r3, #7
 8005692:	2b00      	cmp	r3, #0
 8005694:	d013      	beq.n	80056be <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f023 0307 	bic.w	r3, r3, #7
 800569c:	3308      	adds	r3, #8
 800569e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f003 0307 	and.w	r3, r3, #7
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d009      	beq.n	80056be <pvPortMalloc+0x6a>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	e7fe      	b.n	80056bc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d068      	beq.n	8005796 <pvPortMalloc+0x142>
 80056c4:	4b41      	ldr	r3, [pc, #260]	; (80057cc <pvPortMalloc+0x178>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d863      	bhi.n	8005796 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80056ce:	4b40      	ldr	r3, [pc, #256]	; (80057d0 <pvPortMalloc+0x17c>)
 80056d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80056d2:	4b3f      	ldr	r3, [pc, #252]	; (80057d0 <pvPortMalloc+0x17c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056d8:	e004      	b.n	80056e4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d903      	bls.n	80056f6 <pvPortMalloc+0xa2>
 80056ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1f1      	bne.n	80056da <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056f6:	4b33      	ldr	r3, [pc, #204]	; (80057c4 <pvPortMalloc+0x170>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d04a      	beq.n	8005796 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2208      	movs	r2, #8
 8005706:	4413      	add	r3, r2
 8005708:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	1ad2      	subs	r2, r2, r3
 800571a:	2308      	movs	r3, #8
 800571c:	005b      	lsls	r3, r3, #1
 800571e:	429a      	cmp	r2, r3
 8005720:	d91e      	bls.n	8005760 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4413      	add	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	2b00      	cmp	r3, #0
 8005732:	d009      	beq.n	8005748 <pvPortMalloc+0xf4>
 8005734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	613b      	str	r3, [r7, #16]
 8005746:	e7fe      	b.n	8005746 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	1ad2      	subs	r2, r2, r3
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800575a:	69b8      	ldr	r0, [r7, #24]
 800575c:	f000 f8f6 	bl	800594c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005760:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <pvPortMalloc+0x178>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	4a18      	ldr	r2, [pc, #96]	; (80057cc <pvPortMalloc+0x178>)
 800576c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800576e:	4b17      	ldr	r3, [pc, #92]	; (80057cc <pvPortMalloc+0x178>)
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	4b18      	ldr	r3, [pc, #96]	; (80057d4 <pvPortMalloc+0x180>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d203      	bcs.n	8005782 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800577a:	4b14      	ldr	r3, [pc, #80]	; (80057cc <pvPortMalloc+0x178>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a15      	ldr	r2, [pc, #84]	; (80057d4 <pvPortMalloc+0x180>)
 8005780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	4b10      	ldr	r3, [pc, #64]	; (80057c8 <pvPortMalloc+0x174>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	431a      	orrs	r2, r3
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005792:	2200      	movs	r2, #0
 8005794:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005796:	f7ff fa73 	bl	8004c80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f003 0307 	and.w	r3, r3, #7
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d009      	beq.n	80057b8 <pvPortMalloc+0x164>
 80057a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a8:	f383 8811 	msr	BASEPRI, r3
 80057ac:	f3bf 8f6f 	isb	sy
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	e7fe      	b.n	80057b6 <pvPortMalloc+0x162>
	return pvReturn;
 80057b8:	69fb      	ldr	r3, [r7, #28]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3728      	adds	r7, #40	; 0x28
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20004044 	.word	0x20004044
 80057c8:	20004050 	.word	0x20004050
 80057cc:	20004048 	.word	0x20004048
 80057d0:	2000403c 	.word	0x2000403c
 80057d4:	2000404c 	.word	0x2000404c

080057d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d046      	beq.n	8005878 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80057ea:	2308      	movs	r3, #8
 80057ec:	425b      	negs	r3, r3
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4413      	add	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	4b20      	ldr	r3, [pc, #128]	; (8005880 <vPortFree+0xa8>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4013      	ands	r3, r2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d109      	bne.n	800581a <vPortFree+0x42>
 8005806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580a:	f383 8811 	msr	BASEPRI, r3
 800580e:	f3bf 8f6f 	isb	sy
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	60fb      	str	r3, [r7, #12]
 8005818:	e7fe      	b.n	8005818 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <vPortFree+0x5e>
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	60bb      	str	r3, [r7, #8]
 8005834:	e7fe      	b.n	8005834 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	4b11      	ldr	r3, [pc, #68]	; (8005880 <vPortFree+0xa8>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4013      	ands	r3, r2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d019      	beq.n	8005878 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d115      	bne.n	8005878 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	4b0b      	ldr	r3, [pc, #44]	; (8005880 <vPortFree+0xa8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	43db      	mvns	r3, r3
 8005856:	401a      	ands	r2, r3
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800585c:	f7ff fa02 	bl	8004c64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	685a      	ldr	r2, [r3, #4]
 8005864:	4b07      	ldr	r3, [pc, #28]	; (8005884 <vPortFree+0xac>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4413      	add	r3, r2
 800586a:	4a06      	ldr	r2, [pc, #24]	; (8005884 <vPortFree+0xac>)
 800586c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800586e:	6938      	ldr	r0, [r7, #16]
 8005870:	f000 f86c 	bl	800594c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005874:	f7ff fa04 	bl	8004c80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005878:	bf00      	nop
 800587a:	3718      	adds	r7, #24
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20004050 	.word	0x20004050
 8005884:	20004048 	.word	0x20004048

08005888 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800588e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005892:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <prvHeapInit+0xac>)
 8005896:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00c      	beq.n	80058bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	3307      	adds	r3, #7
 80058a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f023 0307 	bic.w	r3, r3, #7
 80058ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	4a1f      	ldr	r2, [pc, #124]	; (8005934 <prvHeapInit+0xac>)
 80058b8:	4413      	add	r3, r2
 80058ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058c0:	4a1d      	ldr	r2, [pc, #116]	; (8005938 <prvHeapInit+0xb0>)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80058c6:	4b1c      	ldr	r3, [pc, #112]	; (8005938 <prvHeapInit+0xb0>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	4413      	add	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80058d4:	2208      	movs	r2, #8
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0307 	bic.w	r3, r3, #7
 80058e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	4a15      	ldr	r2, [pc, #84]	; (800593c <prvHeapInit+0xb4>)
 80058e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80058ea:	4b14      	ldr	r3, [pc, #80]	; (800593c <prvHeapInit+0xb4>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2200      	movs	r2, #0
 80058f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80058f2:	4b12      	ldr	r3, [pc, #72]	; (800593c <prvHeapInit+0xb4>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2200      	movs	r2, #0
 80058f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	1ad2      	subs	r2, r2, r3
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005908:	4b0c      	ldr	r3, [pc, #48]	; (800593c <prvHeapInit+0xb4>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	4a0a      	ldr	r2, [pc, #40]	; (8005940 <prvHeapInit+0xb8>)
 8005916:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4a09      	ldr	r2, [pc, #36]	; (8005944 <prvHeapInit+0xbc>)
 800591e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005920:	4b09      	ldr	r3, [pc, #36]	; (8005948 <prvHeapInit+0xc0>)
 8005922:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005926:	601a      	str	r2, [r3, #0]
}
 8005928:	bf00      	nop
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	2000043c 	.word	0x2000043c
 8005938:	2000403c 	.word	0x2000403c
 800593c:	20004044 	.word	0x20004044
 8005940:	2000404c 	.word	0x2000404c
 8005944:	20004048 	.word	0x20004048
 8005948:	20004050 	.word	0x20004050

0800594c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005954:	4b28      	ldr	r3, [pc, #160]	; (80059f8 <prvInsertBlockIntoFreeList+0xac>)
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	e002      	b.n	8005960 <prvInsertBlockIntoFreeList+0x14>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	429a      	cmp	r2, r3
 8005968:	d8f7      	bhi.n	800595a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	68ba      	ldr	r2, [r7, #8]
 8005974:	4413      	add	r3, r2
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	429a      	cmp	r2, r3
 800597a:	d108      	bne.n	800598e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	441a      	add	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	441a      	add	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d118      	bne.n	80059d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4b15      	ldr	r3, [pc, #84]	; (80059fc <prvInsertBlockIntoFreeList+0xb0>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d00d      	beq.n	80059ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	441a      	add	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	e008      	b.n	80059dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80059ca:	4b0c      	ldr	r3, [pc, #48]	; (80059fc <prvInsertBlockIntoFreeList+0xb0>)
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e003      	b.n	80059dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d002      	beq.n	80059ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ea:	bf00      	nop
 80059ec:	3714      	adds	r7, #20
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	2000403c 	.word	0x2000403c
 80059fc:	20004044 	.word	0x20004044

08005a00 <__errno>:
 8005a00:	4b01      	ldr	r3, [pc, #4]	; (8005a08 <__errno+0x8>)
 8005a02:	6818      	ldr	r0, [r3, #0]
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	20000010 	.word	0x20000010

08005a0c <__libc_init_array>:
 8005a0c:	b570      	push	{r4, r5, r6, lr}
 8005a0e:	4e0d      	ldr	r6, [pc, #52]	; (8005a44 <__libc_init_array+0x38>)
 8005a10:	4c0d      	ldr	r4, [pc, #52]	; (8005a48 <__libc_init_array+0x3c>)
 8005a12:	1ba4      	subs	r4, r4, r6
 8005a14:	10a4      	asrs	r4, r4, #2
 8005a16:	2500      	movs	r5, #0
 8005a18:	42a5      	cmp	r5, r4
 8005a1a:	d109      	bne.n	8005a30 <__libc_init_array+0x24>
 8005a1c:	4e0b      	ldr	r6, [pc, #44]	; (8005a4c <__libc_init_array+0x40>)
 8005a1e:	4c0c      	ldr	r4, [pc, #48]	; (8005a50 <__libc_init_array+0x44>)
 8005a20:	f000 ff68 	bl	80068f4 <_init>
 8005a24:	1ba4      	subs	r4, r4, r6
 8005a26:	10a4      	asrs	r4, r4, #2
 8005a28:	2500      	movs	r5, #0
 8005a2a:	42a5      	cmp	r5, r4
 8005a2c:	d105      	bne.n	8005a3a <__libc_init_array+0x2e>
 8005a2e:	bd70      	pop	{r4, r5, r6, pc}
 8005a30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a34:	4798      	blx	r3
 8005a36:	3501      	adds	r5, #1
 8005a38:	e7ee      	b.n	8005a18 <__libc_init_array+0xc>
 8005a3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a3e:	4798      	blx	r3
 8005a40:	3501      	adds	r5, #1
 8005a42:	e7f2      	b.n	8005a2a <__libc_init_array+0x1e>
 8005a44:	08006b40 	.word	0x08006b40
 8005a48:	08006b40 	.word	0x08006b40
 8005a4c:	08006b40 	.word	0x08006b40
 8005a50:	08006b44 	.word	0x08006b44

08005a54 <memset>:
 8005a54:	4402      	add	r2, r0
 8005a56:	4603      	mov	r3, r0
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d100      	bne.n	8005a5e <memset+0xa>
 8005a5c:	4770      	bx	lr
 8005a5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005a62:	e7f9      	b.n	8005a58 <memset+0x4>

08005a64 <iprintf>:
 8005a64:	b40f      	push	{r0, r1, r2, r3}
 8005a66:	4b0a      	ldr	r3, [pc, #40]	; (8005a90 <iprintf+0x2c>)
 8005a68:	b513      	push	{r0, r1, r4, lr}
 8005a6a:	681c      	ldr	r4, [r3, #0]
 8005a6c:	b124      	cbz	r4, 8005a78 <iprintf+0x14>
 8005a6e:	69a3      	ldr	r3, [r4, #24]
 8005a70:	b913      	cbnz	r3, 8005a78 <iprintf+0x14>
 8005a72:	4620      	mov	r0, r4
 8005a74:	f000 fa22 	bl	8005ebc <__sinit>
 8005a78:	ab05      	add	r3, sp, #20
 8005a7a:	9a04      	ldr	r2, [sp, #16]
 8005a7c:	68a1      	ldr	r1, [r4, #8]
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	4620      	mov	r0, r4
 8005a82:	f000 fbdb 	bl	800623c <_vfiprintf_r>
 8005a86:	b002      	add	sp, #8
 8005a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8c:	b004      	add	sp, #16
 8005a8e:	4770      	bx	lr
 8005a90:	20000010 	.word	0x20000010

08005a94 <_puts_r>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	460e      	mov	r6, r1
 8005a98:	4605      	mov	r5, r0
 8005a9a:	b118      	cbz	r0, 8005aa4 <_puts_r+0x10>
 8005a9c:	6983      	ldr	r3, [r0, #24]
 8005a9e:	b90b      	cbnz	r3, 8005aa4 <_puts_r+0x10>
 8005aa0:	f000 fa0c 	bl	8005ebc <__sinit>
 8005aa4:	69ab      	ldr	r3, [r5, #24]
 8005aa6:	68ac      	ldr	r4, [r5, #8]
 8005aa8:	b913      	cbnz	r3, 8005ab0 <_puts_r+0x1c>
 8005aaa:	4628      	mov	r0, r5
 8005aac:	f000 fa06 	bl	8005ebc <__sinit>
 8005ab0:	4b23      	ldr	r3, [pc, #140]	; (8005b40 <_puts_r+0xac>)
 8005ab2:	429c      	cmp	r4, r3
 8005ab4:	d117      	bne.n	8005ae6 <_puts_r+0x52>
 8005ab6:	686c      	ldr	r4, [r5, #4]
 8005ab8:	89a3      	ldrh	r3, [r4, #12]
 8005aba:	071b      	lsls	r3, r3, #28
 8005abc:	d51d      	bpl.n	8005afa <_puts_r+0x66>
 8005abe:	6923      	ldr	r3, [r4, #16]
 8005ac0:	b1db      	cbz	r3, 8005afa <_puts_r+0x66>
 8005ac2:	3e01      	subs	r6, #1
 8005ac4:	68a3      	ldr	r3, [r4, #8]
 8005ac6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005aca:	3b01      	subs	r3, #1
 8005acc:	60a3      	str	r3, [r4, #8]
 8005ace:	b9e9      	cbnz	r1, 8005b0c <_puts_r+0x78>
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	da2e      	bge.n	8005b32 <_puts_r+0x9e>
 8005ad4:	4622      	mov	r2, r4
 8005ad6:	210a      	movs	r1, #10
 8005ad8:	4628      	mov	r0, r5
 8005ada:	f000 f83f 	bl	8005b5c <__swbuf_r>
 8005ade:	3001      	adds	r0, #1
 8005ae0:	d011      	beq.n	8005b06 <_puts_r+0x72>
 8005ae2:	200a      	movs	r0, #10
 8005ae4:	e011      	b.n	8005b0a <_puts_r+0x76>
 8005ae6:	4b17      	ldr	r3, [pc, #92]	; (8005b44 <_puts_r+0xb0>)
 8005ae8:	429c      	cmp	r4, r3
 8005aea:	d101      	bne.n	8005af0 <_puts_r+0x5c>
 8005aec:	68ac      	ldr	r4, [r5, #8]
 8005aee:	e7e3      	b.n	8005ab8 <_puts_r+0x24>
 8005af0:	4b15      	ldr	r3, [pc, #84]	; (8005b48 <_puts_r+0xb4>)
 8005af2:	429c      	cmp	r4, r3
 8005af4:	bf08      	it	eq
 8005af6:	68ec      	ldreq	r4, [r5, #12]
 8005af8:	e7de      	b.n	8005ab8 <_puts_r+0x24>
 8005afa:	4621      	mov	r1, r4
 8005afc:	4628      	mov	r0, r5
 8005afe:	f000 f87f 	bl	8005c00 <__swsetup_r>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	d0dd      	beq.n	8005ac2 <_puts_r+0x2e>
 8005b06:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0a:	bd70      	pop	{r4, r5, r6, pc}
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	da04      	bge.n	8005b1a <_puts_r+0x86>
 8005b10:	69a2      	ldr	r2, [r4, #24]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	dc06      	bgt.n	8005b24 <_puts_r+0x90>
 8005b16:	290a      	cmp	r1, #10
 8005b18:	d004      	beq.n	8005b24 <_puts_r+0x90>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	6022      	str	r2, [r4, #0]
 8005b20:	7019      	strb	r1, [r3, #0]
 8005b22:	e7cf      	b.n	8005ac4 <_puts_r+0x30>
 8005b24:	4622      	mov	r2, r4
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 f818 	bl	8005b5c <__swbuf_r>
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d1c9      	bne.n	8005ac4 <_puts_r+0x30>
 8005b30:	e7e9      	b.n	8005b06 <_puts_r+0x72>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	200a      	movs	r0, #10
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	6022      	str	r2, [r4, #0]
 8005b3a:	7018      	strb	r0, [r3, #0]
 8005b3c:	e7e5      	b.n	8005b0a <_puts_r+0x76>
 8005b3e:	bf00      	nop
 8005b40:	08006ac4 	.word	0x08006ac4
 8005b44:	08006ae4 	.word	0x08006ae4
 8005b48:	08006aa4 	.word	0x08006aa4

08005b4c <puts>:
 8005b4c:	4b02      	ldr	r3, [pc, #8]	; (8005b58 <puts+0xc>)
 8005b4e:	4601      	mov	r1, r0
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	f7ff bf9f 	b.w	8005a94 <_puts_r>
 8005b56:	bf00      	nop
 8005b58:	20000010 	.word	0x20000010

08005b5c <__swbuf_r>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	460e      	mov	r6, r1
 8005b60:	4614      	mov	r4, r2
 8005b62:	4605      	mov	r5, r0
 8005b64:	b118      	cbz	r0, 8005b6e <__swbuf_r+0x12>
 8005b66:	6983      	ldr	r3, [r0, #24]
 8005b68:	b90b      	cbnz	r3, 8005b6e <__swbuf_r+0x12>
 8005b6a:	f000 f9a7 	bl	8005ebc <__sinit>
 8005b6e:	4b21      	ldr	r3, [pc, #132]	; (8005bf4 <__swbuf_r+0x98>)
 8005b70:	429c      	cmp	r4, r3
 8005b72:	d12a      	bne.n	8005bca <__swbuf_r+0x6e>
 8005b74:	686c      	ldr	r4, [r5, #4]
 8005b76:	69a3      	ldr	r3, [r4, #24]
 8005b78:	60a3      	str	r3, [r4, #8]
 8005b7a:	89a3      	ldrh	r3, [r4, #12]
 8005b7c:	071a      	lsls	r2, r3, #28
 8005b7e:	d52e      	bpl.n	8005bde <__swbuf_r+0x82>
 8005b80:	6923      	ldr	r3, [r4, #16]
 8005b82:	b363      	cbz	r3, 8005bde <__swbuf_r+0x82>
 8005b84:	6923      	ldr	r3, [r4, #16]
 8005b86:	6820      	ldr	r0, [r4, #0]
 8005b88:	1ac0      	subs	r0, r0, r3
 8005b8a:	6963      	ldr	r3, [r4, #20]
 8005b8c:	b2f6      	uxtb	r6, r6
 8005b8e:	4283      	cmp	r3, r0
 8005b90:	4637      	mov	r7, r6
 8005b92:	dc04      	bgt.n	8005b9e <__swbuf_r+0x42>
 8005b94:	4621      	mov	r1, r4
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 f926 	bl	8005de8 <_fflush_r>
 8005b9c:	bb28      	cbnz	r0, 8005bea <__swbuf_r+0x8e>
 8005b9e:	68a3      	ldr	r3, [r4, #8]
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	60a3      	str	r3, [r4, #8]
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	6022      	str	r2, [r4, #0]
 8005baa:	701e      	strb	r6, [r3, #0]
 8005bac:	6963      	ldr	r3, [r4, #20]
 8005bae:	3001      	adds	r0, #1
 8005bb0:	4283      	cmp	r3, r0
 8005bb2:	d004      	beq.n	8005bbe <__swbuf_r+0x62>
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	07db      	lsls	r3, r3, #31
 8005bb8:	d519      	bpl.n	8005bee <__swbuf_r+0x92>
 8005bba:	2e0a      	cmp	r6, #10
 8005bbc:	d117      	bne.n	8005bee <__swbuf_r+0x92>
 8005bbe:	4621      	mov	r1, r4
 8005bc0:	4628      	mov	r0, r5
 8005bc2:	f000 f911 	bl	8005de8 <_fflush_r>
 8005bc6:	b190      	cbz	r0, 8005bee <__swbuf_r+0x92>
 8005bc8:	e00f      	b.n	8005bea <__swbuf_r+0x8e>
 8005bca:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <__swbuf_r+0x9c>)
 8005bcc:	429c      	cmp	r4, r3
 8005bce:	d101      	bne.n	8005bd4 <__swbuf_r+0x78>
 8005bd0:	68ac      	ldr	r4, [r5, #8]
 8005bd2:	e7d0      	b.n	8005b76 <__swbuf_r+0x1a>
 8005bd4:	4b09      	ldr	r3, [pc, #36]	; (8005bfc <__swbuf_r+0xa0>)
 8005bd6:	429c      	cmp	r4, r3
 8005bd8:	bf08      	it	eq
 8005bda:	68ec      	ldreq	r4, [r5, #12]
 8005bdc:	e7cb      	b.n	8005b76 <__swbuf_r+0x1a>
 8005bde:	4621      	mov	r1, r4
 8005be0:	4628      	mov	r0, r5
 8005be2:	f000 f80d 	bl	8005c00 <__swsetup_r>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	d0cc      	beq.n	8005b84 <__swbuf_r+0x28>
 8005bea:	f04f 37ff 	mov.w	r7, #4294967295
 8005bee:	4638      	mov	r0, r7
 8005bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	08006ac4 	.word	0x08006ac4
 8005bf8:	08006ae4 	.word	0x08006ae4
 8005bfc:	08006aa4 	.word	0x08006aa4

08005c00 <__swsetup_r>:
 8005c00:	4b32      	ldr	r3, [pc, #200]	; (8005ccc <__swsetup_r+0xcc>)
 8005c02:	b570      	push	{r4, r5, r6, lr}
 8005c04:	681d      	ldr	r5, [r3, #0]
 8005c06:	4606      	mov	r6, r0
 8005c08:	460c      	mov	r4, r1
 8005c0a:	b125      	cbz	r5, 8005c16 <__swsetup_r+0x16>
 8005c0c:	69ab      	ldr	r3, [r5, #24]
 8005c0e:	b913      	cbnz	r3, 8005c16 <__swsetup_r+0x16>
 8005c10:	4628      	mov	r0, r5
 8005c12:	f000 f953 	bl	8005ebc <__sinit>
 8005c16:	4b2e      	ldr	r3, [pc, #184]	; (8005cd0 <__swsetup_r+0xd0>)
 8005c18:	429c      	cmp	r4, r3
 8005c1a:	d10f      	bne.n	8005c3c <__swsetup_r+0x3c>
 8005c1c:	686c      	ldr	r4, [r5, #4]
 8005c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	0715      	lsls	r5, r2, #28
 8005c26:	d42c      	bmi.n	8005c82 <__swsetup_r+0x82>
 8005c28:	06d0      	lsls	r0, r2, #27
 8005c2a:	d411      	bmi.n	8005c50 <__swsetup_r+0x50>
 8005c2c:	2209      	movs	r2, #9
 8005c2e:	6032      	str	r2, [r6, #0]
 8005c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c34:	81a3      	strh	r3, [r4, #12]
 8005c36:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3a:	e03e      	b.n	8005cba <__swsetup_r+0xba>
 8005c3c:	4b25      	ldr	r3, [pc, #148]	; (8005cd4 <__swsetup_r+0xd4>)
 8005c3e:	429c      	cmp	r4, r3
 8005c40:	d101      	bne.n	8005c46 <__swsetup_r+0x46>
 8005c42:	68ac      	ldr	r4, [r5, #8]
 8005c44:	e7eb      	b.n	8005c1e <__swsetup_r+0x1e>
 8005c46:	4b24      	ldr	r3, [pc, #144]	; (8005cd8 <__swsetup_r+0xd8>)
 8005c48:	429c      	cmp	r4, r3
 8005c4a:	bf08      	it	eq
 8005c4c:	68ec      	ldreq	r4, [r5, #12]
 8005c4e:	e7e6      	b.n	8005c1e <__swsetup_r+0x1e>
 8005c50:	0751      	lsls	r1, r2, #29
 8005c52:	d512      	bpl.n	8005c7a <__swsetup_r+0x7a>
 8005c54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c56:	b141      	cbz	r1, 8005c6a <__swsetup_r+0x6a>
 8005c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c5c:	4299      	cmp	r1, r3
 8005c5e:	d002      	beq.n	8005c66 <__swsetup_r+0x66>
 8005c60:	4630      	mov	r0, r6
 8005c62:	f000 fa19 	bl	8006098 <_free_r>
 8005c66:	2300      	movs	r3, #0
 8005c68:	6363      	str	r3, [r4, #52]	; 0x34
 8005c6a:	89a3      	ldrh	r3, [r4, #12]
 8005c6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c70:	81a3      	strh	r3, [r4, #12]
 8005c72:	2300      	movs	r3, #0
 8005c74:	6063      	str	r3, [r4, #4]
 8005c76:	6923      	ldr	r3, [r4, #16]
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	89a3      	ldrh	r3, [r4, #12]
 8005c7c:	f043 0308 	orr.w	r3, r3, #8
 8005c80:	81a3      	strh	r3, [r4, #12]
 8005c82:	6923      	ldr	r3, [r4, #16]
 8005c84:	b94b      	cbnz	r3, 8005c9a <__swsetup_r+0x9a>
 8005c86:	89a3      	ldrh	r3, [r4, #12]
 8005c88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c90:	d003      	beq.n	8005c9a <__swsetup_r+0x9a>
 8005c92:	4621      	mov	r1, r4
 8005c94:	4630      	mov	r0, r6
 8005c96:	f000 f9bf 	bl	8006018 <__smakebuf_r>
 8005c9a:	89a2      	ldrh	r2, [r4, #12]
 8005c9c:	f012 0301 	ands.w	r3, r2, #1
 8005ca0:	d00c      	beq.n	8005cbc <__swsetup_r+0xbc>
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60a3      	str	r3, [r4, #8]
 8005ca6:	6963      	ldr	r3, [r4, #20]
 8005ca8:	425b      	negs	r3, r3
 8005caa:	61a3      	str	r3, [r4, #24]
 8005cac:	6923      	ldr	r3, [r4, #16]
 8005cae:	b953      	cbnz	r3, 8005cc6 <__swsetup_r+0xc6>
 8005cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005cb8:	d1ba      	bne.n	8005c30 <__swsetup_r+0x30>
 8005cba:	bd70      	pop	{r4, r5, r6, pc}
 8005cbc:	0792      	lsls	r2, r2, #30
 8005cbe:	bf58      	it	pl
 8005cc0:	6963      	ldrpl	r3, [r4, #20]
 8005cc2:	60a3      	str	r3, [r4, #8]
 8005cc4:	e7f2      	b.n	8005cac <__swsetup_r+0xac>
 8005cc6:	2000      	movs	r0, #0
 8005cc8:	e7f7      	b.n	8005cba <__swsetup_r+0xba>
 8005cca:	bf00      	nop
 8005ccc:	20000010 	.word	0x20000010
 8005cd0:	08006ac4 	.word	0x08006ac4
 8005cd4:	08006ae4 	.word	0x08006ae4
 8005cd8:	08006aa4 	.word	0x08006aa4

08005cdc <__sflush_r>:
 8005cdc:	898a      	ldrh	r2, [r1, #12]
 8005cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce2:	4605      	mov	r5, r0
 8005ce4:	0710      	lsls	r0, r2, #28
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	d458      	bmi.n	8005d9c <__sflush_r+0xc0>
 8005cea:	684b      	ldr	r3, [r1, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	dc05      	bgt.n	8005cfc <__sflush_r+0x20>
 8005cf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	dc02      	bgt.n	8005cfc <__sflush_r+0x20>
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cfe:	2e00      	cmp	r6, #0
 8005d00:	d0f9      	beq.n	8005cf6 <__sflush_r+0x1a>
 8005d02:	2300      	movs	r3, #0
 8005d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d08:	682f      	ldr	r7, [r5, #0]
 8005d0a:	6a21      	ldr	r1, [r4, #32]
 8005d0c:	602b      	str	r3, [r5, #0]
 8005d0e:	d032      	beq.n	8005d76 <__sflush_r+0x9a>
 8005d10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d12:	89a3      	ldrh	r3, [r4, #12]
 8005d14:	075a      	lsls	r2, r3, #29
 8005d16:	d505      	bpl.n	8005d24 <__sflush_r+0x48>
 8005d18:	6863      	ldr	r3, [r4, #4]
 8005d1a:	1ac0      	subs	r0, r0, r3
 8005d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d1e:	b10b      	cbz	r3, 8005d24 <__sflush_r+0x48>
 8005d20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d22:	1ac0      	subs	r0, r0, r3
 8005d24:	2300      	movs	r3, #0
 8005d26:	4602      	mov	r2, r0
 8005d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d2a:	6a21      	ldr	r1, [r4, #32]
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	47b0      	blx	r6
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	89a3      	ldrh	r3, [r4, #12]
 8005d34:	d106      	bne.n	8005d44 <__sflush_r+0x68>
 8005d36:	6829      	ldr	r1, [r5, #0]
 8005d38:	291d      	cmp	r1, #29
 8005d3a:	d848      	bhi.n	8005dce <__sflush_r+0xf2>
 8005d3c:	4a29      	ldr	r2, [pc, #164]	; (8005de4 <__sflush_r+0x108>)
 8005d3e:	40ca      	lsrs	r2, r1
 8005d40:	07d6      	lsls	r6, r2, #31
 8005d42:	d544      	bpl.n	8005dce <__sflush_r+0xf2>
 8005d44:	2200      	movs	r2, #0
 8005d46:	6062      	str	r2, [r4, #4]
 8005d48:	04d9      	lsls	r1, r3, #19
 8005d4a:	6922      	ldr	r2, [r4, #16]
 8005d4c:	6022      	str	r2, [r4, #0]
 8005d4e:	d504      	bpl.n	8005d5a <__sflush_r+0x7e>
 8005d50:	1c42      	adds	r2, r0, #1
 8005d52:	d101      	bne.n	8005d58 <__sflush_r+0x7c>
 8005d54:	682b      	ldr	r3, [r5, #0]
 8005d56:	b903      	cbnz	r3, 8005d5a <__sflush_r+0x7e>
 8005d58:	6560      	str	r0, [r4, #84]	; 0x54
 8005d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d5c:	602f      	str	r7, [r5, #0]
 8005d5e:	2900      	cmp	r1, #0
 8005d60:	d0c9      	beq.n	8005cf6 <__sflush_r+0x1a>
 8005d62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d66:	4299      	cmp	r1, r3
 8005d68:	d002      	beq.n	8005d70 <__sflush_r+0x94>
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 f994 	bl	8006098 <_free_r>
 8005d70:	2000      	movs	r0, #0
 8005d72:	6360      	str	r0, [r4, #52]	; 0x34
 8005d74:	e7c0      	b.n	8005cf8 <__sflush_r+0x1c>
 8005d76:	2301      	movs	r3, #1
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b0      	blx	r6
 8005d7c:	1c41      	adds	r1, r0, #1
 8005d7e:	d1c8      	bne.n	8005d12 <__sflush_r+0x36>
 8005d80:	682b      	ldr	r3, [r5, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d0c5      	beq.n	8005d12 <__sflush_r+0x36>
 8005d86:	2b1d      	cmp	r3, #29
 8005d88:	d001      	beq.n	8005d8e <__sflush_r+0xb2>
 8005d8a:	2b16      	cmp	r3, #22
 8005d8c:	d101      	bne.n	8005d92 <__sflush_r+0xb6>
 8005d8e:	602f      	str	r7, [r5, #0]
 8005d90:	e7b1      	b.n	8005cf6 <__sflush_r+0x1a>
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d98:	81a3      	strh	r3, [r4, #12]
 8005d9a:	e7ad      	b.n	8005cf8 <__sflush_r+0x1c>
 8005d9c:	690f      	ldr	r7, [r1, #16]
 8005d9e:	2f00      	cmp	r7, #0
 8005da0:	d0a9      	beq.n	8005cf6 <__sflush_r+0x1a>
 8005da2:	0793      	lsls	r3, r2, #30
 8005da4:	680e      	ldr	r6, [r1, #0]
 8005da6:	bf08      	it	eq
 8005da8:	694b      	ldreq	r3, [r1, #20]
 8005daa:	600f      	str	r7, [r1, #0]
 8005dac:	bf18      	it	ne
 8005dae:	2300      	movne	r3, #0
 8005db0:	eba6 0807 	sub.w	r8, r6, r7
 8005db4:	608b      	str	r3, [r1, #8]
 8005db6:	f1b8 0f00 	cmp.w	r8, #0
 8005dba:	dd9c      	ble.n	8005cf6 <__sflush_r+0x1a>
 8005dbc:	4643      	mov	r3, r8
 8005dbe:	463a      	mov	r2, r7
 8005dc0:	6a21      	ldr	r1, [r4, #32]
 8005dc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005dc4:	4628      	mov	r0, r5
 8005dc6:	47b0      	blx	r6
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	dc06      	bgt.n	8005dda <__sflush_r+0xfe>
 8005dcc:	89a3      	ldrh	r3, [r4, #12]
 8005dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dd2:	81a3      	strh	r3, [r4, #12]
 8005dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd8:	e78e      	b.n	8005cf8 <__sflush_r+0x1c>
 8005dda:	4407      	add	r7, r0
 8005ddc:	eba8 0800 	sub.w	r8, r8, r0
 8005de0:	e7e9      	b.n	8005db6 <__sflush_r+0xda>
 8005de2:	bf00      	nop
 8005de4:	20400001 	.word	0x20400001

08005de8 <_fflush_r>:
 8005de8:	b538      	push	{r3, r4, r5, lr}
 8005dea:	690b      	ldr	r3, [r1, #16]
 8005dec:	4605      	mov	r5, r0
 8005dee:	460c      	mov	r4, r1
 8005df0:	b1db      	cbz	r3, 8005e2a <_fflush_r+0x42>
 8005df2:	b118      	cbz	r0, 8005dfc <_fflush_r+0x14>
 8005df4:	6983      	ldr	r3, [r0, #24]
 8005df6:	b90b      	cbnz	r3, 8005dfc <_fflush_r+0x14>
 8005df8:	f000 f860 	bl	8005ebc <__sinit>
 8005dfc:	4b0c      	ldr	r3, [pc, #48]	; (8005e30 <_fflush_r+0x48>)
 8005dfe:	429c      	cmp	r4, r3
 8005e00:	d109      	bne.n	8005e16 <_fflush_r+0x2e>
 8005e02:	686c      	ldr	r4, [r5, #4]
 8005e04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e08:	b17b      	cbz	r3, 8005e2a <_fflush_r+0x42>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e12:	f7ff bf63 	b.w	8005cdc <__sflush_r>
 8005e16:	4b07      	ldr	r3, [pc, #28]	; (8005e34 <_fflush_r+0x4c>)
 8005e18:	429c      	cmp	r4, r3
 8005e1a:	d101      	bne.n	8005e20 <_fflush_r+0x38>
 8005e1c:	68ac      	ldr	r4, [r5, #8]
 8005e1e:	e7f1      	b.n	8005e04 <_fflush_r+0x1c>
 8005e20:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <_fflush_r+0x50>)
 8005e22:	429c      	cmp	r4, r3
 8005e24:	bf08      	it	eq
 8005e26:	68ec      	ldreq	r4, [r5, #12]
 8005e28:	e7ec      	b.n	8005e04 <_fflush_r+0x1c>
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	bd38      	pop	{r3, r4, r5, pc}
 8005e2e:	bf00      	nop
 8005e30:	08006ac4 	.word	0x08006ac4
 8005e34:	08006ae4 	.word	0x08006ae4
 8005e38:	08006aa4 	.word	0x08006aa4

08005e3c <std>:
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	b510      	push	{r4, lr}
 8005e40:	4604      	mov	r4, r0
 8005e42:	e9c0 3300 	strd	r3, r3, [r0]
 8005e46:	6083      	str	r3, [r0, #8]
 8005e48:	8181      	strh	r1, [r0, #12]
 8005e4a:	6643      	str	r3, [r0, #100]	; 0x64
 8005e4c:	81c2      	strh	r2, [r0, #14]
 8005e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e52:	6183      	str	r3, [r0, #24]
 8005e54:	4619      	mov	r1, r3
 8005e56:	2208      	movs	r2, #8
 8005e58:	305c      	adds	r0, #92	; 0x5c
 8005e5a:	f7ff fdfb 	bl	8005a54 <memset>
 8005e5e:	4b05      	ldr	r3, [pc, #20]	; (8005e74 <std+0x38>)
 8005e60:	6263      	str	r3, [r4, #36]	; 0x24
 8005e62:	4b05      	ldr	r3, [pc, #20]	; (8005e78 <std+0x3c>)
 8005e64:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e66:	4b05      	ldr	r3, [pc, #20]	; (8005e7c <std+0x40>)
 8005e68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e6a:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <std+0x44>)
 8005e6c:	6224      	str	r4, [r4, #32]
 8005e6e:	6323      	str	r3, [r4, #48]	; 0x30
 8005e70:	bd10      	pop	{r4, pc}
 8005e72:	bf00      	nop
 8005e74:	08006799 	.word	0x08006799
 8005e78:	080067bb 	.word	0x080067bb
 8005e7c:	080067f3 	.word	0x080067f3
 8005e80:	08006817 	.word	0x08006817

08005e84 <_cleanup_r>:
 8005e84:	4901      	ldr	r1, [pc, #4]	; (8005e8c <_cleanup_r+0x8>)
 8005e86:	f000 b885 	b.w	8005f94 <_fwalk_reent>
 8005e8a:	bf00      	nop
 8005e8c:	08005de9 	.word	0x08005de9

08005e90 <__sfmoreglue>:
 8005e90:	b570      	push	{r4, r5, r6, lr}
 8005e92:	1e4a      	subs	r2, r1, #1
 8005e94:	2568      	movs	r5, #104	; 0x68
 8005e96:	4355      	muls	r5, r2
 8005e98:	460e      	mov	r6, r1
 8005e9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e9e:	f000 f949 	bl	8006134 <_malloc_r>
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	b140      	cbz	r0, 8005eb8 <__sfmoreglue+0x28>
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	e9c0 1600 	strd	r1, r6, [r0]
 8005eac:	300c      	adds	r0, #12
 8005eae:	60a0      	str	r0, [r4, #8]
 8005eb0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005eb4:	f7ff fdce 	bl	8005a54 <memset>
 8005eb8:	4620      	mov	r0, r4
 8005eba:	bd70      	pop	{r4, r5, r6, pc}

08005ebc <__sinit>:
 8005ebc:	6983      	ldr	r3, [r0, #24]
 8005ebe:	b510      	push	{r4, lr}
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	bb33      	cbnz	r3, 8005f12 <__sinit+0x56>
 8005ec4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005ec8:	6503      	str	r3, [r0, #80]	; 0x50
 8005eca:	4b12      	ldr	r3, [pc, #72]	; (8005f14 <__sinit+0x58>)
 8005ecc:	4a12      	ldr	r2, [pc, #72]	; (8005f18 <__sinit+0x5c>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6282      	str	r2, [r0, #40]	; 0x28
 8005ed2:	4298      	cmp	r0, r3
 8005ed4:	bf04      	itt	eq
 8005ed6:	2301      	moveq	r3, #1
 8005ed8:	6183      	streq	r3, [r0, #24]
 8005eda:	f000 f81f 	bl	8005f1c <__sfp>
 8005ede:	6060      	str	r0, [r4, #4]
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f000 f81b 	bl	8005f1c <__sfp>
 8005ee6:	60a0      	str	r0, [r4, #8]
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f000 f817 	bl	8005f1c <__sfp>
 8005eee:	2200      	movs	r2, #0
 8005ef0:	60e0      	str	r0, [r4, #12]
 8005ef2:	2104      	movs	r1, #4
 8005ef4:	6860      	ldr	r0, [r4, #4]
 8005ef6:	f7ff ffa1 	bl	8005e3c <std>
 8005efa:	2201      	movs	r2, #1
 8005efc:	2109      	movs	r1, #9
 8005efe:	68a0      	ldr	r0, [r4, #8]
 8005f00:	f7ff ff9c 	bl	8005e3c <std>
 8005f04:	2202      	movs	r2, #2
 8005f06:	2112      	movs	r1, #18
 8005f08:	68e0      	ldr	r0, [r4, #12]
 8005f0a:	f7ff ff97 	bl	8005e3c <std>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	61a3      	str	r3, [r4, #24]
 8005f12:	bd10      	pop	{r4, pc}
 8005f14:	08006aa0 	.word	0x08006aa0
 8005f18:	08005e85 	.word	0x08005e85

08005f1c <__sfp>:
 8005f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1e:	4b1b      	ldr	r3, [pc, #108]	; (8005f8c <__sfp+0x70>)
 8005f20:	681e      	ldr	r6, [r3, #0]
 8005f22:	69b3      	ldr	r3, [r6, #24]
 8005f24:	4607      	mov	r7, r0
 8005f26:	b913      	cbnz	r3, 8005f2e <__sfp+0x12>
 8005f28:	4630      	mov	r0, r6
 8005f2a:	f7ff ffc7 	bl	8005ebc <__sinit>
 8005f2e:	3648      	adds	r6, #72	; 0x48
 8005f30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f34:	3b01      	subs	r3, #1
 8005f36:	d503      	bpl.n	8005f40 <__sfp+0x24>
 8005f38:	6833      	ldr	r3, [r6, #0]
 8005f3a:	b133      	cbz	r3, 8005f4a <__sfp+0x2e>
 8005f3c:	6836      	ldr	r6, [r6, #0]
 8005f3e:	e7f7      	b.n	8005f30 <__sfp+0x14>
 8005f40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f44:	b16d      	cbz	r5, 8005f62 <__sfp+0x46>
 8005f46:	3468      	adds	r4, #104	; 0x68
 8005f48:	e7f4      	b.n	8005f34 <__sfp+0x18>
 8005f4a:	2104      	movs	r1, #4
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f7ff ff9f 	bl	8005e90 <__sfmoreglue>
 8005f52:	6030      	str	r0, [r6, #0]
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d1f1      	bne.n	8005f3c <__sfp+0x20>
 8005f58:	230c      	movs	r3, #12
 8005f5a:	603b      	str	r3, [r7, #0]
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	4620      	mov	r0, r4
 8005f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f62:	4b0b      	ldr	r3, [pc, #44]	; (8005f90 <__sfp+0x74>)
 8005f64:	6665      	str	r5, [r4, #100]	; 0x64
 8005f66:	e9c4 5500 	strd	r5, r5, [r4]
 8005f6a:	60a5      	str	r5, [r4, #8]
 8005f6c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005f70:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005f74:	2208      	movs	r2, #8
 8005f76:	4629      	mov	r1, r5
 8005f78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f7c:	f7ff fd6a 	bl	8005a54 <memset>
 8005f80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f88:	e7e9      	b.n	8005f5e <__sfp+0x42>
 8005f8a:	bf00      	nop
 8005f8c:	08006aa0 	.word	0x08006aa0
 8005f90:	ffff0001 	.word	0xffff0001

08005f94 <_fwalk_reent>:
 8005f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f98:	4680      	mov	r8, r0
 8005f9a:	4689      	mov	r9, r1
 8005f9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fa0:	2600      	movs	r6, #0
 8005fa2:	b914      	cbnz	r4, 8005faa <_fwalk_reent+0x16>
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005faa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005fae:	3f01      	subs	r7, #1
 8005fb0:	d501      	bpl.n	8005fb6 <_fwalk_reent+0x22>
 8005fb2:	6824      	ldr	r4, [r4, #0]
 8005fb4:	e7f5      	b.n	8005fa2 <_fwalk_reent+0xe>
 8005fb6:	89ab      	ldrh	r3, [r5, #12]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d907      	bls.n	8005fcc <_fwalk_reent+0x38>
 8005fbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	d003      	beq.n	8005fcc <_fwalk_reent+0x38>
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4640      	mov	r0, r8
 8005fc8:	47c8      	blx	r9
 8005fca:	4306      	orrs	r6, r0
 8005fcc:	3568      	adds	r5, #104	; 0x68
 8005fce:	e7ee      	b.n	8005fae <_fwalk_reent+0x1a>

08005fd0 <__swhatbuf_r>:
 8005fd0:	b570      	push	{r4, r5, r6, lr}
 8005fd2:	460e      	mov	r6, r1
 8005fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd8:	2900      	cmp	r1, #0
 8005fda:	b096      	sub	sp, #88	; 0x58
 8005fdc:	4614      	mov	r4, r2
 8005fde:	461d      	mov	r5, r3
 8005fe0:	da07      	bge.n	8005ff2 <__swhatbuf_r+0x22>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	602b      	str	r3, [r5, #0]
 8005fe6:	89b3      	ldrh	r3, [r6, #12]
 8005fe8:	061a      	lsls	r2, r3, #24
 8005fea:	d410      	bmi.n	800600e <__swhatbuf_r+0x3e>
 8005fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ff0:	e00e      	b.n	8006010 <__swhatbuf_r+0x40>
 8005ff2:	466a      	mov	r2, sp
 8005ff4:	f000 fc36 	bl	8006864 <_fstat_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	dbf2      	blt.n	8005fe2 <__swhatbuf_r+0x12>
 8005ffc:	9a01      	ldr	r2, [sp, #4]
 8005ffe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006002:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006006:	425a      	negs	r2, r3
 8006008:	415a      	adcs	r2, r3
 800600a:	602a      	str	r2, [r5, #0]
 800600c:	e7ee      	b.n	8005fec <__swhatbuf_r+0x1c>
 800600e:	2340      	movs	r3, #64	; 0x40
 8006010:	2000      	movs	r0, #0
 8006012:	6023      	str	r3, [r4, #0]
 8006014:	b016      	add	sp, #88	; 0x58
 8006016:	bd70      	pop	{r4, r5, r6, pc}

08006018 <__smakebuf_r>:
 8006018:	898b      	ldrh	r3, [r1, #12]
 800601a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800601c:	079d      	lsls	r5, r3, #30
 800601e:	4606      	mov	r6, r0
 8006020:	460c      	mov	r4, r1
 8006022:	d507      	bpl.n	8006034 <__smakebuf_r+0x1c>
 8006024:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006028:	6023      	str	r3, [r4, #0]
 800602a:	6123      	str	r3, [r4, #16]
 800602c:	2301      	movs	r3, #1
 800602e:	6163      	str	r3, [r4, #20]
 8006030:	b002      	add	sp, #8
 8006032:	bd70      	pop	{r4, r5, r6, pc}
 8006034:	ab01      	add	r3, sp, #4
 8006036:	466a      	mov	r2, sp
 8006038:	f7ff ffca 	bl	8005fd0 <__swhatbuf_r>
 800603c:	9900      	ldr	r1, [sp, #0]
 800603e:	4605      	mov	r5, r0
 8006040:	4630      	mov	r0, r6
 8006042:	f000 f877 	bl	8006134 <_malloc_r>
 8006046:	b948      	cbnz	r0, 800605c <__smakebuf_r+0x44>
 8006048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800604c:	059a      	lsls	r2, r3, #22
 800604e:	d4ef      	bmi.n	8006030 <__smakebuf_r+0x18>
 8006050:	f023 0303 	bic.w	r3, r3, #3
 8006054:	f043 0302 	orr.w	r3, r3, #2
 8006058:	81a3      	strh	r3, [r4, #12]
 800605a:	e7e3      	b.n	8006024 <__smakebuf_r+0xc>
 800605c:	4b0d      	ldr	r3, [pc, #52]	; (8006094 <__smakebuf_r+0x7c>)
 800605e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	6020      	str	r0, [r4, #0]
 8006064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006068:	81a3      	strh	r3, [r4, #12]
 800606a:	9b00      	ldr	r3, [sp, #0]
 800606c:	6163      	str	r3, [r4, #20]
 800606e:	9b01      	ldr	r3, [sp, #4]
 8006070:	6120      	str	r0, [r4, #16]
 8006072:	b15b      	cbz	r3, 800608c <__smakebuf_r+0x74>
 8006074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006078:	4630      	mov	r0, r6
 800607a:	f000 fc05 	bl	8006888 <_isatty_r>
 800607e:	b128      	cbz	r0, 800608c <__smakebuf_r+0x74>
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	f023 0303 	bic.w	r3, r3, #3
 8006086:	f043 0301 	orr.w	r3, r3, #1
 800608a:	81a3      	strh	r3, [r4, #12]
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	431d      	orrs	r5, r3
 8006090:	81a5      	strh	r5, [r4, #12]
 8006092:	e7cd      	b.n	8006030 <__smakebuf_r+0x18>
 8006094:	08005e85 	.word	0x08005e85

08006098 <_free_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	4605      	mov	r5, r0
 800609c:	2900      	cmp	r1, #0
 800609e:	d045      	beq.n	800612c <_free_r+0x94>
 80060a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060a4:	1f0c      	subs	r4, r1, #4
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	bfb8      	it	lt
 80060aa:	18e4      	addlt	r4, r4, r3
 80060ac:	f000 fc0e 	bl	80068cc <__malloc_lock>
 80060b0:	4a1f      	ldr	r2, [pc, #124]	; (8006130 <_free_r+0x98>)
 80060b2:	6813      	ldr	r3, [r2, #0]
 80060b4:	4610      	mov	r0, r2
 80060b6:	b933      	cbnz	r3, 80060c6 <_free_r+0x2e>
 80060b8:	6063      	str	r3, [r4, #4]
 80060ba:	6014      	str	r4, [r2, #0]
 80060bc:	4628      	mov	r0, r5
 80060be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060c2:	f000 bc04 	b.w	80068ce <__malloc_unlock>
 80060c6:	42a3      	cmp	r3, r4
 80060c8:	d90c      	bls.n	80060e4 <_free_r+0x4c>
 80060ca:	6821      	ldr	r1, [r4, #0]
 80060cc:	1862      	adds	r2, r4, r1
 80060ce:	4293      	cmp	r3, r2
 80060d0:	bf04      	itt	eq
 80060d2:	681a      	ldreq	r2, [r3, #0]
 80060d4:	685b      	ldreq	r3, [r3, #4]
 80060d6:	6063      	str	r3, [r4, #4]
 80060d8:	bf04      	itt	eq
 80060da:	1852      	addeq	r2, r2, r1
 80060dc:	6022      	streq	r2, [r4, #0]
 80060de:	6004      	str	r4, [r0, #0]
 80060e0:	e7ec      	b.n	80060bc <_free_r+0x24>
 80060e2:	4613      	mov	r3, r2
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	b10a      	cbz	r2, 80060ec <_free_r+0x54>
 80060e8:	42a2      	cmp	r2, r4
 80060ea:	d9fa      	bls.n	80060e2 <_free_r+0x4a>
 80060ec:	6819      	ldr	r1, [r3, #0]
 80060ee:	1858      	adds	r0, r3, r1
 80060f0:	42a0      	cmp	r0, r4
 80060f2:	d10b      	bne.n	800610c <_free_r+0x74>
 80060f4:	6820      	ldr	r0, [r4, #0]
 80060f6:	4401      	add	r1, r0
 80060f8:	1858      	adds	r0, r3, r1
 80060fa:	4282      	cmp	r2, r0
 80060fc:	6019      	str	r1, [r3, #0]
 80060fe:	d1dd      	bne.n	80060bc <_free_r+0x24>
 8006100:	6810      	ldr	r0, [r2, #0]
 8006102:	6852      	ldr	r2, [r2, #4]
 8006104:	605a      	str	r2, [r3, #4]
 8006106:	4401      	add	r1, r0
 8006108:	6019      	str	r1, [r3, #0]
 800610a:	e7d7      	b.n	80060bc <_free_r+0x24>
 800610c:	d902      	bls.n	8006114 <_free_r+0x7c>
 800610e:	230c      	movs	r3, #12
 8006110:	602b      	str	r3, [r5, #0]
 8006112:	e7d3      	b.n	80060bc <_free_r+0x24>
 8006114:	6820      	ldr	r0, [r4, #0]
 8006116:	1821      	adds	r1, r4, r0
 8006118:	428a      	cmp	r2, r1
 800611a:	bf04      	itt	eq
 800611c:	6811      	ldreq	r1, [r2, #0]
 800611e:	6852      	ldreq	r2, [r2, #4]
 8006120:	6062      	str	r2, [r4, #4]
 8006122:	bf04      	itt	eq
 8006124:	1809      	addeq	r1, r1, r0
 8006126:	6021      	streq	r1, [r4, #0]
 8006128:	605c      	str	r4, [r3, #4]
 800612a:	e7c7      	b.n	80060bc <_free_r+0x24>
 800612c:	bd38      	pop	{r3, r4, r5, pc}
 800612e:	bf00      	nop
 8006130:	20004054 	.word	0x20004054

08006134 <_malloc_r>:
 8006134:	b570      	push	{r4, r5, r6, lr}
 8006136:	1ccd      	adds	r5, r1, #3
 8006138:	f025 0503 	bic.w	r5, r5, #3
 800613c:	3508      	adds	r5, #8
 800613e:	2d0c      	cmp	r5, #12
 8006140:	bf38      	it	cc
 8006142:	250c      	movcc	r5, #12
 8006144:	2d00      	cmp	r5, #0
 8006146:	4606      	mov	r6, r0
 8006148:	db01      	blt.n	800614e <_malloc_r+0x1a>
 800614a:	42a9      	cmp	r1, r5
 800614c:	d903      	bls.n	8006156 <_malloc_r+0x22>
 800614e:	230c      	movs	r3, #12
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	2000      	movs	r0, #0
 8006154:	bd70      	pop	{r4, r5, r6, pc}
 8006156:	f000 fbb9 	bl	80068cc <__malloc_lock>
 800615a:	4a21      	ldr	r2, [pc, #132]	; (80061e0 <_malloc_r+0xac>)
 800615c:	6814      	ldr	r4, [r2, #0]
 800615e:	4621      	mov	r1, r4
 8006160:	b991      	cbnz	r1, 8006188 <_malloc_r+0x54>
 8006162:	4c20      	ldr	r4, [pc, #128]	; (80061e4 <_malloc_r+0xb0>)
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	b91b      	cbnz	r3, 8006170 <_malloc_r+0x3c>
 8006168:	4630      	mov	r0, r6
 800616a:	f000 fb05 	bl	8006778 <_sbrk_r>
 800616e:	6020      	str	r0, [r4, #0]
 8006170:	4629      	mov	r1, r5
 8006172:	4630      	mov	r0, r6
 8006174:	f000 fb00 	bl	8006778 <_sbrk_r>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	d124      	bne.n	80061c6 <_malloc_r+0x92>
 800617c:	230c      	movs	r3, #12
 800617e:	6033      	str	r3, [r6, #0]
 8006180:	4630      	mov	r0, r6
 8006182:	f000 fba4 	bl	80068ce <__malloc_unlock>
 8006186:	e7e4      	b.n	8006152 <_malloc_r+0x1e>
 8006188:	680b      	ldr	r3, [r1, #0]
 800618a:	1b5b      	subs	r3, r3, r5
 800618c:	d418      	bmi.n	80061c0 <_malloc_r+0x8c>
 800618e:	2b0b      	cmp	r3, #11
 8006190:	d90f      	bls.n	80061b2 <_malloc_r+0x7e>
 8006192:	600b      	str	r3, [r1, #0]
 8006194:	50cd      	str	r5, [r1, r3]
 8006196:	18cc      	adds	r4, r1, r3
 8006198:	4630      	mov	r0, r6
 800619a:	f000 fb98 	bl	80068ce <__malloc_unlock>
 800619e:	f104 000b 	add.w	r0, r4, #11
 80061a2:	1d23      	adds	r3, r4, #4
 80061a4:	f020 0007 	bic.w	r0, r0, #7
 80061a8:	1ac3      	subs	r3, r0, r3
 80061aa:	d0d3      	beq.n	8006154 <_malloc_r+0x20>
 80061ac:	425a      	negs	r2, r3
 80061ae:	50e2      	str	r2, [r4, r3]
 80061b0:	e7d0      	b.n	8006154 <_malloc_r+0x20>
 80061b2:	428c      	cmp	r4, r1
 80061b4:	684b      	ldr	r3, [r1, #4]
 80061b6:	bf16      	itet	ne
 80061b8:	6063      	strne	r3, [r4, #4]
 80061ba:	6013      	streq	r3, [r2, #0]
 80061bc:	460c      	movne	r4, r1
 80061be:	e7eb      	b.n	8006198 <_malloc_r+0x64>
 80061c0:	460c      	mov	r4, r1
 80061c2:	6849      	ldr	r1, [r1, #4]
 80061c4:	e7cc      	b.n	8006160 <_malloc_r+0x2c>
 80061c6:	1cc4      	adds	r4, r0, #3
 80061c8:	f024 0403 	bic.w	r4, r4, #3
 80061cc:	42a0      	cmp	r0, r4
 80061ce:	d005      	beq.n	80061dc <_malloc_r+0xa8>
 80061d0:	1a21      	subs	r1, r4, r0
 80061d2:	4630      	mov	r0, r6
 80061d4:	f000 fad0 	bl	8006778 <_sbrk_r>
 80061d8:	3001      	adds	r0, #1
 80061da:	d0cf      	beq.n	800617c <_malloc_r+0x48>
 80061dc:	6025      	str	r5, [r4, #0]
 80061de:	e7db      	b.n	8006198 <_malloc_r+0x64>
 80061e0:	20004054 	.word	0x20004054
 80061e4:	20004058 	.word	0x20004058

080061e8 <__sfputc_r>:
 80061e8:	6893      	ldr	r3, [r2, #8]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	b410      	push	{r4}
 80061f0:	6093      	str	r3, [r2, #8]
 80061f2:	da08      	bge.n	8006206 <__sfputc_r+0x1e>
 80061f4:	6994      	ldr	r4, [r2, #24]
 80061f6:	42a3      	cmp	r3, r4
 80061f8:	db01      	blt.n	80061fe <__sfputc_r+0x16>
 80061fa:	290a      	cmp	r1, #10
 80061fc:	d103      	bne.n	8006206 <__sfputc_r+0x1e>
 80061fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006202:	f7ff bcab 	b.w	8005b5c <__swbuf_r>
 8006206:	6813      	ldr	r3, [r2, #0]
 8006208:	1c58      	adds	r0, r3, #1
 800620a:	6010      	str	r0, [r2, #0]
 800620c:	7019      	strb	r1, [r3, #0]
 800620e:	4608      	mov	r0, r1
 8006210:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006214:	4770      	bx	lr

08006216 <__sfputs_r>:
 8006216:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006218:	4606      	mov	r6, r0
 800621a:	460f      	mov	r7, r1
 800621c:	4614      	mov	r4, r2
 800621e:	18d5      	adds	r5, r2, r3
 8006220:	42ac      	cmp	r4, r5
 8006222:	d101      	bne.n	8006228 <__sfputs_r+0x12>
 8006224:	2000      	movs	r0, #0
 8006226:	e007      	b.n	8006238 <__sfputs_r+0x22>
 8006228:	463a      	mov	r2, r7
 800622a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800622e:	4630      	mov	r0, r6
 8006230:	f7ff ffda 	bl	80061e8 <__sfputc_r>
 8006234:	1c43      	adds	r3, r0, #1
 8006236:	d1f3      	bne.n	8006220 <__sfputs_r+0xa>
 8006238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800623c <_vfiprintf_r>:
 800623c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006240:	460c      	mov	r4, r1
 8006242:	b09d      	sub	sp, #116	; 0x74
 8006244:	4617      	mov	r7, r2
 8006246:	461d      	mov	r5, r3
 8006248:	4606      	mov	r6, r0
 800624a:	b118      	cbz	r0, 8006254 <_vfiprintf_r+0x18>
 800624c:	6983      	ldr	r3, [r0, #24]
 800624e:	b90b      	cbnz	r3, 8006254 <_vfiprintf_r+0x18>
 8006250:	f7ff fe34 	bl	8005ebc <__sinit>
 8006254:	4b7c      	ldr	r3, [pc, #496]	; (8006448 <_vfiprintf_r+0x20c>)
 8006256:	429c      	cmp	r4, r3
 8006258:	d158      	bne.n	800630c <_vfiprintf_r+0xd0>
 800625a:	6874      	ldr	r4, [r6, #4]
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	0718      	lsls	r0, r3, #28
 8006260:	d55e      	bpl.n	8006320 <_vfiprintf_r+0xe4>
 8006262:	6923      	ldr	r3, [r4, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d05b      	beq.n	8006320 <_vfiprintf_r+0xe4>
 8006268:	2300      	movs	r3, #0
 800626a:	9309      	str	r3, [sp, #36]	; 0x24
 800626c:	2320      	movs	r3, #32
 800626e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006272:	2330      	movs	r3, #48	; 0x30
 8006274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006278:	9503      	str	r5, [sp, #12]
 800627a:	f04f 0b01 	mov.w	fp, #1
 800627e:	46b8      	mov	r8, r7
 8006280:	4645      	mov	r5, r8
 8006282:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006286:	b10b      	cbz	r3, 800628c <_vfiprintf_r+0x50>
 8006288:	2b25      	cmp	r3, #37	; 0x25
 800628a:	d154      	bne.n	8006336 <_vfiprintf_r+0xfa>
 800628c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006290:	d00b      	beq.n	80062aa <_vfiprintf_r+0x6e>
 8006292:	4653      	mov	r3, sl
 8006294:	463a      	mov	r2, r7
 8006296:	4621      	mov	r1, r4
 8006298:	4630      	mov	r0, r6
 800629a:	f7ff ffbc 	bl	8006216 <__sfputs_r>
 800629e:	3001      	adds	r0, #1
 80062a0:	f000 80c2 	beq.w	8006428 <_vfiprintf_r+0x1ec>
 80062a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062a6:	4453      	add	r3, sl
 80062a8:	9309      	str	r3, [sp, #36]	; 0x24
 80062aa:	f898 3000 	ldrb.w	r3, [r8]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 80ba 	beq.w	8006428 <_vfiprintf_r+0x1ec>
 80062b4:	2300      	movs	r3, #0
 80062b6:	f04f 32ff 	mov.w	r2, #4294967295
 80062ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062be:	9304      	str	r3, [sp, #16]
 80062c0:	9307      	str	r3, [sp, #28]
 80062c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062c6:	931a      	str	r3, [sp, #104]	; 0x68
 80062c8:	46a8      	mov	r8, r5
 80062ca:	2205      	movs	r2, #5
 80062cc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80062d0:	485e      	ldr	r0, [pc, #376]	; (800644c <_vfiprintf_r+0x210>)
 80062d2:	f7f9 ff8d 	bl	80001f0 <memchr>
 80062d6:	9b04      	ldr	r3, [sp, #16]
 80062d8:	bb78      	cbnz	r0, 800633a <_vfiprintf_r+0xfe>
 80062da:	06d9      	lsls	r1, r3, #27
 80062dc:	bf44      	itt	mi
 80062de:	2220      	movmi	r2, #32
 80062e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062e4:	071a      	lsls	r2, r3, #28
 80062e6:	bf44      	itt	mi
 80062e8:	222b      	movmi	r2, #43	; 0x2b
 80062ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062ee:	782a      	ldrb	r2, [r5, #0]
 80062f0:	2a2a      	cmp	r2, #42	; 0x2a
 80062f2:	d02a      	beq.n	800634a <_vfiprintf_r+0x10e>
 80062f4:	9a07      	ldr	r2, [sp, #28]
 80062f6:	46a8      	mov	r8, r5
 80062f8:	2000      	movs	r0, #0
 80062fa:	250a      	movs	r5, #10
 80062fc:	4641      	mov	r1, r8
 80062fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006302:	3b30      	subs	r3, #48	; 0x30
 8006304:	2b09      	cmp	r3, #9
 8006306:	d969      	bls.n	80063dc <_vfiprintf_r+0x1a0>
 8006308:	b360      	cbz	r0, 8006364 <_vfiprintf_r+0x128>
 800630a:	e024      	b.n	8006356 <_vfiprintf_r+0x11a>
 800630c:	4b50      	ldr	r3, [pc, #320]	; (8006450 <_vfiprintf_r+0x214>)
 800630e:	429c      	cmp	r4, r3
 8006310:	d101      	bne.n	8006316 <_vfiprintf_r+0xda>
 8006312:	68b4      	ldr	r4, [r6, #8]
 8006314:	e7a2      	b.n	800625c <_vfiprintf_r+0x20>
 8006316:	4b4f      	ldr	r3, [pc, #316]	; (8006454 <_vfiprintf_r+0x218>)
 8006318:	429c      	cmp	r4, r3
 800631a:	bf08      	it	eq
 800631c:	68f4      	ldreq	r4, [r6, #12]
 800631e:	e79d      	b.n	800625c <_vfiprintf_r+0x20>
 8006320:	4621      	mov	r1, r4
 8006322:	4630      	mov	r0, r6
 8006324:	f7ff fc6c 	bl	8005c00 <__swsetup_r>
 8006328:	2800      	cmp	r0, #0
 800632a:	d09d      	beq.n	8006268 <_vfiprintf_r+0x2c>
 800632c:	f04f 30ff 	mov.w	r0, #4294967295
 8006330:	b01d      	add	sp, #116	; 0x74
 8006332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006336:	46a8      	mov	r8, r5
 8006338:	e7a2      	b.n	8006280 <_vfiprintf_r+0x44>
 800633a:	4a44      	ldr	r2, [pc, #272]	; (800644c <_vfiprintf_r+0x210>)
 800633c:	1a80      	subs	r0, r0, r2
 800633e:	fa0b f000 	lsl.w	r0, fp, r0
 8006342:	4318      	orrs	r0, r3
 8006344:	9004      	str	r0, [sp, #16]
 8006346:	4645      	mov	r5, r8
 8006348:	e7be      	b.n	80062c8 <_vfiprintf_r+0x8c>
 800634a:	9a03      	ldr	r2, [sp, #12]
 800634c:	1d11      	adds	r1, r2, #4
 800634e:	6812      	ldr	r2, [r2, #0]
 8006350:	9103      	str	r1, [sp, #12]
 8006352:	2a00      	cmp	r2, #0
 8006354:	db01      	blt.n	800635a <_vfiprintf_r+0x11e>
 8006356:	9207      	str	r2, [sp, #28]
 8006358:	e004      	b.n	8006364 <_vfiprintf_r+0x128>
 800635a:	4252      	negs	r2, r2
 800635c:	f043 0302 	orr.w	r3, r3, #2
 8006360:	9207      	str	r2, [sp, #28]
 8006362:	9304      	str	r3, [sp, #16]
 8006364:	f898 3000 	ldrb.w	r3, [r8]
 8006368:	2b2e      	cmp	r3, #46	; 0x2e
 800636a:	d10e      	bne.n	800638a <_vfiprintf_r+0x14e>
 800636c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006370:	2b2a      	cmp	r3, #42	; 0x2a
 8006372:	d138      	bne.n	80063e6 <_vfiprintf_r+0x1aa>
 8006374:	9b03      	ldr	r3, [sp, #12]
 8006376:	1d1a      	adds	r2, r3, #4
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	9203      	str	r2, [sp, #12]
 800637c:	2b00      	cmp	r3, #0
 800637e:	bfb8      	it	lt
 8006380:	f04f 33ff 	movlt.w	r3, #4294967295
 8006384:	f108 0802 	add.w	r8, r8, #2
 8006388:	9305      	str	r3, [sp, #20]
 800638a:	4d33      	ldr	r5, [pc, #204]	; (8006458 <_vfiprintf_r+0x21c>)
 800638c:	f898 1000 	ldrb.w	r1, [r8]
 8006390:	2203      	movs	r2, #3
 8006392:	4628      	mov	r0, r5
 8006394:	f7f9 ff2c 	bl	80001f0 <memchr>
 8006398:	b140      	cbz	r0, 80063ac <_vfiprintf_r+0x170>
 800639a:	2340      	movs	r3, #64	; 0x40
 800639c:	1b40      	subs	r0, r0, r5
 800639e:	fa03 f000 	lsl.w	r0, r3, r0
 80063a2:	9b04      	ldr	r3, [sp, #16]
 80063a4:	4303      	orrs	r3, r0
 80063a6:	f108 0801 	add.w	r8, r8, #1
 80063aa:	9304      	str	r3, [sp, #16]
 80063ac:	f898 1000 	ldrb.w	r1, [r8]
 80063b0:	482a      	ldr	r0, [pc, #168]	; (800645c <_vfiprintf_r+0x220>)
 80063b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063b6:	2206      	movs	r2, #6
 80063b8:	f108 0701 	add.w	r7, r8, #1
 80063bc:	f7f9 ff18 	bl	80001f0 <memchr>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	d037      	beq.n	8006434 <_vfiprintf_r+0x1f8>
 80063c4:	4b26      	ldr	r3, [pc, #152]	; (8006460 <_vfiprintf_r+0x224>)
 80063c6:	bb1b      	cbnz	r3, 8006410 <_vfiprintf_r+0x1d4>
 80063c8:	9b03      	ldr	r3, [sp, #12]
 80063ca:	3307      	adds	r3, #7
 80063cc:	f023 0307 	bic.w	r3, r3, #7
 80063d0:	3308      	adds	r3, #8
 80063d2:	9303      	str	r3, [sp, #12]
 80063d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d6:	444b      	add	r3, r9
 80063d8:	9309      	str	r3, [sp, #36]	; 0x24
 80063da:	e750      	b.n	800627e <_vfiprintf_r+0x42>
 80063dc:	fb05 3202 	mla	r2, r5, r2, r3
 80063e0:	2001      	movs	r0, #1
 80063e2:	4688      	mov	r8, r1
 80063e4:	e78a      	b.n	80062fc <_vfiprintf_r+0xc0>
 80063e6:	2300      	movs	r3, #0
 80063e8:	f108 0801 	add.w	r8, r8, #1
 80063ec:	9305      	str	r3, [sp, #20]
 80063ee:	4619      	mov	r1, r3
 80063f0:	250a      	movs	r5, #10
 80063f2:	4640      	mov	r0, r8
 80063f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063f8:	3a30      	subs	r2, #48	; 0x30
 80063fa:	2a09      	cmp	r2, #9
 80063fc:	d903      	bls.n	8006406 <_vfiprintf_r+0x1ca>
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d0c3      	beq.n	800638a <_vfiprintf_r+0x14e>
 8006402:	9105      	str	r1, [sp, #20]
 8006404:	e7c1      	b.n	800638a <_vfiprintf_r+0x14e>
 8006406:	fb05 2101 	mla	r1, r5, r1, r2
 800640a:	2301      	movs	r3, #1
 800640c:	4680      	mov	r8, r0
 800640e:	e7f0      	b.n	80063f2 <_vfiprintf_r+0x1b6>
 8006410:	ab03      	add	r3, sp, #12
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	4622      	mov	r2, r4
 8006416:	4b13      	ldr	r3, [pc, #76]	; (8006464 <_vfiprintf_r+0x228>)
 8006418:	a904      	add	r1, sp, #16
 800641a:	4630      	mov	r0, r6
 800641c:	f3af 8000 	nop.w
 8006420:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006424:	4681      	mov	r9, r0
 8006426:	d1d5      	bne.n	80063d4 <_vfiprintf_r+0x198>
 8006428:	89a3      	ldrh	r3, [r4, #12]
 800642a:	065b      	lsls	r3, r3, #25
 800642c:	f53f af7e 	bmi.w	800632c <_vfiprintf_r+0xf0>
 8006430:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006432:	e77d      	b.n	8006330 <_vfiprintf_r+0xf4>
 8006434:	ab03      	add	r3, sp, #12
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	4622      	mov	r2, r4
 800643a:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <_vfiprintf_r+0x228>)
 800643c:	a904      	add	r1, sp, #16
 800643e:	4630      	mov	r0, r6
 8006440:	f000 f888 	bl	8006554 <_printf_i>
 8006444:	e7ec      	b.n	8006420 <_vfiprintf_r+0x1e4>
 8006446:	bf00      	nop
 8006448:	08006ac4 	.word	0x08006ac4
 800644c:	08006b04 	.word	0x08006b04
 8006450:	08006ae4 	.word	0x08006ae4
 8006454:	08006aa4 	.word	0x08006aa4
 8006458:	08006b0a 	.word	0x08006b0a
 800645c:	08006b0e 	.word	0x08006b0e
 8006460:	00000000 	.word	0x00000000
 8006464:	08006217 	.word	0x08006217

08006468 <_printf_common>:
 8006468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800646c:	4691      	mov	r9, r2
 800646e:	461f      	mov	r7, r3
 8006470:	688a      	ldr	r2, [r1, #8]
 8006472:	690b      	ldr	r3, [r1, #16]
 8006474:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006478:	4293      	cmp	r3, r2
 800647a:	bfb8      	it	lt
 800647c:	4613      	movlt	r3, r2
 800647e:	f8c9 3000 	str.w	r3, [r9]
 8006482:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006486:	4606      	mov	r6, r0
 8006488:	460c      	mov	r4, r1
 800648a:	b112      	cbz	r2, 8006492 <_printf_common+0x2a>
 800648c:	3301      	adds	r3, #1
 800648e:	f8c9 3000 	str.w	r3, [r9]
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	0699      	lsls	r1, r3, #26
 8006496:	bf42      	ittt	mi
 8006498:	f8d9 3000 	ldrmi.w	r3, [r9]
 800649c:	3302      	addmi	r3, #2
 800649e:	f8c9 3000 	strmi.w	r3, [r9]
 80064a2:	6825      	ldr	r5, [r4, #0]
 80064a4:	f015 0506 	ands.w	r5, r5, #6
 80064a8:	d107      	bne.n	80064ba <_printf_common+0x52>
 80064aa:	f104 0a19 	add.w	sl, r4, #25
 80064ae:	68e3      	ldr	r3, [r4, #12]
 80064b0:	f8d9 2000 	ldr.w	r2, [r9]
 80064b4:	1a9b      	subs	r3, r3, r2
 80064b6:	42ab      	cmp	r3, r5
 80064b8:	dc28      	bgt.n	800650c <_printf_common+0xa4>
 80064ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	3300      	adds	r3, #0
 80064c2:	bf18      	it	ne
 80064c4:	2301      	movne	r3, #1
 80064c6:	0692      	lsls	r2, r2, #26
 80064c8:	d42d      	bmi.n	8006526 <_printf_common+0xbe>
 80064ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064ce:	4639      	mov	r1, r7
 80064d0:	4630      	mov	r0, r6
 80064d2:	47c0      	blx	r8
 80064d4:	3001      	adds	r0, #1
 80064d6:	d020      	beq.n	800651a <_printf_common+0xb2>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	68e5      	ldr	r5, [r4, #12]
 80064dc:	f8d9 2000 	ldr.w	r2, [r9]
 80064e0:	f003 0306 	and.w	r3, r3, #6
 80064e4:	2b04      	cmp	r3, #4
 80064e6:	bf08      	it	eq
 80064e8:	1aad      	subeq	r5, r5, r2
 80064ea:	68a3      	ldr	r3, [r4, #8]
 80064ec:	6922      	ldr	r2, [r4, #16]
 80064ee:	bf0c      	ite	eq
 80064f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064f4:	2500      	movne	r5, #0
 80064f6:	4293      	cmp	r3, r2
 80064f8:	bfc4      	itt	gt
 80064fa:	1a9b      	subgt	r3, r3, r2
 80064fc:	18ed      	addgt	r5, r5, r3
 80064fe:	f04f 0900 	mov.w	r9, #0
 8006502:	341a      	adds	r4, #26
 8006504:	454d      	cmp	r5, r9
 8006506:	d11a      	bne.n	800653e <_printf_common+0xd6>
 8006508:	2000      	movs	r0, #0
 800650a:	e008      	b.n	800651e <_printf_common+0xb6>
 800650c:	2301      	movs	r3, #1
 800650e:	4652      	mov	r2, sl
 8006510:	4639      	mov	r1, r7
 8006512:	4630      	mov	r0, r6
 8006514:	47c0      	blx	r8
 8006516:	3001      	adds	r0, #1
 8006518:	d103      	bne.n	8006522 <_printf_common+0xba>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006522:	3501      	adds	r5, #1
 8006524:	e7c3      	b.n	80064ae <_printf_common+0x46>
 8006526:	18e1      	adds	r1, r4, r3
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	2030      	movs	r0, #48	; 0x30
 800652c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006530:	4422      	add	r2, r4
 8006532:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006536:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800653a:	3302      	adds	r3, #2
 800653c:	e7c5      	b.n	80064ca <_printf_common+0x62>
 800653e:	2301      	movs	r3, #1
 8006540:	4622      	mov	r2, r4
 8006542:	4639      	mov	r1, r7
 8006544:	4630      	mov	r0, r6
 8006546:	47c0      	blx	r8
 8006548:	3001      	adds	r0, #1
 800654a:	d0e6      	beq.n	800651a <_printf_common+0xb2>
 800654c:	f109 0901 	add.w	r9, r9, #1
 8006550:	e7d8      	b.n	8006504 <_printf_common+0x9c>
	...

08006554 <_printf_i>:
 8006554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006558:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800655c:	460c      	mov	r4, r1
 800655e:	7e09      	ldrb	r1, [r1, #24]
 8006560:	b085      	sub	sp, #20
 8006562:	296e      	cmp	r1, #110	; 0x6e
 8006564:	4617      	mov	r7, r2
 8006566:	4606      	mov	r6, r0
 8006568:	4698      	mov	r8, r3
 800656a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800656c:	f000 80b3 	beq.w	80066d6 <_printf_i+0x182>
 8006570:	d822      	bhi.n	80065b8 <_printf_i+0x64>
 8006572:	2963      	cmp	r1, #99	; 0x63
 8006574:	d036      	beq.n	80065e4 <_printf_i+0x90>
 8006576:	d80a      	bhi.n	800658e <_printf_i+0x3a>
 8006578:	2900      	cmp	r1, #0
 800657a:	f000 80b9 	beq.w	80066f0 <_printf_i+0x19c>
 800657e:	2958      	cmp	r1, #88	; 0x58
 8006580:	f000 8083 	beq.w	800668a <_printf_i+0x136>
 8006584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006588:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800658c:	e032      	b.n	80065f4 <_printf_i+0xa0>
 800658e:	2964      	cmp	r1, #100	; 0x64
 8006590:	d001      	beq.n	8006596 <_printf_i+0x42>
 8006592:	2969      	cmp	r1, #105	; 0x69
 8006594:	d1f6      	bne.n	8006584 <_printf_i+0x30>
 8006596:	6820      	ldr	r0, [r4, #0]
 8006598:	6813      	ldr	r3, [r2, #0]
 800659a:	0605      	lsls	r5, r0, #24
 800659c:	f103 0104 	add.w	r1, r3, #4
 80065a0:	d52a      	bpl.n	80065f8 <_printf_i+0xa4>
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6011      	str	r1, [r2, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	da03      	bge.n	80065b2 <_printf_i+0x5e>
 80065aa:	222d      	movs	r2, #45	; 0x2d
 80065ac:	425b      	negs	r3, r3
 80065ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80065b2:	486f      	ldr	r0, [pc, #444]	; (8006770 <_printf_i+0x21c>)
 80065b4:	220a      	movs	r2, #10
 80065b6:	e039      	b.n	800662c <_printf_i+0xd8>
 80065b8:	2973      	cmp	r1, #115	; 0x73
 80065ba:	f000 809d 	beq.w	80066f8 <_printf_i+0x1a4>
 80065be:	d808      	bhi.n	80065d2 <_printf_i+0x7e>
 80065c0:	296f      	cmp	r1, #111	; 0x6f
 80065c2:	d020      	beq.n	8006606 <_printf_i+0xb2>
 80065c4:	2970      	cmp	r1, #112	; 0x70
 80065c6:	d1dd      	bne.n	8006584 <_printf_i+0x30>
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	f043 0320 	orr.w	r3, r3, #32
 80065ce:	6023      	str	r3, [r4, #0]
 80065d0:	e003      	b.n	80065da <_printf_i+0x86>
 80065d2:	2975      	cmp	r1, #117	; 0x75
 80065d4:	d017      	beq.n	8006606 <_printf_i+0xb2>
 80065d6:	2978      	cmp	r1, #120	; 0x78
 80065d8:	d1d4      	bne.n	8006584 <_printf_i+0x30>
 80065da:	2378      	movs	r3, #120	; 0x78
 80065dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065e0:	4864      	ldr	r0, [pc, #400]	; (8006774 <_printf_i+0x220>)
 80065e2:	e055      	b.n	8006690 <_printf_i+0x13c>
 80065e4:	6813      	ldr	r3, [r2, #0]
 80065e6:	1d19      	adds	r1, r3, #4
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	6011      	str	r1, [r2, #0]
 80065ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065f4:	2301      	movs	r3, #1
 80065f6:	e08c      	b.n	8006712 <_printf_i+0x1be>
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6011      	str	r1, [r2, #0]
 80065fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006600:	bf18      	it	ne
 8006602:	b21b      	sxthne	r3, r3
 8006604:	e7cf      	b.n	80065a6 <_printf_i+0x52>
 8006606:	6813      	ldr	r3, [r2, #0]
 8006608:	6825      	ldr	r5, [r4, #0]
 800660a:	1d18      	adds	r0, r3, #4
 800660c:	6010      	str	r0, [r2, #0]
 800660e:	0628      	lsls	r0, r5, #24
 8006610:	d501      	bpl.n	8006616 <_printf_i+0xc2>
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	e002      	b.n	800661c <_printf_i+0xc8>
 8006616:	0668      	lsls	r0, r5, #25
 8006618:	d5fb      	bpl.n	8006612 <_printf_i+0xbe>
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	4854      	ldr	r0, [pc, #336]	; (8006770 <_printf_i+0x21c>)
 800661e:	296f      	cmp	r1, #111	; 0x6f
 8006620:	bf14      	ite	ne
 8006622:	220a      	movne	r2, #10
 8006624:	2208      	moveq	r2, #8
 8006626:	2100      	movs	r1, #0
 8006628:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800662c:	6865      	ldr	r5, [r4, #4]
 800662e:	60a5      	str	r5, [r4, #8]
 8006630:	2d00      	cmp	r5, #0
 8006632:	f2c0 8095 	blt.w	8006760 <_printf_i+0x20c>
 8006636:	6821      	ldr	r1, [r4, #0]
 8006638:	f021 0104 	bic.w	r1, r1, #4
 800663c:	6021      	str	r1, [r4, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d13d      	bne.n	80066be <_printf_i+0x16a>
 8006642:	2d00      	cmp	r5, #0
 8006644:	f040 808e 	bne.w	8006764 <_printf_i+0x210>
 8006648:	4665      	mov	r5, ip
 800664a:	2a08      	cmp	r2, #8
 800664c:	d10b      	bne.n	8006666 <_printf_i+0x112>
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	07db      	lsls	r3, r3, #31
 8006652:	d508      	bpl.n	8006666 <_printf_i+0x112>
 8006654:	6923      	ldr	r3, [r4, #16]
 8006656:	6862      	ldr	r2, [r4, #4]
 8006658:	429a      	cmp	r2, r3
 800665a:	bfde      	ittt	le
 800665c:	2330      	movle	r3, #48	; 0x30
 800665e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006662:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006666:	ebac 0305 	sub.w	r3, ip, r5
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	f8cd 8000 	str.w	r8, [sp]
 8006670:	463b      	mov	r3, r7
 8006672:	aa03      	add	r2, sp, #12
 8006674:	4621      	mov	r1, r4
 8006676:	4630      	mov	r0, r6
 8006678:	f7ff fef6 	bl	8006468 <_printf_common>
 800667c:	3001      	adds	r0, #1
 800667e:	d14d      	bne.n	800671c <_printf_i+0x1c8>
 8006680:	f04f 30ff 	mov.w	r0, #4294967295
 8006684:	b005      	add	sp, #20
 8006686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800668a:	4839      	ldr	r0, [pc, #228]	; (8006770 <_printf_i+0x21c>)
 800668c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006690:	6813      	ldr	r3, [r2, #0]
 8006692:	6821      	ldr	r1, [r4, #0]
 8006694:	1d1d      	adds	r5, r3, #4
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6015      	str	r5, [r2, #0]
 800669a:	060a      	lsls	r2, r1, #24
 800669c:	d50b      	bpl.n	80066b6 <_printf_i+0x162>
 800669e:	07ca      	lsls	r2, r1, #31
 80066a0:	bf44      	itt	mi
 80066a2:	f041 0120 	orrmi.w	r1, r1, #32
 80066a6:	6021      	strmi	r1, [r4, #0]
 80066a8:	b91b      	cbnz	r3, 80066b2 <_printf_i+0x15e>
 80066aa:	6822      	ldr	r2, [r4, #0]
 80066ac:	f022 0220 	bic.w	r2, r2, #32
 80066b0:	6022      	str	r2, [r4, #0]
 80066b2:	2210      	movs	r2, #16
 80066b4:	e7b7      	b.n	8006626 <_printf_i+0xd2>
 80066b6:	064d      	lsls	r5, r1, #25
 80066b8:	bf48      	it	mi
 80066ba:	b29b      	uxthmi	r3, r3
 80066bc:	e7ef      	b.n	800669e <_printf_i+0x14a>
 80066be:	4665      	mov	r5, ip
 80066c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80066c4:	fb02 3311 	mls	r3, r2, r1, r3
 80066c8:	5cc3      	ldrb	r3, [r0, r3]
 80066ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80066ce:	460b      	mov	r3, r1
 80066d0:	2900      	cmp	r1, #0
 80066d2:	d1f5      	bne.n	80066c0 <_printf_i+0x16c>
 80066d4:	e7b9      	b.n	800664a <_printf_i+0xf6>
 80066d6:	6813      	ldr	r3, [r2, #0]
 80066d8:	6825      	ldr	r5, [r4, #0]
 80066da:	6961      	ldr	r1, [r4, #20]
 80066dc:	1d18      	adds	r0, r3, #4
 80066de:	6010      	str	r0, [r2, #0]
 80066e0:	0628      	lsls	r0, r5, #24
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	d501      	bpl.n	80066ea <_printf_i+0x196>
 80066e6:	6019      	str	r1, [r3, #0]
 80066e8:	e002      	b.n	80066f0 <_printf_i+0x19c>
 80066ea:	066a      	lsls	r2, r5, #25
 80066ec:	d5fb      	bpl.n	80066e6 <_printf_i+0x192>
 80066ee:	8019      	strh	r1, [r3, #0]
 80066f0:	2300      	movs	r3, #0
 80066f2:	6123      	str	r3, [r4, #16]
 80066f4:	4665      	mov	r5, ip
 80066f6:	e7b9      	b.n	800666c <_printf_i+0x118>
 80066f8:	6813      	ldr	r3, [r2, #0]
 80066fa:	1d19      	adds	r1, r3, #4
 80066fc:	6011      	str	r1, [r2, #0]
 80066fe:	681d      	ldr	r5, [r3, #0]
 8006700:	6862      	ldr	r2, [r4, #4]
 8006702:	2100      	movs	r1, #0
 8006704:	4628      	mov	r0, r5
 8006706:	f7f9 fd73 	bl	80001f0 <memchr>
 800670a:	b108      	cbz	r0, 8006710 <_printf_i+0x1bc>
 800670c:	1b40      	subs	r0, r0, r5
 800670e:	6060      	str	r0, [r4, #4]
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	6123      	str	r3, [r4, #16]
 8006714:	2300      	movs	r3, #0
 8006716:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800671a:	e7a7      	b.n	800666c <_printf_i+0x118>
 800671c:	6923      	ldr	r3, [r4, #16]
 800671e:	462a      	mov	r2, r5
 8006720:	4639      	mov	r1, r7
 8006722:	4630      	mov	r0, r6
 8006724:	47c0      	blx	r8
 8006726:	3001      	adds	r0, #1
 8006728:	d0aa      	beq.n	8006680 <_printf_i+0x12c>
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	079b      	lsls	r3, r3, #30
 800672e:	d413      	bmi.n	8006758 <_printf_i+0x204>
 8006730:	68e0      	ldr	r0, [r4, #12]
 8006732:	9b03      	ldr	r3, [sp, #12]
 8006734:	4298      	cmp	r0, r3
 8006736:	bfb8      	it	lt
 8006738:	4618      	movlt	r0, r3
 800673a:	e7a3      	b.n	8006684 <_printf_i+0x130>
 800673c:	2301      	movs	r3, #1
 800673e:	464a      	mov	r2, r9
 8006740:	4639      	mov	r1, r7
 8006742:	4630      	mov	r0, r6
 8006744:	47c0      	blx	r8
 8006746:	3001      	adds	r0, #1
 8006748:	d09a      	beq.n	8006680 <_printf_i+0x12c>
 800674a:	3501      	adds	r5, #1
 800674c:	68e3      	ldr	r3, [r4, #12]
 800674e:	9a03      	ldr	r2, [sp, #12]
 8006750:	1a9b      	subs	r3, r3, r2
 8006752:	42ab      	cmp	r3, r5
 8006754:	dcf2      	bgt.n	800673c <_printf_i+0x1e8>
 8006756:	e7eb      	b.n	8006730 <_printf_i+0x1dc>
 8006758:	2500      	movs	r5, #0
 800675a:	f104 0919 	add.w	r9, r4, #25
 800675e:	e7f5      	b.n	800674c <_printf_i+0x1f8>
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1ac      	bne.n	80066be <_printf_i+0x16a>
 8006764:	7803      	ldrb	r3, [r0, #0]
 8006766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800676a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800676e:	e76c      	b.n	800664a <_printf_i+0xf6>
 8006770:	08006b15 	.word	0x08006b15
 8006774:	08006b26 	.word	0x08006b26

08006778 <_sbrk_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4c06      	ldr	r4, [pc, #24]	; (8006794 <_sbrk_r+0x1c>)
 800677c:	2300      	movs	r3, #0
 800677e:	4605      	mov	r5, r0
 8006780:	4608      	mov	r0, r1
 8006782:	6023      	str	r3, [r4, #0]
 8006784:	f7fa fda2 	bl	80012cc <_sbrk>
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	d102      	bne.n	8006792 <_sbrk_r+0x1a>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	b103      	cbz	r3, 8006792 <_sbrk_r+0x1a>
 8006790:	602b      	str	r3, [r5, #0]
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	200041b4 	.word	0x200041b4

08006798 <__sread>:
 8006798:	b510      	push	{r4, lr}
 800679a:	460c      	mov	r4, r1
 800679c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a0:	f000 f896 	bl	80068d0 <_read_r>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	bfab      	itete	ge
 80067a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067aa:	89a3      	ldrhlt	r3, [r4, #12]
 80067ac:	181b      	addge	r3, r3, r0
 80067ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067b2:	bfac      	ite	ge
 80067b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80067b6:	81a3      	strhlt	r3, [r4, #12]
 80067b8:	bd10      	pop	{r4, pc}

080067ba <__swrite>:
 80067ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067be:	461f      	mov	r7, r3
 80067c0:	898b      	ldrh	r3, [r1, #12]
 80067c2:	05db      	lsls	r3, r3, #23
 80067c4:	4605      	mov	r5, r0
 80067c6:	460c      	mov	r4, r1
 80067c8:	4616      	mov	r6, r2
 80067ca:	d505      	bpl.n	80067d8 <__swrite+0x1e>
 80067cc:	2302      	movs	r3, #2
 80067ce:	2200      	movs	r2, #0
 80067d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d4:	f000 f868 	bl	80068a8 <_lseek_r>
 80067d8:	89a3      	ldrh	r3, [r4, #12]
 80067da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067e2:	81a3      	strh	r3, [r4, #12]
 80067e4:	4632      	mov	r2, r6
 80067e6:	463b      	mov	r3, r7
 80067e8:	4628      	mov	r0, r5
 80067ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067ee:	f000 b817 	b.w	8006820 <_write_r>

080067f2 <__sseek>:
 80067f2:	b510      	push	{r4, lr}
 80067f4:	460c      	mov	r4, r1
 80067f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fa:	f000 f855 	bl	80068a8 <_lseek_r>
 80067fe:	1c43      	adds	r3, r0, #1
 8006800:	89a3      	ldrh	r3, [r4, #12]
 8006802:	bf15      	itete	ne
 8006804:	6560      	strne	r0, [r4, #84]	; 0x54
 8006806:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800680a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800680e:	81a3      	strheq	r3, [r4, #12]
 8006810:	bf18      	it	ne
 8006812:	81a3      	strhne	r3, [r4, #12]
 8006814:	bd10      	pop	{r4, pc}

08006816 <__sclose>:
 8006816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681a:	f000 b813 	b.w	8006844 <_close_r>
	...

08006820 <_write_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4c07      	ldr	r4, [pc, #28]	; (8006840 <_write_r+0x20>)
 8006824:	4605      	mov	r5, r0
 8006826:	4608      	mov	r0, r1
 8006828:	4611      	mov	r1, r2
 800682a:	2200      	movs	r2, #0
 800682c:	6022      	str	r2, [r4, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	f7fa fcfb 	bl	800122a <_write>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d102      	bne.n	800683e <_write_r+0x1e>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	b103      	cbz	r3, 800683e <_write_r+0x1e>
 800683c:	602b      	str	r3, [r5, #0]
 800683e:	bd38      	pop	{r3, r4, r5, pc}
 8006840:	200041b4 	.word	0x200041b4

08006844 <_close_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4c06      	ldr	r4, [pc, #24]	; (8006860 <_close_r+0x1c>)
 8006848:	2300      	movs	r3, #0
 800684a:	4605      	mov	r5, r0
 800684c:	4608      	mov	r0, r1
 800684e:	6023      	str	r3, [r4, #0]
 8006850:	f7fa fd07 	bl	8001262 <_close>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_close_r+0x1a>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	b103      	cbz	r3, 800685e <_close_r+0x1a>
 800685c:	602b      	str	r3, [r5, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	200041b4 	.word	0x200041b4

08006864 <_fstat_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4c07      	ldr	r4, [pc, #28]	; (8006884 <_fstat_r+0x20>)
 8006868:	2300      	movs	r3, #0
 800686a:	4605      	mov	r5, r0
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	f7fa fd02 	bl	800127a <_fstat>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	d102      	bne.n	8006880 <_fstat_r+0x1c>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	b103      	cbz	r3, 8006880 <_fstat_r+0x1c>
 800687e:	602b      	str	r3, [r5, #0]
 8006880:	bd38      	pop	{r3, r4, r5, pc}
 8006882:	bf00      	nop
 8006884:	200041b4 	.word	0x200041b4

08006888 <_isatty_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4c06      	ldr	r4, [pc, #24]	; (80068a4 <_isatty_r+0x1c>)
 800688c:	2300      	movs	r3, #0
 800688e:	4605      	mov	r5, r0
 8006890:	4608      	mov	r0, r1
 8006892:	6023      	str	r3, [r4, #0]
 8006894:	f7fa fd01 	bl	800129a <_isatty>
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	d102      	bne.n	80068a2 <_isatty_r+0x1a>
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	b103      	cbz	r3, 80068a2 <_isatty_r+0x1a>
 80068a0:	602b      	str	r3, [r5, #0]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	200041b4 	.word	0x200041b4

080068a8 <_lseek_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4c07      	ldr	r4, [pc, #28]	; (80068c8 <_lseek_r+0x20>)
 80068ac:	4605      	mov	r5, r0
 80068ae:	4608      	mov	r0, r1
 80068b0:	4611      	mov	r1, r2
 80068b2:	2200      	movs	r2, #0
 80068b4:	6022      	str	r2, [r4, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	f7fa fcfa 	bl	80012b0 <_lseek>
 80068bc:	1c43      	adds	r3, r0, #1
 80068be:	d102      	bne.n	80068c6 <_lseek_r+0x1e>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	b103      	cbz	r3, 80068c6 <_lseek_r+0x1e>
 80068c4:	602b      	str	r3, [r5, #0]
 80068c6:	bd38      	pop	{r3, r4, r5, pc}
 80068c8:	200041b4 	.word	0x200041b4

080068cc <__malloc_lock>:
 80068cc:	4770      	bx	lr

080068ce <__malloc_unlock>:
 80068ce:	4770      	bx	lr

080068d0 <_read_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4c07      	ldr	r4, [pc, #28]	; (80068f0 <_read_r+0x20>)
 80068d4:	4605      	mov	r5, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	6022      	str	r2, [r4, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fa fc86 	bl	80011f0 <_read>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_read_r+0x1e>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_read_r+0x1e>
 80068ec:	602b      	str	r3, [r5, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	200041b4 	.word	0x200041b4

080068f4 <_init>:
 80068f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f6:	bf00      	nop
 80068f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068fa:	bc08      	pop	{r3}
 80068fc:	469e      	mov	lr, r3
 80068fe:	4770      	bx	lr

08006900 <_fini>:
 8006900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006902:	bf00      	nop
 8006904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006906:	bc08      	pop	{r3}
 8006908:	469e      	mov	lr, r3
 800690a:	4770      	bx	lr
