============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:43:09 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[2]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[5]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[1]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[3]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[7]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[4]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[0]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-5387 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         6374     
                                              
             Setup:-     168                  
       Uncertainty:-      90                  
     Required Time:=     742                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     655                  
             Slack:=   -5387                  

Exceptions/Constraints:
  input_delay             -900            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   wdata_in[6]           
    655    6129   203      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    6129     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-5172 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     233                  
       Uncertainty:-     160                  
     Required Time:=    1507                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1205                  
             Slack:=   -5172                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    123    6397    60      1    1.2  HADDX1_RVT   wptr_full/g2976__2398/C1 
    211    6608    91      4    2.3  MUX21X2_RVT  wptr_full/g6415/Y        
     71    6679    58      2    1.0  INVX1_RVT    wptr_full/g2962/Y        
      0    6679     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-5172 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     233                  
       Uncertainty:-     160                  
     Required Time:=    1507                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1205                  
             Slack:=   -5172                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    123    6397    60      1    1.2  HADDX1_RVT   wptr_full/g2976__2398/C1 
    211    6608    91      4    2.3  MUX21X2_RVT  wptr_full/g6415/Y        
     71    6679    58      2    1.0  INVX1_RVT    wptr_full/g2962/Y        
      0    6679     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-5149 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     225                  
       Uncertainty:-     160                  
     Required Time:=    1515                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1190                  
             Slack:=   -5149                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                    
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT          
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y       
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y         
    116    6437    51      1    1.6  OR2X1_RVT    wptr_full/g2982__6783/Y 
    170    6607    64      3    1.6  XNOR2X2_RVT  wptr_full/g3046__8428/Y 
     57    6664    42      1    0.5  INVX0_RVT    wptr_full/g2970/Y       
      0    6664     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-5108 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     235                  
       Uncertainty:-     160                  
     Required Time:=    1505                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1139                  
             Slack:=   -5108                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y        
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y          
    116    6437    51      1    1.6  OR2X1_RVT    wptr_full/g2982__6783/Y  
    176    6613    66      3    1.6  XNOR2X2_RVT  wptr_full/g3046__8428/Y  
      0    6613     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-5092 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     224                  
       Uncertainty:-     160                  
     Required Time:=    1516                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1134                  
             Slack:=   -5092                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    123    6397    60      1    1.2  HADDX1_RVT   wptr_full/g2976__2398/C1 
    211    6608    91      4    2.3  MUX21X2_RVT  wptr_full/g6415/Y        
      0    6608     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-5092 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     224                  
       Uncertainty:-     160                  
     Required Time:=    1516                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1134                  
             Slack:=   -5092                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    123    6397    60      1    1.2  HADDX1_RVT   wptr_full/g2976__2398/C1 
    211    6608    91      4    2.3  MUX21X2_RVT  wptr_full/g6415/Y        
      0    6608     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-5072 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     233                  
       Uncertainty:-     160                  
     Required Time:=    1507                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1105                  
             Slack:=   -5072                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y        
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y          
    187    6508    91      4    2.3  MUX21X2_RVT  wptr_full/g6820/Y        
     71    6579    58      2    1.0  INVX1_RVT    wptr_full/g2967/Y        
      0    6579     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-5068 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     229                  
       Uncertainty:-     160                  
     Required Time:=    1511                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1105                  
             Slack:=   -5068                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                    
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT          
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y       
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y         
    187    6508    91      4    2.3  MUX21X2_RVT  wptr_full/g6820/Y       
     71    6579    58      2    1.0  INVX1_RVT    wptr_full/g2967/Y       
      0    6579     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-5044 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     231                  
       Uncertainty:-     160                  
     Required Time:=    1509                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1079                  
             Slack:=   -5044                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    214    6488    83      4    2.5  HADDX1_RVT   wptr_full/g2976__2398/SO 
     65    6553    51      1    0.5  INVX0_RVT    wptr_full/g2974/Y        
      0    6553     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-5015 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1131                  
             Slack:=   -5015                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     32    6170    77      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    120    6290    48      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     67    6357    64      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
     60    6417    57      1    0.5  NAND2X0_RVT  rptr_empty/g4625__1705/Y  
    128    6544    66      4    2.3  AO22X1_RVT   rptr_empty/g4611__2398/Y  
     60    6605    47      2    1.0  INVX1_RVT    rptr_empty/g4609/Y        
      0    6605     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-5015 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1131                  
             Slack:=   -5015                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     32    6170    77      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    120    6290    48      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     67    6357    64      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
     60    6417    57      1    0.5  NAND2X0_RVT  rptr_empty/g4625__1705/Y  
    128    6544    66      4    2.3  AO22X1_RVT   rptr_empty/g4611__2398/Y  
     60    6605    47      2    1.0  INVX1_RVT    rptr_empty/g4609/Y        
      0    6605     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-5015 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1131                  
             Slack:=   -5015                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     32    6170    77      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    120    6290    48      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     67    6357    64      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
     60    6417    57      1    0.5  NAND2X0_RVT  rptr_empty/g4630__7098/Y  
    128    6544    66      4    2.3  AO22X1_RVT   rptr_empty/g4605__7410/Y  
     60    6605    47      2    1.0  INVX1_RVT    rptr_empty/g4603/Y        
      0    6605     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-5015 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1131                  
             Slack:=   -5015                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     32    6170    77      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    120    6290    48      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     67    6357    64      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
     60    6417    57      1    0.5  NAND2X0_RVT  rptr_empty/g4630__7098/Y  
    128    6544    66      4    2.3  AO22X1_RVT   rptr_empty/g4605__7410/Y  
     60    6605    47      2    1.0  INVX1_RVT    rptr_empty/g4603/Y        
      0    6605     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-5001 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     243                  
       Uncertainty:-     160                  
     Required Time:=    1497                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1738                  
             Slack:=   -5001                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    171    6273    55      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    226    6499    76      4    2.5  HADDX1_RVT   wptr_full/g2976__2398/SO 
      0    6499     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-4995 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     236                  
       Uncertainty:-     160                  
     Required Time:=    1504                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1738                  
             Slack:=   -4995                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    171    6273    55      1    1.0  AND2X1_RVT   wptr_full/g2998__5115/Y  
    226    6499    76      4    2.5  HADDX1_RVT   wptr_full/g2976__2398/SO 
      0    6499     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-4992 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     224                  
       Uncertainty:-     160                  
     Required Time:=    1516                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1034                  
             Slack:=   -4992                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                    
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT          
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y       
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y         
    187    6508    91      4    2.3  MUX21X2_RVT  wptr_full/g6820/Y       
      0    6508     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-4991 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     223                  
       Uncertainty:-     160                  
     Required Time:=    1517                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1034                  
             Slack:=   -4991                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     41    6177    81      1    0.6  INVX2_RVT    wptr_full/g6783/Y        
    144    6321    59      2    1.2  OR3X1_RVT    wptr_full/g54/Y          
    187    6508    91      4    2.3  MUX21X2_RVT  wptr_full/g6820/Y        
      0    6508     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-4989 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     116                  
       Uncertainty:-     160                  
     Required Time:=    1624                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1139                  
             Slack:=   -4989                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   winc                     
    663    6136   204     27   10.7  I1025_NS    io_b_winc/DOUT           
     41    6177    81      1    0.6  INVX2_RVT   wptr_full/g6783/Y        
    144    6321    59      2    1.2  OR3X1_RVT   wptr_full/g54/Y          
    116    6437    51      1    1.6  OR2X1_RVT   wptr_full/g2982__6783/Y  
    176    6613    66      3    1.6  XNOR2X2_RVT wptr_full/g3046__8428/Y  
      0    6613     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-4980 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1808                  
             Slack:=   -4980                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
     64    6167    76      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    113    6280    53      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     56    6336    54      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
    169    6505    63      3    2.0  AO22X1_RVT   rptr_empty/g14/Y          
     64    6569    50      1    0.9  INVX0_RVT    rptr_empty/g4608/Y        
      0    6569     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-4977 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1797                  
             Slack:=   -4977                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT    rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT    rptr_empty/g17/Y         
     74    6410    73      1    0.5  NAND2X0_RVT  rptr_empty/g4630__7098/Y 
    148    6558    84      4    2.3  AO22X1_RVT   rptr_empty/g4605__7410/Y 
      0    6558     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-4977 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1797                  
             Slack:=   -4977                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT    rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT    rptr_empty/g17/Y         
     74    6410    73      1    0.5  NAND2X0_RVT  rptr_empty/g4630__7098/Y 
    148    6558    84      4    2.3  AO22X1_RVT   rptr_empty/g4605__7410/Y 
      0    6558     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-4976 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1796                  
             Slack:=   -4976                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT    rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT    rptr_empty/g17/Y         
     74    6410    70      1    0.5  NAND2X0_RVT  rptr_empty/g4625__1705/Y 
    146    6557    84      4    2.3  AO22X1_RVT   rptr_empty/g4611__2398/Y 
      0    6557     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-4976 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1796                  
             Slack:=   -4976                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT    rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT    rptr_empty/g17/Y         
     74    6410    70      1    0.5  NAND2X0_RVT  rptr_empty/g4625__1705/Y 
    146    6557    84      4    2.3  AO22X1_RVT   rptr_empty/g4611__2398/Y 
      0    6557     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-4957 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     103                  
       Uncertainty:-     160                  
     Required Time:=    1637                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1121                  
             Slack:=   -4957                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   winc                    
    663    6136   204     27   10.7  I1025_NS    io_b_winc/DOUT          
    151    6288    66      1    0.6  AND3X1_RVT  wptr_full/g6784/Y       
    105    6393    98      1    0.5  NAND4X0_RVT wptr_full/g6239__6652/Y 
    202    6594    36      1    0.5  OAI22X1_RVT wptr_full/g6831/Y       
      0    6594     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-4956 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     122                  
       Uncertainty:-     160                  
     Required Time:=    1618                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1101                  
             Slack:=   -4956                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   winc                     
    663    6136   204     27   10.7  I1025_NS    io_b_winc/DOUT           
    138    6274    64      1    1.0  AND2X1_RVT  wptr_full/g2998__5115/Y  
    123    6397    60      1    1.2  HADDX1_RVT  wptr_full/g2976__2398/C1 
    178    6575    79      4    2.3  MUX21X2_RVT wptr_full/g6415/Y        
      0    6575     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-4949 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     244                  
       Uncertainty:-     180                  
     Required Time:=    1576                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1051                  
             Slack:=   -4949                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     32    6170    77      1    0.7  INVX4_RVT    rptr_empty/g4669/Y        
    120    6290    48      2    1.3  OR2X1_RVT    rptr_empty/g4643__2346/Y  
     67    6357    64      5    2.5  INVX1_RVT    rptr_empty/g17/Y          
    168    6525    80      3    2.0  AO22X1_RVT   rptr_empty/g14/Y          
      0    6525     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-4928 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1043                  
             Slack:=   -4928                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4646__6417/Y  
    218    6455    71      4    2.3  AO22X1_RVT   rptr_empty/g2/Y           
     62    6517    49      2    1.0  INVX1_RVT    rptr_empty/g4629/Y        
      0    6517     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-4924 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     227                  
       Uncertainty:-     180                  
     Required Time:=    1593                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1043                  
             Slack:=   -4924                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                     
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT           
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4646__6417/Y 
    218    6455    71      4    2.3  AO22X1_RVT   rptr_empty/g2/Y          
     62    6517    49      2    1.0  INVX1_RVT    rptr_empty/g4629/Y       
      0    6517     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-4922 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     229                  
       Uncertainty:-     160                  
     Required Time:=    1511                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     959                  
             Slack:=   -4922                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g59/Y          
    156    6374    69      4    2.5  AO22X1_RVT   wptr_full/g6758/Y        
     59    6433    45      1    0.5  INVX0_RVT    wptr_full/g2990/Y        
      0    6433     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-4922 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     229                  
       Uncertainty:-     160                  
     Required Time:=    1511                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     959                  
             Slack:=   -4922                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g71/Y          
    156    6374    69      4    2.5  AO22X1_RVT   wptr_full/g70/Y          
     59    6433    45      1    0.5  INVX0_RVT    wptr_full/g2954/Y        
      0    6433     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-4921 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1037                  
             Slack:=   -4921                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4620__6783/Y  
    213    6450    68      4    2.3  AO21X1_RVT   rptr_empty/g4601__1666/Y  
     61    6511    48      2    1.0  INVX1_RVT    rptr_empty/g4599/Y        
      0    6511     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-4921 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1037                  
             Slack:=   -4921                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4620__6783/Y  
    213    6450    68      4    2.3  AO21X1_RVT   rptr_empty/g4601__1666/Y  
     61    6511    48      2    1.0  INVX1_RVT    rptr_empty/g4599/Y        
      0    6511     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-4920 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     231                  
       Uncertainty:-     160                  
     Required Time:=    1509                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     955                  
             Slack:=   -4920                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g6814/Y        
    148    6366    61      3    1.8  AO22X1_RVT   wptr_full/g6812/Y        
     62    6429    50      2    1.4  INVX1_RVT    wptr_full/g44/Y          
      0    6429     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-4919 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     231                  
       Uncertainty:-     160                  
     Required Time:=    1509                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     955                  
             Slack:=   -4919                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g6814/Y        
    148    6366    61      3    1.8  AO22X1_RVT   wptr_full/g6812/Y        
     62    6429    50      2    1.4  INVX1_RVT    wptr_full/g44/Y          
      0    6429     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-4918 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     226                  
       Uncertainty:-     160                  
     Required Time:=    1514                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     959                  
             Slack:=   -4918                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                    
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT          
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g78/Y         
    156    6374    69      4    2.5  AO22X1_RVT   wptr_full/g77/Y         
     59    6433    45      1    0.5  INVX0_RVT    wptr_full/g2971/Y       
      0    6433     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-4916 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     233                  
       Uncertainty:-     160                  
     Required Time:=    1507                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     950                  
             Slack:=   -4916                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g6826/Y        
    142    6360    56      2    1.3  AO22X1_RVT   wptr_full/g6824/Y        
     64    6424    55      2    1.8  INVX1_RVT    wptr_full/g6781/Y        
      0    6424     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-4916 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         6374     
                                              
             Setup:-     233                  
       Uncertainty:-     160                  
     Required Time:=    1507                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     950                  
             Slack:=   -4916                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    winc                     
    663    6136   204     27   10.7  I1025_NS     io_b_winc/DOUT           
     81    6218   108      1    0.5  NAND2X0_RVT  wptr_full/g6826/Y        
    142    6360    56      2    1.3  AO22X1_RVT   wptr_full/g6824/Y        
     64    6424    55      2    1.8  INVX1_RVT    wptr_full/g6781/Y        
      0    6424     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-4912 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     251                  
       Uncertainty:-     160                  
     Required Time:=    1489                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4912                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g59/Y          
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g6758/Y        
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-4912 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     251                  
       Uncertainty:-     160                  
     Required Time:=    1489                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4912                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g78/Y          
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g77/Y          
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-4912 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     251                  
       Uncertainty:-     160                  
     Required Time:=    1489                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4912                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g71/Y          
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g70/Y          
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-4908 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     249                  
       Uncertainty:-     160                  
     Required Time:=    1491                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1638                  
             Slack:=   -4908                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g63/Y          
    159    6398    90      3    2.3  AO22X1_RVT   wptr_full/g6823/Y        
      0    6398     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-4908 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     249                  
       Uncertainty:-     160                  
     Required Time:=    1491                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1638                  
             Slack:=   -4908                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g63/Y          
    159    6398    90      3    2.3  AO22X1_RVT   wptr_full/g6823/Y        
      0    6398     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-4908 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     247                  
       Uncertainty:-     160                  
     Required Time:=    1493                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4908                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g78/Y          
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g77/Y          
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-4904 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     243                  
       Uncertainty:-     160                  
     Required Time:=    1497                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4904                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                    
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g59/Y         
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g6758/Y       
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-4904 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     243                  
       Uncertainty:-     160                  
     Required Time:=    1497                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4904                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                    
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g71/Y         
    161    6401    93      4    2.5  AO22X1_RVT   wptr_full/g70/Y         
      0    6401     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-4903 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     160                  
     Required Time:=    1501                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1643                  
             Slack:=   -4903                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                     
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT           
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g6/Y           
    164    6404    68      2    1.4  AO21X1_RVT   wptr_full/g2997__1881/Y  
      0    6404     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-4891 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     160                  
     Required Time:=    1501                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1631                  
             Slack:=   -4891                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    winc                    
   1341    6102   170     27   10.7  I1025_NS     io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT  wptr_full/g6814/Y       
    152    6392    83      3    1.8  AO22X1_RVT   wptr_full/g6812/Y       
      0    6392     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-4879 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     120                  
       Uncertainty:-     160                  
     Required Time:=    1620                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1738                  
             Slack:=   -4879                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                     
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT           
    171    6273    55      1    1.0  AND2X1_RVT  wptr_full/g2998__5115/Y  
    226    6499    76      4    2.5  HADDX1_RVT  wptr_full/g2976__2398/SO 
      0    6499     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-4871 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     122                  
       Uncertainty:-     160                  
     Required Time:=    1618                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1728                  
             Slack:=   -4871                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
     77    6179    82      1    0.7  INVX2_RVT   wptr_full/g6783/Y       
    135    6314    64      2    1.3  OR3X1_RVT   wptr_full/g54/Y         
    175    6489    79      4    2.3  MUX21X2_RVT wptr_full/g6820/Y       
      0    6489     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-4862 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     124                  
       Uncertainty:-     180                  
     Required Time:=    1696                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1797                  
             Slack:=   -4862                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT   rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT   rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT   rptr_empty/g17/Y         
     74    6410    73      1    0.5  NAND2X0_RVT rptr_empty/g4630__7098/Y 
    148    6558    84      4    2.3  AO22X1_RVT  rptr_empty/g4605__7410/Y 
      0    6558     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-4861 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     124                  
       Uncertainty:-     180                  
     Required Time:=    1696                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1796                  
             Slack:=   -4861                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
     64    6167    76      1    0.7  INVX4_RVT   rptr_empty/g4669/Y       
    113    6280    53      2    1.3  OR2X1_RVT   rptr_empty/g4643__2346/Y 
     56    6336    54      5    2.5  INVX1_RVT   rptr_empty/g17/Y         
     74    6410    70      1    0.5  NAND2X0_RVT rptr_empty/g4625__1705/Y 
    146    6557    84      4    2.3  AO22X1_RVT  rptr_empty/g4611__2398/Y 
      0    6557     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-4851 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     216                  
       Uncertainty:-     180                  
     Required Time:=    1604                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     981                  
             Slack:=   -4851                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                     
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT           
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4646__6417/Y 
    218    6455    71      4    2.3  AO22X1_RVT   rptr_empty/g2/Y          
      0    6455     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-4851 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     216                  
       Uncertainty:-     180                  
     Required Time:=    1604                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     981                  
             Slack:=   -4851                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4646__6417/Y  
    218    6455    71      4    2.3  AO22X1_RVT   rptr_empty/g2/Y           
      0    6455     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-4845 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     976                  
             Slack:=   -4845                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                     
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT           
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4620__6783/Y 
    213    6450    68      4    2.3  AO21X1_RVT   rptr_empty/g4601__1666/Y 
      0    6450     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-4845 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     976                  
             Slack:=   -4845                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                     
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT           
     99    6237   128      1    0.5  NAND3X0_RVT  rptr_empty/g4620__6783/Y 
    213    6450    68      4    2.3  AO21X1_RVT   rptr_empty/g4601__1666/Y 
      0    6450     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4/Y           
    176    6418    84      3    2.3  AO21X1_RVT   rptr_empty/g4613__7737/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4/Y           
    176    6418    84      3    2.3  AO21X1_RVT   rptr_empty/g4613__7737/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4645__7410/Y  
    176    6418    83      3    2.3  AO21X1_RVT   rptr_empty/g4633__5115/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4645__7410/Y  
    176    6418    83      3    2.3  AO21X1_RVT   rptr_empty/g4633__5115/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4626__5122/Y  
    176    6418    83      3    2.3  AO21X1_RVT   rptr_empty/g4612__5107/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-4844 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     246                  
       Uncertainty:-     180                  
     Required Time:=    1574                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4844                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g4626__5122/Y  
    176    6418    83      3    2.3  AO21X1_RVT   rptr_empty/g4612__5107/Y  
      0    6418     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-4843 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     959                  
             Slack:=   -4843                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     81    6219   108      1    0.5  NAND2X0_RVT  rptr_empty/g71/Y          
    154    6373    67      4    2.3  AO22X1_RVT   rptr_empty/g70/Y          
     61    6433    47      2    1.0  INVX1_RVT    rptr_empty/g7747/Y        
      0    6433     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-4843 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     230                  
       Uncertainty:-     180                  
     Required Time:=    1590                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     959                  
             Slack:=   -4843                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)    rinc                      
    664    6138   205     19   12.2  I1025_NS     io_b_rinc/DOUT            
     81    6219   108      1    0.5  NAND2X0_RVT  rptr_empty/g71/Y          
    154    6373    67      4    2.3  AO22X1_RVT   rptr_empty/g70/Y          
     61    6433    47      2    1.0  INVX1_RVT    rptr_empty/g7747/Y        
      0    6433     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-4837 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     119                  
       Uncertainty:-     180                  
     Required Time:=    1701                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1064                  
             Slack:=   -4837                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   rinc                     
    664    6138   205     19   12.2  I1025_NS    io_b_rinc/DOUT           
    108    6246   143      1    0.5  NAND4X0_RVT rptr_empty/g7615__1881/Y 
    218    6464    52      1    0.5  OR3X1_RVT   rptr_empty/g7613__7098/Y 
     74    6538    80      1    0.5  NAND2X0_RVT rptr_empty/g7612__8246/Y 
      0    6538     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-4835 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     130                  
       Uncertainty:-     180                  
     Required Time:=    1690                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-    1051                  
             Slack:=   -4835                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   rinc                     
    664    6138   205     19   12.2  I1025_NS    io_b_rinc/DOUT           
     32    6170    77      1    0.7  INVX4_RVT   rptr_empty/g4669/Y       
    120    6290    48      2    1.3  OR2X1_RVT   rptr_empty/g4643__2346/Y 
     67    6357    64      5    2.5  INVX1_RVT   rptr_empty/g17/Y         
    168    6525    80      3    2.0  AO22X1_RVT  rptr_empty/g14/Y         
      0    6525     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-4824 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1644                  
             Slack:=   -4824                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g33/Y          
    164    6405    68      2    1.4  AO21X1_RVT   rptr_empty/g30/Y          
      0    6405     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-4824 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     239                  
       Uncertainty:-     180                  
     Required Time:=    1581                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1644                  
             Slack:=   -4824                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                      
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g7751/Y        
    164    6405    68      2    1.4  AO21X1_RVT   rptr_empty/g7750/Y        
      0    6405     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-4822 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     242                  
       Uncertainty:-     180                  
     Required Time:=    1578                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1639                  
             Slack:=   -4822                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g71/Y         
    159    6400    90      4    2.3  AO22X1_RVT   rptr_empty/g70/Y         
      0    6400     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-4822 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     242                  
       Uncertainty:-     180                  
     Required Time:=    1578                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1639                  
             Slack:=   -4822                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)    rinc                     
   1342    6103   171     19   12.1  I1025_NS     io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT  rptr_empty/g71/Y         
    159    6400    90      4    2.3  AO22X1_RVT   rptr_empty/g70/Y         
      0    6400     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-4789 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     126                  
       Uncertainty:-     160                  
     Required Time:=    1614                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1643                  
             Slack:=   -4789                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g6/Y          
    164    6404    68      2    1.4  AO21X1_RVT  wptr_full/g2997__1881/Y 
      0    6404     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-4788 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     128                  
       Uncertainty:-     160                  
     Required Time:=    1612                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4788                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g78/Y         
    161    6401    93      4    2.5  AO22X1_RVT  wptr_full/g77/Y         
      0    6401     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-4788 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     128                  
       Uncertainty:-     160                  
     Required Time:=    1612                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4788                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g71/Y         
    161    6401    93      4    2.5  AO22X1_RVT  wptr_full/g70/Y         
      0    6401     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-4788 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     128                  
       Uncertainty:-     160                  
     Required Time:=    1612                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1640                  
             Slack:=   -4788                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g59/Y         
    161    6401    93      4    2.5  AO22X1_RVT  wptr_full/g6758/Y       
      0    6401     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-4785 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     126                  
       Uncertainty:-     160                  
     Required Time:=    1614                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1638                  
             Slack:=   -4785                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g63/Y         
    159    6398    90      3    2.3  AO22X1_RVT  wptr_full/g6823/Y       
      0    6398     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-4776 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     123                  
       Uncertainty:-     160                  
     Required Time:=    1617                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1631                  
             Slack:=   -4776                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g6814/Y       
    152    6392    83      3    1.8  AO22X1_RVT  wptr_full/g6812/Y       
      0    6392     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-4774 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         5661     
                                              
             Setup:-     129                  
       Uncertainty:-     160                  
     Required Time:=    1611                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1624                  
             Slack:=   -4774                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   winc                    
   1341    6102   170     27   10.7  I1025_NS    io_b_winc/DOUT          
    138    6240   102      1    0.5  NAND2X0_RVT wptr_full/g6826/Y       
    145    6385    76      2    1.3  AO22X1_RVT  wptr_full/g6824/Y       
      0    6385     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-4729 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4729                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g4626__5122/Y 
    176    6418    83      3    2.3  AO21X1_RVT  rptr_empty/g4612__5107/Y 
      0    6418     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-4729 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4729                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g4645__7410/Y 
    176    6418    83      3    2.3  AO21X1_RVT  rptr_empty/g4633__5115/Y 
      0    6418     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-4721 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     124                  
       Uncertainty:-     180                  
     Required Time:=    1696                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1657                  
             Slack:=   -4721                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g4/Y          
    176    6418    84      3    2.3  AO21X1_RVT  rptr_empty/g4613__7737/Y 
      0    6418     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-4716 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     125                  
       Uncertainty:-     180                  
     Required Time:=    1695                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1651                  
             Slack:=   -4716                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    123    6226   100      1    0.5  NAND3X0_RVT rptr_empty/g4646__6417/Y 
    186    6412    87      4    2.3  AO22X1_RVT  rptr_empty/g2/Y          
      0    6412     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-4706 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     126                  
       Uncertainty:-     180                  
     Required Time:=    1694                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1639                  
             Slack:=   -4706                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g71/Y         
    159    6400    90      4    2.3  AO22X1_RVT  rptr_empty/g70/Y         
      0    6400     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-4706 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         6274     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         6374     
                                              
             Setup:-     123                  
       Uncertainty:-     180                  
     Required Time:=    1697                  
      Launch Clock:-    6374                  
       Input Delay:-    -900                  
         Data Path:-     928                  
             Slack:=   -4706                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    5474 10399      1 2505.9  (arrival)   rinc                     
    664    6138   205     19   12.2  I1025_NS    io_b_rinc/DOUT           
    150    6287    65      1    0.5  AND3X1_RVT  rptr_empty/g4621__3680/Y 
    115    6402    83      4    2.3  AO21X1_RVT  rptr_empty/g4601__1666/Y 
      0    6402     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-4702 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     117                  
       Uncertainty:-     180                  
     Required Time:=    1703                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1644                  
             Slack:=   -4702                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                      
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT            
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g7751/Y        
    164    6405    68      2    1.4  AO21X1_RVT  rptr_empty/g7750/Y        
      0    6405     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-4702 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         5561     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         5661     
                                              
             Setup:-     117                  
       Uncertainty:-     180                  
     Required Time:=    1703                  
      Launch Clock:-    5661                  
       Input Delay:-    -900                  
         Data Path:-    1644                  
             Slack:=   -4702                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4761  8234      1 2574.1  (arrival)   rinc                     
   1342    6103   171     19   12.1  I1025_NS    io_b_rinc/DOUT           
    138    6241   102      1    0.5  NAND2X0_RVT rptr_empty/g33/Y         
    164    6405    68      2    1.4  AO21X1_RVT  rptr_empty/g30/Y         
      0    6405     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (1 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     160                  
     Required Time:=    2040                  
      Launch Clock:-     100                  
         Data Path:-    1939                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             -300            ou_del_18_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    wptr_full/wfull_reg/CLK 
    378     478   101      4    2.4  DFFARX1_RVT  wptr_full/wfull_reg/QN  
    172     650    56      1   21.8  IBUFFX16_RVT wptr_full/g6488/Y       
   1389    2039   889      1 1433.8  D8I1025_NS   io_t_wfull/PADIO        
      0    2039     -      -      -  (port)       wfull                   
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (22 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1998                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             -300            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    458     558   157      4    4.3  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    125     683   128      3   23.6  INVX4_RVT   rptr_empty/fopt7726/Y     
   1415    2098   877      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    2098     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (218 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1902     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (218 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1902     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (218 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1902     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (218 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1902     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (218 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1902     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (218 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g196/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1902     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (218 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1902     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (218 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1802                  
             Slack:=     218                  

Exceptions/Constraints:
  output_delay             -300            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   400     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    239     339    77      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
    158     497   100      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1405    1902   882      1 1433.8  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1902     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (496 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (496 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (496 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (496 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (496 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (496 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (496 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_0_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_1_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_2_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_3_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_4_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_5_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_6_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (496 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -181                  
       Uncertainty:-     160                  
     Required Time:=    1921                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)      wdata_reg_7_/CLK           
    425    1425    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1425     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (625 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     201                  
       Uncertainty:-     160                  
     Required Time:=    1539                  
      Launch Clock:-     100                  
         Data Path:-     814                  
             Slack:=     625                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     86     535    71      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     56     591    53      3  1.8  INVX1_RVT      wptr_full/g84/Y           
     67     658    62      4  2.3  INVX1_RVT      wptr_full/fopt6554/Y      
     42     700    41      2  0.9  INVX1_RVT      fifomem/fopt268/Y         
    101     801   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
    113     914    37      1  0.0  OR2X1_RVT      fifomem/g238__8428/Y      
      0     914     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (626 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     207                  
       Uncertainty:-     160                  
     Required Time:=    1533                  
      Launch Clock:-     100                  
         Data Path:-     807                  
             Slack:=     626                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     86     535    71      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     56     591    53      3  1.8  INVX1_RVT      wptr_full/g84/Y           
     67     658    62      4  2.3  INVX1_RVT      wptr_full/fopt6554/Y      
     42     700    41      2  0.9  INVX1_RVT      fifomem/fopt268/Y         
    101     801   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
     45     846    57      1  0.5  INVX1_RVT      fifomem/g245/Y            
     61     907    51      1  0.0  NAND2X0_RVT    fifomem/g240__6783/Y      
      0     907     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (632 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     201                  
       Uncertainty:-     160                  
     Required Time:=    1539                  
      Launch Clock:-     100                  
         Data Path:-     806                  
             Slack:=     632                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     86     535    71      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     56     591    53      3  1.8  INVX1_RVT      wptr_full/g84/Y           
     67     658    62      4  2.3  INVX1_RVT      wptr_full/fopt6554/Y      
     42     700    41      2  0.9  INVX1_RVT      fifomem/fopt268/Y         
     94     794   118      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    113     906    37      1  0.0  OR2X1_RVT      fifomem/g239__5526/Y      
      0     906     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (632 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     201                  
       Uncertainty:-     160                  
     Required Time:=    1539                  
      Launch Clock:-     100                  
         Data Path:-     806                  
             Slack:=     632                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     86     535    71      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     56     591    53      3  1.8  INVX1_RVT      wptr_full/g84/Y           
     67     658    62      4  2.3  INVX1_RVT      wptr_full/fopt6554/Y      
     42     700    41      2  0.9  INVX1_RVT      fifomem/fopt268/Y         
     94     794   118      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    113     906    37      1  0.0  OR2X1_RVT      fifomem/g237__4319/Y      
      0     906     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (652 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     201                  
       Uncertainty:-     160                  
     Required Time:=    1539                  
      Launch Clock:-     100                  
         Data Path:-     787                  
             Slack:=     652                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    510     610   115      7  4.6  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     54     664    62      2  1.0  INVX1_RVT      fifomem/fopt265/Y         
    110     774   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
    113     887    37      1  0.0  OR2X1_RVT      fifomem/g236__6260/Y      
      0     887     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (652 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     207                  
       Uncertainty:-     160                  
     Required Time:=    1533                  
      Launch Clock:-     100                  
         Data Path:-     780                  
             Slack:=     652                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    510     610   115      7  4.6  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     54     664    62      2  1.0  INVX1_RVT      fifomem/fopt265/Y         
    110     774   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
     45     819    57      1  0.5  INVX1_RVT      fifomem/g242/Y            
     61     880    51      1  0.0  NAND2X0_RVT    fifomem/g234__2398/Y      
      0     880     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (686 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-     100                  
         Data Path:-     819                  
             Slack:=     686                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    534     634   149     10  6.9  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     60     695    76      2  1.1  INVX1_RVT      fifomem/g262/Y             
    118     813   118      2  1.5  NAND2X0_RVT    fifomem/g259__2883/Y       
     45     858    57      1  0.5  INVX1_RVT      fifomem/g258/Y             
     61     919    71      1  0.0  NAND2X0_RVT    fifomem/g231__7098/Y       
      0     919     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (691 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     204                  
       Uncertainty:-     180                  
     Required Time:=    1616                  
      Launch Clock:-     100                  
         Data Path:-     826                  
             Slack:=     691                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    534     634   149     10  6.9  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     60     695    76      2  1.1  INVX1_RVT      fifomem/g262/Y             
    118     813   118      2  1.5  NAND2X0_RVT    fifomem/g259__2883/Y       
    113     926    42      1  0.0  OR2X1_RVT      fifomem/g232__6131/Y       
      0     926     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (704 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     200                  
       Uncertainty:-     160                  
     Required Time:=    1540                  
      Launch Clock:-     100                  
         Data Path:-     736                  
             Slack:=     704                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    370     470    93      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     63     533    64      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     69     602    58      3  1.9  INVX1_RVT      wptr_full/g84/Y           
     54     657    51      4  2.1  INVX1_RVT      wptr_full/fopt6554/Y      
     83     740    80      1  0.7  NAND2X0_RVT    fifomem/g247__5122/Y      
     96     836    34      1  0.0  OR2X1_RVT      fifomem/g235__5107/Y      
      0     836     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (736 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-     100                  
         Data Path:-     769                  
             Slack:=     736                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    534     634   149     10  6.9  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     60     695    76      2  1.1  INVX1_RVT      fifomem/g262/Y             
    120     815    46      2  1.0  AND2X1_RVT     fifomem/g257__9945/Y       
     54     869    71      1  0.0  NAND2X0_RVT    fifomem/g230__8246/Y       
      0     869     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (744 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     207                  
       Uncertainty:-     180                  
     Required Time:=    1613                  
      Launch Clock:-     100                  
         Data Path:-     769                  
             Slack:=     744                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    534     634   149     10  6.9  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     60     695    76      2  1.1  INVX1_RVT      fifomem/g262/Y             
    120     815    46      2  1.0  AND2X1_RVT     fifomem/g257__9945/Y       
     54     869    50      1  0.0  NAND2X0_RVT    fifomem/g252__7482/Y       
      0     869     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (763 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-     100                  
         Data Path:-     742                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    491     591   121     10  6.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
    140     730   112      2  1.3  NAND2X0_RVT    fifomem/g256__9315/Y       
     51     781    57      1  0.5  INVX0_RVT      fifomem/g255/Y             
     61     842    71      1  0.0  NAND2X0_RVT    fifomem/g253__4733/Y       
      0     842     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (776 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     204                  
       Uncertainty:-     180                  
     Required Time:=    1616                  
      Launch Clock:-     100                  
         Data Path:-     741                  
             Slack:=     776                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    491     591   121     10  6.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
    140     730   112      2  1.3  NAND2X0_RVT    fifomem/g256__9315/Y       
    110     841    42      1  0.0  OR2X1_RVT      fifomem/g251__5115/Y       
      0     841     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (805 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     204                  
       Uncertainty:-     180                  
     Required Time:=    1616                  
      Launch Clock:-     100                  
         Data Path:-     712                  
             Slack:=     805                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    491     591   121     10  6.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
    121     712    89      1  0.7  NAND2X0_RVT    fifomem/g260__2346/Y       
    100     812    42      1  0.0  OR2X1_RVT      fifomem/g233__1881/Y       
      0     812     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (812 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     211                  
       Uncertainty:-     160                  
     Required Time:=    1529                  
      Launch Clock:-     100                  
         Data Path:-     617                  
             Slack:=     812                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    370     470    93      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     63     533    64      6  4.0  INVX2_RVT      wptr_full/g242/Y          
     69     602    58      3  1.9  INVX1_RVT      wptr_full/g84/Y           
     54     657    51      4  2.1  INVX1_RVT      wptr_full/fopt6554/Y      
     61     717    59      1  0.0  NAND3X0_RVT    fifomem/g241__3680/Y      
      0     717     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (921 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     215                  
       Uncertainty:-     180                  
     Required Time:=    1605                  
      Launch Clock:-     100                  
         Data Path:-     584                  
             Slack:=     921                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    491     591   121     10  6.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     94     684    71      1  0.0  NAND3X0_RVT    fifomem/g254__6161/Y       
      0     684     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (1070 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     112                  
       Uncertainty:-     160                  
     Required Time:=    1628                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1070                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 195: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 196: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 197: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 198: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 199: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 200: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 201: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 202: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 203: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 204: MET (1150 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     112                  
       Uncertainty:-     180                  
     Required Time:=    1708                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    458     558    56      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     558     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 205: MET (1209 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1209 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1209 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1209 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1209 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1209 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1209 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1209 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     160                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     599                  
             Slack:=    1209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     85     525    73      8  4.6  INVX2_RVT      wptr_full/g6744/Y          
     84     609    85      6  4.7  INVX1_RVT      wptr_full/fopt800/Y        
     90     699    78     13  2.7  INVX1_RVT      wptr_full/g18/Y            
      0     699     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1230 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1230 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1230 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1230 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1230 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1230 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1230 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1230 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     160                  
     Required Time:=    1904                  
      Launch Clock:-     100                  
         Data Path:-     574                  
             Slack:=    1230                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    328     428    81      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     95     523    87      6  3.4  INVX1_RVT      wptr_full/g11/Y            
     64     587    64      4  2.2  INVX1_RVT      wptr_full/fopt6433/Y       
     87     674    85     14  3.6  INVX1_RVT      wptr_full/fopt6432/Y       
      0     674     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1257 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1257 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1257 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1257 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1257 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1257 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1257 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1257 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -173                  
       Uncertainty:-     160                  
     Required Time:=    1913                  
      Launch Clock:-     100                  
         Data Path:-     556                  
             Slack:=    1257                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    338     438    88      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     98     536    88      6  3.3  INVX1_RVT      wptr_full/fopt6616/Y       
    120     656    66     15  3.9  NBUFFX2_RVT    wptr_full/fopt6571/Y       
      0     656     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1267 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1267 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1267 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1267 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1267 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1267 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1267 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1267 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -180                  
       Uncertainty:-     160                  
     Required Time:=    1920                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=    1267                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    340     440    90      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     77     517    64      6  3.3  INVX2_RVT      wptr_full/g12/Y            
     72     590    71      6  3.8  INVX1_RVT      wptr_full/fopt805/Y        
     64     653    50     10  1.1  INVX1_RVT      wptr_full/g74/Y            
      0     653     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1359 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1359 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1359 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1359 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1359 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1359 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1359 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1359 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     453                  
             Slack:=    1359                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    378     478   115      5  4.8  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     75     553    68     15  4.3  INVX4_RVT      wptr_full/g896/Y           
      0     553     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1367 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1367 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1367 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1367 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1367 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1367 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1367 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1367 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     506                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    506     606   109     14  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0     606     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1372 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1372 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1372 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1372 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1372 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1372 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1372 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1372 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     160                  
     Required Time:=    1909                  
      Launch Clock:-     100                  
         Data Path:-     437                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    350     450    97      2  1.9  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     88     537    74     16  4.4  INVX2_RVT      wptr_full/g32/Y            
      0     537     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1383 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1383 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1383 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1383 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1383 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1383 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1383 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1383 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-    -172                  
       Uncertainty:-     160                  
     Required Time:=    1912                  
      Launch Clock:-     100                  
         Data Path:-     429                  
             Slack:=    1383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    348     448    95      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     81     529    68     14  3.5  INVX2_RVT      wptr_full/g1409/Y          
      0     529     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1401 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1401 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1401 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1401 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1401 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1401 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1401 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -165                  
       Uncertainty:-     180                  
     Required Time:=    1985                  
      Launch Clock:-     100                  
         Data Path:-     483                  
             Slack:=    1401                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    383     483   118      7  5.3  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
    101     583    84     17  4.7  INVX2_RVT      rptr_empty/g7699/Y         
      0     583     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1409 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1409 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1409 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1409 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1409 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1409 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (1409 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (1409 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     478                  
             Slack:=    1409                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    386     486   127      6  4.3  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     93     578    80     14  3.1  INVX2_RVT      rptr_empty/g74/Y           
      0     578     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (1418 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (1418 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (1418 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1418 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1418 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1418 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1418 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1418 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -164                  
       Uncertainty:-     180                  
     Required Time:=    1984                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=    1418                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    365     465   105      5  3.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
    100     566    86     16  5.8  INVX2_RVT      rptr_empty/g21/Y           
      0     566     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1425 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (1425 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (1425 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (1425 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (1425 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (1425 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (1425 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (1425 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -169                  
       Uncertainty:-     180                  
     Required Time:=    1989                  
      Launch Clock:-     100                  
         Data Path:-     464                  
             Slack:=    1425                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    377     477   113      6  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     87     564    74     14  3.2  INVX2_RVT      rptr_empty/g7700/Y         
      0     564     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (1426 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (1426 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (1426 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (1426 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (1426 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (1426 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (1426 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (1426 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -154                  
       Uncertainty:-     180                  
     Required Time:=    1974                  
      Launch Clock:-     100                  
         Data Path:-     448                  
             Slack:=    1426                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    336     436    87      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
    112     548   108     15  4.6  INVX1_RVT      rptr_empty/g37/Y           
      0     548     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (1430 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (1430 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (1430 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (1430 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (1430 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (1430 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (1430 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (1430 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-    -167                  
       Uncertainty:-     180                  
     Required Time:=    1987                  
      Launch Clock:-     100                  
         Data Path:-     458                  
             Slack:=    1430                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    364     464   109      4  2.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     558    79     16  4.4  INVX2_RVT      rptr_empty/g7696/Y         
      0     558     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

