;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 3, 150
	SUB <-7, <-10
	SUB #127, 130
	SUB #127, 130
	SUB #0, -4
	SPL @-630, 9
	SUB #0, -4
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB <-7, <-10
	SUB @127, 106
	SUB @127, 106
	SUB #127, 130
	SUB #127, 130
	JMZ 300, 90
	SUB #127, 130
	SUB #127, 130
	ADD 210, 30
	ADD @-127, 100
	JMZ 300, 90
	JMZ 300, 90
	ADD 210, 30
	JMP -1, @-20
	SUB <5, 140
	SUB <5, 50
	SUB @-127, 100
	SUB @127, 106
	SUB @-127, 100
	SUB @-127, 100
	DJN 300, 90
	SUB @-127, -100
	ADD 210, 30
	SUB #0, -4
	SUB -207, <-120
	CMP -207, <-120
	SUB #0, -4
	SUB #72, @200
	SLT 270, 300
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	SPL 0, <-42
	SLT 121, 0
	SLT 121, 0
	SUB #72, @200
