;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Rx_2
Rx_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rx_2__0__MASK EQU 0x04
Rx_2__0__PC EQU CYREG_PRT0_PC2
Rx_2__0__PORT EQU 0
Rx_2__0__SHIFT EQU 2
Rx_2__AG EQU CYREG_PRT0_AG
Rx_2__AMUX EQU CYREG_PRT0_AMUX
Rx_2__BIE EQU CYREG_PRT0_BIE
Rx_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_2__BYP EQU CYREG_PRT0_BYP
Rx_2__CTL EQU CYREG_PRT0_CTL
Rx_2__DM0 EQU CYREG_PRT0_DM0
Rx_2__DM1 EQU CYREG_PRT0_DM1
Rx_2__DM2 EQU CYREG_PRT0_DM2
Rx_2__DR EQU CYREG_PRT0_DR
Rx_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_2__MASK EQU 0x04
Rx_2__PORT EQU 0
Rx_2__PRT EQU CYREG_PRT0_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_2__PS EQU CYREG_PRT0_PS
Rx_2__SHIFT EQU 2
Rx_2__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Tx_2
Tx_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Tx_2__0__MASK EQU 0x02
Tx_2__0__PC EQU CYREG_IO_PC_PRT15_PC1
Tx_2__0__PORT EQU 15
Tx_2__0__SHIFT EQU 1
Tx_2__AG EQU CYREG_PRT15_AG
Tx_2__AMUX EQU CYREG_PRT15_AMUX
Tx_2__BIE EQU CYREG_PRT15_BIE
Tx_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_2__BYP EQU CYREG_PRT15_BYP
Tx_2__CTL EQU CYREG_PRT15_CTL
Tx_2__DM0 EQU CYREG_PRT15_DM0
Tx_2__DM1 EQU CYREG_PRT15_DM1
Tx_2__DM2 EQU CYREG_PRT15_DM2
Tx_2__DR EQU CYREG_PRT15_DR
Tx_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_2__MASK EQU 0x02
Tx_2__PORT EQU 15
Tx_2__PRT EQU CYREG_PRT15_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_2__PS EQU CYREG_PRT15_PS
Tx_2__SHIFT EQU 1
Tx_2__SLW EQU CYREG_PRT15_SLW

; but1
but1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
but1__0__MASK EQU 0x04
but1__0__PC EQU CYREG_PRT2_PC2
but1__0__PORT EQU 2
but1__0__SHIFT EQU 2
but1__AG EQU CYREG_PRT2_AG
but1__AMUX EQU CYREG_PRT2_AMUX
but1__BIE EQU CYREG_PRT2_BIE
but1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
but1__BYP EQU CYREG_PRT2_BYP
but1__CTL EQU CYREG_PRT2_CTL
but1__DM0 EQU CYREG_PRT2_DM0
but1__DM1 EQU CYREG_PRT2_DM1
but1__DM2 EQU CYREG_PRT2_DM2
but1__DR EQU CYREG_PRT2_DR
but1__INP_DIS EQU CYREG_PRT2_INP_DIS
but1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
but1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
but1__LCD_EN EQU CYREG_PRT2_LCD_EN
but1__MASK EQU 0x04
but1__PORT EQU 2
but1__PRT EQU CYREG_PRT2_PRT
but1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
but1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
but1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
but1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
but1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
but1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
but1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
but1__PS EQU CYREG_PRT2_PS
but1__SHIFT EQU 2
but1__SLW EQU CYREG_PRT2_SLW
but1_isr_neg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but1_isr_neg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but1_isr_neg__INTC_MASK EQU 0x08
but1_isr_neg__INTC_NUMBER EQU 3
but1_isr_neg__INTC_PRIOR_NUM EQU 6
but1_isr_neg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
but1_isr_neg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but1_isr_neg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
but1_isr_pos__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but1_isr_pos__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but1_isr_pos__INTC_MASK EQU 0x10
but1_isr_pos__INTC_NUMBER EQU 4
but1_isr_pos__INTC_PRIOR_NUM EQU 6
but1_isr_pos__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
but1_isr_pos__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but1_isr_pos__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; but2
but2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
but2__0__MASK EQU 0x08
but2__0__PC EQU CYREG_PRT2_PC3
but2__0__PORT EQU 2
but2__0__SHIFT EQU 3
but2__AG EQU CYREG_PRT2_AG
but2__AMUX EQU CYREG_PRT2_AMUX
but2__BIE EQU CYREG_PRT2_BIE
but2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
but2__BYP EQU CYREG_PRT2_BYP
but2__CTL EQU CYREG_PRT2_CTL
but2__DM0 EQU CYREG_PRT2_DM0
but2__DM1 EQU CYREG_PRT2_DM1
but2__DM2 EQU CYREG_PRT2_DM2
but2__DR EQU CYREG_PRT2_DR
but2__INP_DIS EQU CYREG_PRT2_INP_DIS
but2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
but2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
but2__LCD_EN EQU CYREG_PRT2_LCD_EN
but2__MASK EQU 0x08
but2__PORT EQU 2
but2__PRT EQU CYREG_PRT2_PRT
but2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
but2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
but2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
but2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
but2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
but2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
but2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
but2__PS EQU CYREG_PRT2_PS
but2__SHIFT EQU 3
but2__SLW EQU CYREG_PRT2_SLW
but2_isr_neg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but2_isr_neg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but2_isr_neg__INTC_MASK EQU 0x20
but2_isr_neg__INTC_NUMBER EQU 5
but2_isr_neg__INTC_PRIOR_NUM EQU 6
but2_isr_neg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
but2_isr_neg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but2_isr_neg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
but2_isr_pos__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but2_isr_pos__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but2_isr_pos__INTC_MASK EQU 0x40
but2_isr_pos__INTC_NUMBER EQU 6
but2_isr_pos__INTC_PRIOR_NUM EQU 6
but2_isr_pos__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
but2_isr_pos__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but2_isr_pos__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; but3
but3__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
but3__0__MASK EQU 0x10
but3__0__PC EQU CYREG_PRT2_PC4
but3__0__PORT EQU 2
but3__0__SHIFT EQU 4
but3__AG EQU CYREG_PRT2_AG
but3__AMUX EQU CYREG_PRT2_AMUX
but3__BIE EQU CYREG_PRT2_BIE
but3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
but3__BYP EQU CYREG_PRT2_BYP
but3__CTL EQU CYREG_PRT2_CTL
but3__DM0 EQU CYREG_PRT2_DM0
but3__DM1 EQU CYREG_PRT2_DM1
but3__DM2 EQU CYREG_PRT2_DM2
but3__DR EQU CYREG_PRT2_DR
but3__INP_DIS EQU CYREG_PRT2_INP_DIS
but3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
but3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
but3__LCD_EN EQU CYREG_PRT2_LCD_EN
but3__MASK EQU 0x10
but3__PORT EQU 2
but3__PRT EQU CYREG_PRT2_PRT
but3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
but3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
but3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
but3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
but3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
but3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
but3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
but3__PS EQU CYREG_PRT2_PS
but3__SHIFT EQU 4
but3__SLW EQU CYREG_PRT2_SLW
but3_isr_neg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but3_isr_neg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but3_isr_neg__INTC_MASK EQU 0x100
but3_isr_neg__INTC_NUMBER EQU 8
but3_isr_neg__INTC_PRIOR_NUM EQU 6
but3_isr_neg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
but3_isr_neg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but3_isr_neg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
but3_isr_pos__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but3_isr_pos__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but3_isr_pos__INTC_MASK EQU 0x200
but3_isr_pos__INTC_NUMBER EQU 9
but3_isr_pos__INTC_PRIOR_NUM EQU 6
but3_isr_pos__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
but3_isr_pos__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but3_isr_pos__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT0_PC0
SCL_1__0__PORT EQU 0
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT0_AG
SCL_1__AMUX EQU CYREG_PRT0_AMUX
SCL_1__BIE EQU CYREG_PRT0_BIE
SCL_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCL_1__BYP EQU CYREG_PRT0_BYP
SCL_1__CTL EQU CYREG_PRT0_CTL
SCL_1__DM0 EQU CYREG_PRT0_DM0
SCL_1__DM1 EQU CYREG_PRT0_DM1
SCL_1__DM2 EQU CYREG_PRT0_DM2
SCL_1__DR EQU CYREG_PRT0_DR
SCL_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 0
SCL_1__PRT EQU CYREG_PRT0_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCL_1__PS EQU CYREG_PRT0_PS
SCL_1__SHIFT EQU 0
SCL_1__SLW EQU CYREG_PRT0_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT0_PC1
SDA_1__0__PORT EQU 0
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT0_AG
SDA_1__AMUX EQU CYREG_PRT0_AMUX
SDA_1__BIE EQU CYREG_PRT0_BIE
SDA_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDA_1__BYP EQU CYREG_PRT0_BYP
SDA_1__CTL EQU CYREG_PRT0_CTL
SDA_1__DM0 EQU CYREG_PRT0_DM0
SDA_1__DM1 EQU CYREG_PRT0_DM1
SDA_1__DM2 EQU CYREG_PRT0_DM2
SDA_1__DR EQU CYREG_PRT0_DR
SDA_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 0
SDA_1__PRT EQU CYREG_PRT0_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDA_1__PS EQU CYREG_PRT0_PS
SDA_1__SHIFT EQU 1
SDA_1__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; ADC_isr
ADC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_isr__INTC_MASK EQU 0x20000000
ADC_isr__INTC_NUMBER EQU 29
ADC_isr__INTC_PRIOR_NUM EQU 5
ADC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; I2COLED
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
I2COLED_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
I2COLED_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
I2COLED_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB00_A0
I2COLED_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB00_A1
I2COLED_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
I2COLED_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB00_D0
I2COLED_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB00_D1
I2COLED_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2COLED_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
I2COLED_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB00_F0
I2COLED_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB00_F1
I2COLED_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2COLED_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2COLED_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2COLED_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2COLED_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2COLED_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2COLED_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2COLED_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2COLED_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2COLED_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2COLED_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2COLED_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2COLED_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2COLED_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2COLED_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2COLED_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2COLED_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2COLED_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2COLED_bI2C_UDB_StsReg__0__POS EQU 0
I2COLED_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2COLED_bI2C_UDB_StsReg__1__POS EQU 1
I2COLED_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2COLED_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
I2COLED_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2COLED_bI2C_UDB_StsReg__2__POS EQU 2
I2COLED_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2COLED_bI2C_UDB_StsReg__3__POS EQU 3
I2COLED_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2COLED_bI2C_UDB_StsReg__4__POS EQU 4
I2COLED_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2COLED_bI2C_UDB_StsReg__5__POS EQU 5
I2COLED_bI2C_UDB_StsReg__MASK EQU 0x3F
I2COLED_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
I2COLED_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2COLED_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2COLED_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2COLED_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
I2COLED_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
I2COLED_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
I2COLED_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
I2COLED_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2COLED_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2COLED_I2C_IRQ__INTC_MASK EQU 0x01
I2COLED_I2C_IRQ__INTC_NUMBER EQU 0
I2COLED_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2COLED_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2COLED_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2COLED_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; analogX
analogX__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
analogX__0__MASK EQU 0x40
analogX__0__PC EQU CYREG_PRT1_PC6
analogX__0__PORT EQU 1
analogX__0__SHIFT EQU 6
analogX__AG EQU CYREG_PRT1_AG
analogX__AMUX EQU CYREG_PRT1_AMUX
analogX__BIE EQU CYREG_PRT1_BIE
analogX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
analogX__BYP EQU CYREG_PRT1_BYP
analogX__CTL EQU CYREG_PRT1_CTL
analogX__DM0 EQU CYREG_PRT1_DM0
analogX__DM1 EQU CYREG_PRT1_DM1
analogX__DM2 EQU CYREG_PRT1_DM2
analogX__DR EQU CYREG_PRT1_DR
analogX__INP_DIS EQU CYREG_PRT1_INP_DIS
analogX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
analogX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
analogX__LCD_EN EQU CYREG_PRT1_LCD_EN
analogX__MASK EQU 0x40
analogX__PORT EQU 1
analogX__PRT EQU CYREG_PRT1_PRT
analogX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
analogX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
analogX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
analogX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
analogX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
analogX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
analogX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
analogX__PS EQU CYREG_PRT1_PS
analogX__SHIFT EQU 6
analogX__SLW EQU CYREG_PRT1_SLW

; analogY
analogY__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
analogY__0__MASK EQU 0x80
analogY__0__PC EQU CYREG_PRT1_PC7
analogY__0__PORT EQU 1
analogY__0__SHIFT EQU 7
analogY__AG EQU CYREG_PRT1_AG
analogY__AMUX EQU CYREG_PRT1_AMUX
analogY__BIE EQU CYREG_PRT1_BIE
analogY__BIT_MASK EQU CYREG_PRT1_BIT_MASK
analogY__BYP EQU CYREG_PRT1_BYP
analogY__CTL EQU CYREG_PRT1_CTL
analogY__DM0 EQU CYREG_PRT1_DM0
analogY__DM1 EQU CYREG_PRT1_DM1
analogY__DM2 EQU CYREG_PRT1_DM2
analogY__DR EQU CYREG_PRT1_DR
analogY__INP_DIS EQU CYREG_PRT1_INP_DIS
analogY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
analogY__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
analogY__LCD_EN EQU CYREG_PRT1_LCD_EN
analogY__MASK EQU 0x80
analogY__PORT EQU 1
analogY__PRT EQU CYREG_PRT1_PRT
analogY__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
analogY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
analogY__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
analogY__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
analogY__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
analogY__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
analogY__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
analogY__PS EQU CYREG_PRT1_PS
analogY__SHIFT EQU 7
analogY__SLW EQU CYREG_PRT1_SLW

; P00_Vout
P00_Vout__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P00_Vout__0__MASK EQU 0x40
P00_Vout__0__PC EQU CYREG_PRT3_PC6
P00_Vout__0__PORT EQU 3
P00_Vout__0__SHIFT EQU 6
P00_Vout__AG EQU CYREG_PRT3_AG
P00_Vout__AMUX EQU CYREG_PRT3_AMUX
P00_Vout__BIE EQU CYREG_PRT3_BIE
P00_Vout__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P00_Vout__BYP EQU CYREG_PRT3_BYP
P00_Vout__CTL EQU CYREG_PRT3_CTL
P00_Vout__DM0 EQU CYREG_PRT3_DM0
P00_Vout__DM1 EQU CYREG_PRT3_DM1
P00_Vout__DM2 EQU CYREG_PRT3_DM2
P00_Vout__DR EQU CYREG_PRT3_DR
P00_Vout__INP_DIS EQU CYREG_PRT3_INP_DIS
P00_Vout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P00_Vout__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P00_Vout__LCD_EN EQU CYREG_PRT3_LCD_EN
P00_Vout__MASK EQU 0x40
P00_Vout__PORT EQU 3
P00_Vout__PRT EQU CYREG_PRT3_PRT
P00_Vout__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P00_Vout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P00_Vout__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P00_Vout__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P00_Vout__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P00_Vout__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P00_Vout__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P00_Vout__PS EQU CYREG_PRT3_PS
P00_Vout__SHIFT EQU 6
P00_Vout__SLW EQU CYREG_PRT3_SLW

; isr_Echo
isr_Echo__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Echo__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Echo__INTC_MASK EQU 0x80
isr_Echo__INTC_NUMBER EQU 7
isr_Echo__INTC_PRIOR_NUM EQU 1
isr_Echo__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Echo__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Echo__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; analogADC
analogADC_DEC__COHER EQU CYREG_DEC_COHER
analogADC_DEC__CR EQU CYREG_DEC_CR
analogADC_DEC__DR1 EQU CYREG_DEC_DR1
analogADC_DEC__DR2 EQU CYREG_DEC_DR2
analogADC_DEC__DR2H EQU CYREG_DEC_DR2H
analogADC_DEC__GCOR EQU CYREG_DEC_GCOR
analogADC_DEC__GCORH EQU CYREG_DEC_GCORH
analogADC_DEC__GVAL EQU CYREG_DEC_GVAL
analogADC_DEC__OCOR EQU CYREG_DEC_OCOR
analogADC_DEC__OCORH EQU CYREG_DEC_OCORH
analogADC_DEC__OCORM EQU CYREG_DEC_OCORM
analogADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
analogADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
analogADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
analogADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
analogADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
analogADC_DEC__PM_ACT_MSK EQU 0x01
analogADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
analogADC_DEC__PM_STBY_MSK EQU 0x01
analogADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
analogADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
analogADC_DEC__SR EQU CYREG_DEC_SR
analogADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
analogADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
analogADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
analogADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
analogADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
analogADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
analogADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
analogADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
analogADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
analogADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
analogADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
analogADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
analogADC_DSM__CLK EQU CYREG_DSM0_CLK
analogADC_DSM__CR0 EQU CYREG_DSM0_CR0
analogADC_DSM__CR1 EQU CYREG_DSM0_CR1
analogADC_DSM__CR10 EQU CYREG_DSM0_CR10
analogADC_DSM__CR11 EQU CYREG_DSM0_CR11
analogADC_DSM__CR12 EQU CYREG_DSM0_CR12
analogADC_DSM__CR13 EQU CYREG_DSM0_CR13
analogADC_DSM__CR14 EQU CYREG_DSM0_CR14
analogADC_DSM__CR15 EQU CYREG_DSM0_CR15
analogADC_DSM__CR16 EQU CYREG_DSM0_CR16
analogADC_DSM__CR17 EQU CYREG_DSM0_CR17
analogADC_DSM__CR2 EQU CYREG_DSM0_CR2
analogADC_DSM__CR3 EQU CYREG_DSM0_CR3
analogADC_DSM__CR4 EQU CYREG_DSM0_CR4
analogADC_DSM__CR5 EQU CYREG_DSM0_CR5
analogADC_DSM__CR6 EQU CYREG_DSM0_CR6
analogADC_DSM__CR7 EQU CYREG_DSM0_CR7
analogADC_DSM__CR8 EQU CYREG_DSM0_CR8
analogADC_DSM__CR9 EQU CYREG_DSM0_CR9
analogADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
analogADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
analogADC_DSM__MISC EQU CYREG_DSM0_MISC
analogADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
analogADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
analogADC_DSM__REF0 EQU CYREG_DSM0_REF0
analogADC_DSM__REF1 EQU CYREG_DSM0_REF1
analogADC_DSM__REF2 EQU CYREG_DSM0_REF2
analogADC_DSM__REF3 EQU CYREG_DSM0_REF3
analogADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
analogADC_DSM__SW0 EQU CYREG_DSM0_SW0
analogADC_DSM__SW2 EQU CYREG_DSM0_SW2
analogADC_DSM__SW3 EQU CYREG_DSM0_SW3
analogADC_DSM__SW4 EQU CYREG_DSM0_SW4
analogADC_DSM__SW6 EQU CYREG_DSM0_SW6
analogADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
analogADC_DSM__TST0 EQU CYREG_DSM0_TST0
analogADC_DSM__TST1 EQU CYREG_DSM0_TST1
analogADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
analogADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
analogADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
analogADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
analogADC_Ext_CP_Clk__INDEX EQU 0x00
analogADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
analogADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
analogADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
analogADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
analogADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
analogADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
analogADC_IRQ__INTC_MASK EQU 0x02
analogADC_IRQ__INTC_NUMBER EQU 1
analogADC_IRQ__INTC_PRIOR_NUM EQU 5
analogADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
analogADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
analogADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
analogADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
analogADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
analogADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
analogADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
analogADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
analogADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
analogADC_theACLK__INDEX EQU 0x00
analogADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
analogADC_theACLK__PM_ACT_MSK EQU 0x01
analogADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
analogADC_theACLK__PM_STBY_MSK EQU 0x01

; analogBut
analogBut__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
analogBut__0__MASK EQU 0x20
analogBut__0__PC EQU CYREG_PRT1_PC5
analogBut__0__PORT EQU 1
analogBut__0__SHIFT EQU 5
analogBut__AG EQU CYREG_PRT1_AG
analogBut__AMUX EQU CYREG_PRT1_AMUX
analogBut__BIE EQU CYREG_PRT1_BIE
analogBut__BIT_MASK EQU CYREG_PRT1_BIT_MASK
analogBut__BYP EQU CYREG_PRT1_BYP
analogBut__CTL EQU CYREG_PRT1_CTL
analogBut__DM0 EQU CYREG_PRT1_DM0
analogBut__DM1 EQU CYREG_PRT1_DM1
analogBut__DM2 EQU CYREG_PRT1_DM2
analogBut__DR EQU CYREG_PRT1_DR
analogBut__INP_DIS EQU CYREG_PRT1_INP_DIS
analogBut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
analogBut__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
analogBut__LCD_EN EQU CYREG_PRT1_LCD_EN
analogBut__MASK EQU 0x20
analogBut__PORT EQU 1
analogBut__PRT EQU CYREG_PRT1_PRT
analogBut__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
analogBut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
analogBut__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
analogBut__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
analogBut__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
analogBut__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
analogBut__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
analogBut__PS EQU CYREG_PRT1_PS
analogBut__SHIFT EQU 5
analogBut__SLW EQU CYREG_PRT1_SLW
analogBut_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
analogBut_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
analogBut_isr__INTC_MASK EQU 0x04
analogBut_isr__INTC_NUMBER EQU 2
analogBut_isr__INTC_PRIOR_NUM EQU 6
analogBut_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
analogBut_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
analogBut_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_Echo
Clock_Echo__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_Echo__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_Echo__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_Echo__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Echo__INDEX EQU 0x05
Clock_Echo__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Echo__PM_ACT_MSK EQU 0x20
Clock_Echo__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Echo__PM_STBY_MSK EQU 0x20

; Clock_Mode
Clock_Mode__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_Mode__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_Mode__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_Mode__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Mode__INDEX EQU 0x06
Clock_Mode__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Mode__PM_ACT_MSK EQU 0x40
Clock_Mode__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Mode__PM_STBY_MSK EQU 0x40

; Pin_Dice_1
Pin_Dice_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_Dice_1__0__MASK EQU 0x08
Pin_Dice_1__0__PC EQU CYREG_PRT12_PC3
Pin_Dice_1__0__PORT EQU 12
Pin_Dice_1__0__SHIFT EQU 3
Pin_Dice_1__AG EQU CYREG_PRT12_AG
Pin_Dice_1__BIE EQU CYREG_PRT12_BIE
Pin_Dice_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Dice_1__BYP EQU CYREG_PRT12_BYP
Pin_Dice_1__DM0 EQU CYREG_PRT12_DM0
Pin_Dice_1__DM1 EQU CYREG_PRT12_DM1
Pin_Dice_1__DM2 EQU CYREG_PRT12_DM2
Pin_Dice_1__DR EQU CYREG_PRT12_DR
Pin_Dice_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Dice_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Dice_1__MASK EQU 0x08
Pin_Dice_1__PORT EQU 12
Pin_Dice_1__PRT EQU CYREG_PRT12_PRT
Pin_Dice_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Dice_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Dice_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Dice_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Dice_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Dice_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Dice_1__PS EQU CYREG_PRT12_PS
Pin_Dice_1__SHIFT EQU 3
Pin_Dice_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Dice_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Dice_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Dice_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Dice_1__SLW EQU CYREG_PRT12_SLW

; Pin_Dice_2
Pin_Dice_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_Dice_2__0__MASK EQU 0x20
Pin_Dice_2__0__PC EQU CYREG_PRT2_PC5
Pin_Dice_2__0__PORT EQU 2
Pin_Dice_2__0__SHIFT EQU 5
Pin_Dice_2__AG EQU CYREG_PRT2_AG
Pin_Dice_2__AMUX EQU CYREG_PRT2_AMUX
Pin_Dice_2__BIE EQU CYREG_PRT2_BIE
Pin_Dice_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Dice_2__BYP EQU CYREG_PRT2_BYP
Pin_Dice_2__CTL EQU CYREG_PRT2_CTL
Pin_Dice_2__DM0 EQU CYREG_PRT2_DM0
Pin_Dice_2__DM1 EQU CYREG_PRT2_DM1
Pin_Dice_2__DM2 EQU CYREG_PRT2_DM2
Pin_Dice_2__DR EQU CYREG_PRT2_DR
Pin_Dice_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Dice_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Dice_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Dice_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Dice_2__MASK EQU 0x20
Pin_Dice_2__PORT EQU 2
Pin_Dice_2__PRT EQU CYREG_PRT2_PRT
Pin_Dice_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Dice_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Dice_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Dice_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Dice_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Dice_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Dice_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Dice_2__PS EQU CYREG_PRT2_PS
Pin_Dice_2__SHIFT EQU 5
Pin_Dice_2__SLW EQU CYREG_PRT2_SLW

; Timer_Echo
Timer_Echo_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Echo_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Timer_Echo_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Echo_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Echo_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Echo_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Echo_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Echo_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Timer_Echo_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Timer_Echo_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Timer_Echo_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Timer_Echo_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Timer_Echo_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Timer_Echo_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Timer_Mode
Timer_Mode_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_Mode_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_Mode_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_Mode_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_Mode_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_Mode_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_Mode_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_Mode_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_Mode_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_Mode_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Mode_TimerHW__PM_ACT_MSK EQU 0x02
Timer_Mode_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Mode_TimerHW__PM_STBY_MSK EQU 0x02
Timer_Mode_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_Mode_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_Mode_TimerHW__SR0 EQU CYREG_TMR1_SR0

; UART_TOESP
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_TOESP_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_TOESP_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_TOESP_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_TOESP_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_TOESP_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_TOESP_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_TOESP_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_TOESP_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_TOESP_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_TOESP_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_TOESP_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_TOESP_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_TOESP_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_TOESP_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_TOESP_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_TOESP_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_TOESP_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_TOESP_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_TOESP_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_TOESP_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_TOESP_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_TOESP_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_TOESP_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_TOESP_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_TOESP_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_TOESP_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_TOESP_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TOESP_BUART_sRX_RxSts__3__POS EQU 3
UART_TOESP_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TOESP_BUART_sRX_RxSts__4__POS EQU 4
UART_TOESP_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TOESP_BUART_sRX_RxSts__5__POS EQU 5
UART_TOESP_BUART_sRX_RxSts__MASK EQU 0x38
UART_TOESP_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_TOESP_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_TOESP_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_TOESP_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_TOESP_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_TOESP_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_TOESP_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_TOESP_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_TOESP_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_TOESP_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_TOESP_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_TOESP_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_TOESP_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_TOESP_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_TOESP_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_TOESP_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TOESP_BUART_sTX_TxSts__0__POS EQU 0
UART_TOESP_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TOESP_BUART_sTX_TxSts__1__POS EQU 1
UART_TOESP_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TOESP_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_TOESP_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TOESP_BUART_sTX_TxSts__2__POS EQU 2
UART_TOESP_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TOESP_BUART_sTX_TxSts__3__POS EQU 3
UART_TOESP_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TOESP_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_TOESP_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TOESP_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_TOESP_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_TOESP_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_TOESP_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_TOESP_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TOESP_IntClock__INDEX EQU 0x02
UART_TOESP_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TOESP_IntClock__PM_ACT_MSK EQU 0x04
UART_TOESP_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TOESP_IntClock__PM_STBY_MSK EQU 0x04

; WaveDAC8_1
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP1_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP1_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x02
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x02
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP1_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP1_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP1_TR1
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC3_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

; Pin_EchoTrig
Pin_EchoTrig__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_EchoTrig__0__MASK EQU 0x01
Pin_EchoTrig__0__PC EQU CYREG_PRT3_PC0
Pin_EchoTrig__0__PORT EQU 3
Pin_EchoTrig__0__SHIFT EQU 0
Pin_EchoTrig__AG EQU CYREG_PRT3_AG
Pin_EchoTrig__AMUX EQU CYREG_PRT3_AMUX
Pin_EchoTrig__BIE EQU CYREG_PRT3_BIE
Pin_EchoTrig__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_EchoTrig__BYP EQU CYREG_PRT3_BYP
Pin_EchoTrig__CTL EQU CYREG_PRT3_CTL
Pin_EchoTrig__DM0 EQU CYREG_PRT3_DM0
Pin_EchoTrig__DM1 EQU CYREG_PRT3_DM1
Pin_EchoTrig__DM2 EQU CYREG_PRT3_DM2
Pin_EchoTrig__DR EQU CYREG_PRT3_DR
Pin_EchoTrig__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_EchoTrig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_EchoTrig__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_EchoTrig__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_EchoTrig__MASK EQU 0x01
Pin_EchoTrig__PORT EQU 3
Pin_EchoTrig__PRT EQU CYREG_PRT3_PRT
Pin_EchoTrig__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_EchoTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_EchoTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_EchoTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_EchoTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_EchoTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_EchoTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_EchoTrig__PS EQU CYREG_PRT3_PS
Pin_EchoTrig__SHIFT EQU 0
Pin_EchoTrig__SLW EQU CYREG_PRT3_SLW

; Timer_Display
Timer_Display_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_Display_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_Display_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_Display_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_Display_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_Display_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_Display_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_Display_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_Display_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_Display_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Display_TimerHW__PM_ACT_MSK EQU 0x01
Timer_Display_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Display_TimerHW__PM_STBY_MSK EQU 0x01
Timer_Display_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_Display_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_Display_TimerHW__SR0 EQU CYREG_TMR0_SR0

; isr_checkMode
isr_checkMode__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_checkMode__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_checkMode__INTC_MASK EQU 0x40000
isr_checkMode__INTC_NUMBER EQU 18
isr_checkMode__INTC_PRIOR_NUM EQU 5
isr_checkMode__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_checkMode__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_checkMode__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_updateESP
isr_updateESP__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_updateESP__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_updateESP__INTC_MASK EQU 0x20000
isr_updateESP__INTC_NUMBER EQU 17
isr_updateESP__INTC_PRIOR_NUM EQU 3
isr_updateESP__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_updateESP__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_updateESP__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Dice_LED_1
Pin_Dice_LED_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_Dice_LED_1__0__MASK EQU 0x04
Pin_Dice_LED_1__0__PC EQU CYREG_PRT12_PC2
Pin_Dice_LED_1__0__PORT EQU 12
Pin_Dice_LED_1__0__SHIFT EQU 2
Pin_Dice_LED_1__AG EQU CYREG_PRT12_AG
Pin_Dice_LED_1__BIE EQU CYREG_PRT12_BIE
Pin_Dice_LED_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Dice_LED_1__BYP EQU CYREG_PRT12_BYP
Pin_Dice_LED_1__DM0 EQU CYREG_PRT12_DM0
Pin_Dice_LED_1__DM1 EQU CYREG_PRT12_DM1
Pin_Dice_LED_1__DM2 EQU CYREG_PRT12_DM2
Pin_Dice_LED_1__DR EQU CYREG_PRT12_DR
Pin_Dice_LED_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Dice_LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Dice_LED_1__MASK EQU 0x04
Pin_Dice_LED_1__PORT EQU 12
Pin_Dice_LED_1__PRT EQU CYREG_PRT12_PRT
Pin_Dice_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Dice_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Dice_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Dice_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Dice_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Dice_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Dice_LED_1__PS EQU CYREG_PRT12_PS
Pin_Dice_LED_1__SHIFT EQU 2
Pin_Dice_LED_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Dice_LED_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Dice_LED_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Dice_LED_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Dice_LED_1__SLW EQU CYREG_PRT12_SLW

; Pin_Dice_LED_2
Pin_Dice_LED_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_Dice_LED_2__0__MASK EQU 0x40
Pin_Dice_LED_2__0__PC EQU CYREG_PRT2_PC6
Pin_Dice_LED_2__0__PORT EQU 2
Pin_Dice_LED_2__0__SHIFT EQU 6
Pin_Dice_LED_2__AG EQU CYREG_PRT2_AG
Pin_Dice_LED_2__AMUX EQU CYREG_PRT2_AMUX
Pin_Dice_LED_2__BIE EQU CYREG_PRT2_BIE
Pin_Dice_LED_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Dice_LED_2__BYP EQU CYREG_PRT2_BYP
Pin_Dice_LED_2__CTL EQU CYREG_PRT2_CTL
Pin_Dice_LED_2__DM0 EQU CYREG_PRT2_DM0
Pin_Dice_LED_2__DM1 EQU CYREG_PRT2_DM1
Pin_Dice_LED_2__DM2 EQU CYREG_PRT2_DM2
Pin_Dice_LED_2__DR EQU CYREG_PRT2_DR
Pin_Dice_LED_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Dice_LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Dice_LED_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Dice_LED_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Dice_LED_2__MASK EQU 0x40
Pin_Dice_LED_2__PORT EQU 2
Pin_Dice_LED_2__PRT EQU CYREG_PRT2_PRT
Pin_Dice_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Dice_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Dice_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Dice_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Dice_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Dice_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Dice_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Dice_LED_2__PS EQU CYREG_PRT2_PS
Pin_Dice_LED_2__SHIFT EQU 6
Pin_Dice_LED_2__SLW EQU CYREG_PRT2_SLW

; Pin_EchoReturn
Pin_EchoReturn__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_EchoReturn__0__MASK EQU 0x02
Pin_EchoReturn__0__PC EQU CYREG_PRT3_PC1
Pin_EchoReturn__0__PORT EQU 3
Pin_EchoReturn__0__SHIFT EQU 1
Pin_EchoReturn__AG EQU CYREG_PRT3_AG
Pin_EchoReturn__AMUX EQU CYREG_PRT3_AMUX
Pin_EchoReturn__BIE EQU CYREG_PRT3_BIE
Pin_EchoReturn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_EchoReturn__BYP EQU CYREG_PRT3_BYP
Pin_EchoReturn__CTL EQU CYREG_PRT3_CTL
Pin_EchoReturn__DM0 EQU CYREG_PRT3_DM0
Pin_EchoReturn__DM1 EQU CYREG_PRT3_DM1
Pin_EchoReturn__DM2 EQU CYREG_PRT3_DM2
Pin_EchoReturn__DR EQU CYREG_PRT3_DR
Pin_EchoReturn__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_EchoReturn__INTSTAT EQU CYREG_PICU3_INTSTAT
Pin_EchoReturn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_EchoReturn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_EchoReturn__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_EchoReturn__MASK EQU 0x02
Pin_EchoReturn__PORT EQU 3
Pin_EchoReturn__PRT EQU CYREG_PRT3_PRT
Pin_EchoReturn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_EchoReturn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_EchoReturn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_EchoReturn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_EchoReturn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_EchoReturn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_EchoReturn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_EchoReturn__PS EQU CYREG_PRT3_PS
Pin_EchoReturn__SHIFT EQU 1
Pin_EchoReturn__SLW EQU CYREG_PRT3_SLW
Pin_EchoReturn__SNAP EQU CYREG_PICU3_SNAP

; debouncerClock
debouncerClock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
debouncerClock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
debouncerClock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
debouncerClock__CFG2_SRC_SEL_MASK EQU 0x07
debouncerClock__INDEX EQU 0x07
debouncerClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
debouncerClock__PM_ACT_MSK EQU 0x80
debouncerClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
debouncerClock__PM_STBY_MSK EQU 0x80

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0006037D
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
