$date
	Thu Jun 29 21:36:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Sequence_Detector_Moore_FSM_Verilog $end
$var wire 1 ! detector_out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ sequence_in $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ sequence_in $end
$var parameter 3 % One $end
$var parameter 3 & OneZero $end
$var parameter 3 ' OneZeroOne $end
$var parameter 3 ( OneZeroOneOne $end
$var parameter 3 ) Zero $end
$var reg 3 * current_state [2:0] $end
$var reg 1 ! detector_out $end
$var reg 3 + next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 )
b110 (
b10 '
b11 &
b1 %
$end
#0
$dumpvars
b0 +
b0 *
0$
1#
0"
0!
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
0#
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
b1 +
0"
1$
#75
b1 *
1"
#80
b11 +
0"
0$
#85
b0 +
b11 *
1"
#90
b10 +
0"
1$
#95
b110 +
b10 *
1"
#100
0"
#105
1!
b1 +
b110 *
1"
#110
b11 +
0"
0$
#115
0!
b0 +
b11 *
1"
#120
0"
#125
b0 *
1"
#130
b1 +
0"
1$
#135
b1 *
1"
#140
0"
#145
1"
#150
b11 +
0"
0$
