Fitter report for mic1
Mon Dec 01 08:54:41 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 01 08:54:40 2025           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mic1                                            ;
; Top-level Entity Name              ; CPU                                             ;
; Family                             ; Cyclone III                                     ;
; Device                             ; EP3C16F484C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 307 / 15,408 ( 2 % )                            ;
;     Total combinational functions  ; 302 / 15,408 ( 2 % )                            ;
;     Dedicated logic registers      ; 49 / 15,408 ( < 1 % )                           ;
; Total registers                    ; 49                                              ;
; Total pins                         ; 224 / 347 ( 65 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 18,432 / 516,096 ( 4 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+-----------------------+-------------------------------+
; Pin Name              ; Reason                        ;
+-----------------------+-------------------------------+
; DATA_MEM_write_enable ; Incomplete set of assignments ;
; PROG_MEM_IN[7]        ; Incomplete set of assignments ;
; PROG_MEM_IN[6]        ; Incomplete set of assignments ;
; PROG_MEM_IN[5]        ; Incomplete set of assignments ;
; PROG_MEM_IN[4]        ; Incomplete set of assignments ;
; PROG_MEM_IN[3]        ; Incomplete set of assignments ;
; PROG_MEM_IN[2]        ; Incomplete set of assignments ;
; PROG_MEM_IN[1]        ; Incomplete set of assignments ;
; PROG_MEM_IN[0]        ; Incomplete set of assignments ;
; MIR[35]               ; Incomplete set of assignments ;
; MIR[34]               ; Incomplete set of assignments ;
; MIR[33]               ; Incomplete set of assignments ;
; MIR[32]               ; Incomplete set of assignments ;
; MIR[31]               ; Incomplete set of assignments ;
; MIR[30]               ; Incomplete set of assignments ;
; MIR[29]               ; Incomplete set of assignments ;
; MIR[28]               ; Incomplete set of assignments ;
; MIR[27]               ; Incomplete set of assignments ;
; MIR[26]               ; Incomplete set of assignments ;
; MIR[25]               ; Incomplete set of assignments ;
; MIR[24]               ; Incomplete set of assignments ;
; MIR[23]               ; Incomplete set of assignments ;
; MIR[22]               ; Incomplete set of assignments ;
; MIR[21]               ; Incomplete set of assignments ;
; MIR[20]               ; Incomplete set of assignments ;
; MIR[19]               ; Incomplete set of assignments ;
; MIR[18]               ; Incomplete set of assignments ;
; MIR[17]               ; Incomplete set of assignments ;
; MIR[16]               ; Incomplete set of assignments ;
; MIR[15]               ; Incomplete set of assignments ;
; MIR[14]               ; Incomplete set of assignments ;
; MIR[13]               ; Incomplete set of assignments ;
; MIR[12]               ; Incomplete set of assignments ;
; MIR[11]               ; Incomplete set of assignments ;
; MIR[10]               ; Incomplete set of assignments ;
; MIR[9]                ; Incomplete set of assignments ;
; MIR[8]                ; Incomplete set of assignments ;
; MIR[7]                ; Incomplete set of assignments ;
; MIR[6]                ; Incomplete set of assignments ;
; MIR[5]                ; Incomplete set of assignments ;
; MIR[4]                ; Incomplete set of assignments ;
; MIR[3]                ; Incomplete set of assignments ;
; MIR[2]                ; Incomplete set of assignments ;
; MIR[1]                ; Incomplete set of assignments ;
; MIR[0]                ; Incomplete set of assignments ;
; C_BUS[31]             ; Incomplete set of assignments ;
; C_BUS[30]             ; Incomplete set of assignments ;
; C_BUS[29]             ; Incomplete set of assignments ;
; C_BUS[28]             ; Incomplete set of assignments ;
; C_BUS[27]             ; Incomplete set of assignments ;
; C_BUS[26]             ; Incomplete set of assignments ;
; C_BUS[25]             ; Incomplete set of assignments ;
; C_BUS[24]             ; Incomplete set of assignments ;
; C_BUS[23]             ; Incomplete set of assignments ;
; C_BUS[22]             ; Incomplete set of assignments ;
; C_BUS[21]             ; Incomplete set of assignments ;
; C_BUS[20]             ; Incomplete set of assignments ;
; C_BUS[19]             ; Incomplete set of assignments ;
; C_BUS[18]             ; Incomplete set of assignments ;
; C_BUS[17]             ; Incomplete set of assignments ;
; C_BUS[16]             ; Incomplete set of assignments ;
; C_BUS[15]             ; Incomplete set of assignments ;
; C_BUS[14]             ; Incomplete set of assignments ;
; C_BUS[13]             ; Incomplete set of assignments ;
; C_BUS[12]             ; Incomplete set of assignments ;
; C_BUS[11]             ; Incomplete set of assignments ;
; C_BUS[10]             ; Incomplete set of assignments ;
; C_BUS[9]              ; Incomplete set of assignments ;
; C_BUS[8]              ; Incomplete set of assignments ;
; C_BUS[7]              ; Incomplete set of assignments ;
; C_BUS[6]              ; Incomplete set of assignments ;
; C_BUS[5]              ; Incomplete set of assignments ;
; C_BUS[4]              ; Incomplete set of assignments ;
; C_BUS[3]              ; Incomplete set of assignments ;
; C_BUS[2]              ; Incomplete set of assignments ;
; C_BUS[1]              ; Incomplete set of assignments ;
; C_BUS[0]              ; Incomplete set of assignments ;
; DATA_MEM_ADDR[31]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[30]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[29]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[28]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[27]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[26]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[25]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[24]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[23]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[22]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[21]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[20]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[19]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[18]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[17]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[16]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[15]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[14]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[13]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[12]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[11]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[10]     ; Incomplete set of assignments ;
; DATA_MEM_ADDR[9]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[8]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[7]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[6]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[5]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[4]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[3]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[2]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[1]      ; Incomplete set of assignments ;
; DATA_MEM_ADDR[0]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[31]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[30]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[29]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[28]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[27]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[26]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[25]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[24]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[23]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[22]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[21]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[20]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[19]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[18]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[17]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[16]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[15]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[14]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[13]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[12]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[11]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[10]      ; Incomplete set of assignments ;
; DATA_MEM_OUT[9]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[8]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[7]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[6]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[5]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[4]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[3]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[2]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[1]       ; Incomplete set of assignments ;
; DATA_MEM_OUT[0]       ; Incomplete set of assignments ;
; MBR_OUT[7]            ; Incomplete set of assignments ;
; MBR_OUT[6]            ; Incomplete set of assignments ;
; MBR_OUT[5]            ; Incomplete set of assignments ;
; MBR_OUT[4]            ; Incomplete set of assignments ;
; MBR_OUT[3]            ; Incomplete set of assignments ;
; MBR_OUT[2]            ; Incomplete set of assignments ;
; MBR_OUT[1]            ; Incomplete set of assignments ;
; MBR_OUT[0]            ; Incomplete set of assignments ;
; MPC[8]                ; Incomplete set of assignments ;
; MPC[7]                ; Incomplete set of assignments ;
; MPC[6]                ; Incomplete set of assignments ;
; MPC[5]                ; Incomplete set of assignments ;
; MPC[4]                ; Incomplete set of assignments ;
; MPC[3]                ; Incomplete set of assignments ;
; MPC[2]                ; Incomplete set of assignments ;
; MPC[1]                ; Incomplete set of assignments ;
; MPC[0]                ; Incomplete set of assignments ;
; PC[31]                ; Incomplete set of assignments ;
; PC[30]                ; Incomplete set of assignments ;
; PC[29]                ; Incomplete set of assignments ;
; PC[28]                ; Incomplete set of assignments ;
; PC[27]                ; Incomplete set of assignments ;
; PC[26]                ; Incomplete set of assignments ;
; PC[25]                ; Incomplete set of assignments ;
; PC[24]                ; Incomplete set of assignments ;
; PC[23]                ; Incomplete set of assignments ;
; PC[22]                ; Incomplete set of assignments ;
; PC[21]                ; Incomplete set of assignments ;
; PC[20]                ; Incomplete set of assignments ;
; PC[19]                ; Incomplete set of assignments ;
; PC[18]                ; Incomplete set of assignments ;
; PC[17]                ; Incomplete set of assignments ;
; PC[16]                ; Incomplete set of assignments ;
; PC[15]                ; Incomplete set of assignments ;
; PC[14]                ; Incomplete set of assignments ;
; PC[13]                ; Incomplete set of assignments ;
; PC[12]                ; Incomplete set of assignments ;
; PC[11]                ; Incomplete set of assignments ;
; PC[10]                ; Incomplete set of assignments ;
; PC[9]                 ; Incomplete set of assignments ;
; PC[8]                 ; Incomplete set of assignments ;
; PC[7]                 ; Incomplete set of assignments ;
; PC[6]                 ; Incomplete set of assignments ;
; PC[5]                 ; Incomplete set of assignments ;
; PC[4]                 ; Incomplete set of assignments ;
; PC[3]                 ; Incomplete set of assignments ;
; PC[2]                 ; Incomplete set of assignments ;
; PC[1]                 ; Incomplete set of assignments ;
; PC[0]                 ; Incomplete set of assignments ;
; CLOCK                 ; Incomplete set of assignments ;
; LOADN                 ; Incomplete set of assignments ;
; DATA_MEM_IN[31]       ; Incomplete set of assignments ;
; DATA_MEM_IN[30]       ; Incomplete set of assignments ;
; DATA_MEM_IN[29]       ; Incomplete set of assignments ;
; DATA_MEM_IN[28]       ; Incomplete set of assignments ;
; DATA_MEM_IN[27]       ; Incomplete set of assignments ;
; DATA_MEM_IN[26]       ; Incomplete set of assignments ;
; DATA_MEM_IN[25]       ; Incomplete set of assignments ;
; DATA_MEM_IN[24]       ; Incomplete set of assignments ;
; DATA_MEM_IN[23]       ; Incomplete set of assignments ;
; DATA_MEM_IN[22]       ; Incomplete set of assignments ;
; DATA_MEM_IN[21]       ; Incomplete set of assignments ;
; DATA_MEM_IN[20]       ; Incomplete set of assignments ;
; DATA_MEM_IN[19]       ; Incomplete set of assignments ;
; DATA_MEM_IN[18]       ; Incomplete set of assignments ;
; DATA_MEM_IN[17]       ; Incomplete set of assignments ;
; DATA_MEM_IN[16]       ; Incomplete set of assignments ;
; DATA_MEM_IN[15]       ; Incomplete set of assignments ;
; DATA_MEM_IN[14]       ; Incomplete set of assignments ;
; DATA_MEM_IN[13]       ; Incomplete set of assignments ;
; DATA_MEM_IN[12]       ; Incomplete set of assignments ;
; DATA_MEM_IN[11]       ; Incomplete set of assignments ;
; DATA_MEM_IN[10]       ; Incomplete set of assignments ;
; DATA_MEM_IN[9]        ; Incomplete set of assignments ;
; DATA_MEM_IN[8]        ; Incomplete set of assignments ;
; DATA_MEM_IN[7]        ; Incomplete set of assignments ;
; DATA_MEM_IN[6]        ; Incomplete set of assignments ;
; DATA_MEM_IN[5]        ; Incomplete set of assignments ;
; DATA_MEM_IN[4]        ; Incomplete set of assignments ;
; DATA_MEM_IN[3]        ; Incomplete set of assignments ;
; DATA_MEM_IN[2]        ; Incomplete set of assignments ;
; DATA_MEM_IN[1]        ; Incomplete set of assignments ;
; DATA_MEM_IN[0]        ; Incomplete set of assignments ;
+-----------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 844 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 844 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 834     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Aluno/Downloads/Projeto-Mic-1-main (2)/Projeto-Mic-1-main/output_files/mic1.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 307 / 15,408 ( 2 % )     ;
;     -- Combinational with no register       ; 258                      ;
;     -- Register only                        ; 5                        ;
;     -- Combinational with a register        ; 44                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 206                      ;
;     -- 3 input functions                    ; 57                       ;
;     -- <=2 input functions                  ; 39                       ;
;     -- Register only                        ; 5                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 302                      ;
;     -- arithmetic mode                      ; 0                        ;
;                                             ;                          ;
; Total registers*                            ; 49 / 17,068 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 49 / 15,408 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 26 / 963 ( 3 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 224 / 347 ( 65 % )       ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 3 / 56 ( 5 % )           ;
; Total block memory bits                     ; 18,432 / 516,096 ( 4 % ) ;
; Total block memory implementation bits      ; 27,648 / 516,096 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 3 / 20 ( 15 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 6%             ;
; Maximum fan-out                             ; 232                      ;
; Highest non-global fan-out                  ; 101                      ;
; Total fan-out                               ; 1561                     ;
; Average fan-out                             ; 1.91                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 307 / 15408 ( 2 % )  ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 258                  ; 0                              ;
;     -- Register only                        ; 5                    ; 0                              ;
;     -- Combinational with a register        ; 44                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 206                  ; 0                              ;
;     -- 3 input functions                    ; 57                   ; 0                              ;
;     -- <=2 input functions                  ; 39                   ; 0                              ;
;     -- Register only                        ; 5                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 302                  ; 0                              ;
;     -- arithmetic mode                      ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 49                   ; 0                              ;
;     -- Dedicated logic registers            ; 49 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 26 / 963 ( 3 % )     ; 0 / 963 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 224                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 18432                ; 0                              ;
; Total RAM block bits                        ; 27648                ; 0                              ;
; M9K                                         ; 3 / 56 ( 5 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 1655                 ; 5                              ;
;     -- Registered Connections               ; 600                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 42                   ; 0                              ;
;     -- Output Ports                         ; 182                  ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK           ; G2    ; 1        ; 0            ; 14           ; 0            ; 21                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[0]  ; D21   ; 6        ; 41           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[10] ; P21   ; 5        ; 41           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[11] ; N19   ; 5        ; 41           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[12] ; H14   ; 7        ; 35           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[13] ; A18   ; 7        ; 32           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[14] ; AB18  ; 4        ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[15] ; P20   ; 5        ; 41           ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[16] ; H13   ; 7        ; 28           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[17] ; B7    ; 8        ; 11           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[18] ; H19   ; 6        ; 41           ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[19] ; D22   ; 6        ; 41           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[1]  ; P16   ; 5        ; 41           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[20] ; H21   ; 6        ; 41           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[21] ; C17   ; 7        ; 35           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[22] ; D19   ; 7        ; 37           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[23] ; R18   ; 5        ; 41           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[24] ; M15   ; 5        ; 41           ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[25] ; G13   ; 7        ; 30           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[26] ; J2    ; 1        ; 0            ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[27] ; N21   ; 5        ; 41           ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[28] ; H22   ; 6        ; 41           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[29] ; R22   ; 5        ; 41           ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[2]  ; C21   ; 6        ; 41           ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[30] ; D20   ; 6        ; 41           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[31] ; V13   ; 4        ; 30           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[3]  ; H17   ; 6        ; 41           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[4]  ; U21   ; 5        ; 41           ; 8            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[5]  ; M20   ; 5        ; 41           ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[6]  ; G14   ; 7        ; 37           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[7]  ; F19   ; 6        ; 41           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[8]  ; N20   ; 5        ; 41           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; DATA_MEM_IN[9]  ; E16   ; 7        ; 39           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; LOADN           ; G1    ; 1        ; 0            ; 14           ; 7            ; 37                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[0]  ; V16   ; 4        ; 37           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[1]  ; AA19  ; 4        ; 35           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[2]  ; AA7   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[3]  ; F9    ; 8        ; 7            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[4]  ; M4    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[5]  ; G4    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[6]  ; G21   ; 6        ; 41           ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PROG_MEM_IN[7]  ; G22   ; 6        ; 41           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; C_BUS[0]              ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[10]             ; C20   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[11]             ; E22   ; 6        ; 41           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[12]             ; C22   ; 6        ; 41           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[13]             ; L16   ; 6        ; 41           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[14]             ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[15]             ; U13   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[16]             ; L15   ; 6        ; 41           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[17]             ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[18]             ; M16   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[19]             ; U22   ; 5        ; 41           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[1]              ; N18   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[20]             ; R21   ; 5        ; 41           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[21]             ; G16   ; 7        ; 39           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[22]             ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[23]             ; K18   ; 6        ; 41           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[24]             ; H16   ; 6        ; 41           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[25]             ; J4    ; 1        ; 0            ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[26]             ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[27]             ; R19   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[28]             ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[29]             ; R13   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[2]              ; J17   ; 6        ; 41           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[30]             ; F22   ; 6        ; 41           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[31]             ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[3]              ; Y22   ; 5        ; 41           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[4]              ; D17   ; 7        ; 37           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[5]              ; T14   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[6]              ; N16   ; 5        ; 41           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[7]              ; H18   ; 6        ; 41           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[8]              ; E21   ; 6        ; 41           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; C_BUS[9]              ; B22   ; 6        ; 41           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[0]      ; R11   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[10]     ; W6    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[11]     ; U8    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[12]     ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[13]     ; R10   ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[14]     ; AB4   ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[15]     ; G7    ; 8        ; 1            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[16]     ; L6    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[17]     ; AA2   ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[18]     ; P1    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[19]     ; Y10   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[1]      ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[20]     ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[21]     ; W8    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[22]     ; D6    ; 8        ; 3            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[23]     ; R6    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[24]     ; AA4   ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[25]     ; W21   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[26]     ; C7    ; 8        ; 9            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[27]     ; AA17  ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[28]     ; F7    ; 8        ; 1            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[29]     ; M3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[2]      ; V15   ; 4        ; 32           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[30]     ; V6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[31]     ; AA5   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[3]      ; E6    ; 8        ; 1            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[4]      ; G11   ; 8        ; 14           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[5]      ; W15   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[6]      ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[7]      ; V5    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[8]      ; AA21  ; 5        ; 41           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_ADDR[9]      ; V3    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[0]       ; V14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[10]      ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[11]      ; N22   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[12]      ; AB17  ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[13]      ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[14]      ; F20   ; 6        ; 41           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[15]      ; E13   ; 7        ; 23           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[16]      ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[17]      ; H2    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[18]      ; H15   ; 7        ; 35           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[19]      ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[1]       ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[20]      ; F21   ; 6        ; 41           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[21]      ; C10   ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[22]      ; H20   ; 6        ; 41           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[23]      ; J18   ; 6        ; 41           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[24]      ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[25]      ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[26]      ; W13   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[27]      ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[28]      ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[29]      ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[2]       ; G18   ; 6        ; 41           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[30]      ; B21   ; 6        ; 41           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[31]      ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[3]       ; K17   ; 6        ; 41           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[4]       ; A20   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[5]       ; T12   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[6]       ; N15   ; 5        ; 41           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[7]       ; B20   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[8]       ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_OUT[9]       ; N17   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DATA_MEM_write_enable ; J15   ; 6        ; 41           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[0]            ; P4    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[1]            ; V11   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[2]            ; M5    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[3]            ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[4]            ; AA8   ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[5]            ; R1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[6]            ; T11   ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_OUT[7]            ; U11   ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[0]                ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[10]               ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[11]               ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[12]               ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[13]               ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[14]               ; B8    ; 8        ; 14           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[15]               ; P22   ; 5        ; 41           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[16]               ; M6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[17]               ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[18]               ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[19]               ; A10   ; 8        ; 16           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[1]                ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[20]               ; K19   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[21]               ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[22]               ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[23]               ; E12   ; 7        ; 21           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[24]               ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[25]               ; C15   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[26]               ; E10   ; 8        ; 16           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[27]               ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[28]               ; M19   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[29]               ; D10   ; 8        ; 16           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[2]                ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[30]               ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[31]               ; B10   ; 8        ; 16           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[32]               ; A9    ; 8        ; 16           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[33]               ; A8    ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[34]               ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[35]               ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[3]                ; AB15  ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[4]                ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[5]                ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[6]                ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[7]                ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[8]                ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MIR[9]                ; B9    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[0]                ; A6    ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[1]                ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[2]                ; M21   ; 5        ; 41           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[3]                ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[4]                ; AA13  ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[5]                ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[6]                ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[7]                ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MPC[8]                ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[0]                 ; F8    ; 8        ; 5            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[10]                ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[11]                ; K7    ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[12]                ; T15   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[13]                ; AA9   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[14]                ; J7    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[15]                ; V1    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[16]                ; AB3   ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[17]                ; E9    ; 8        ; 11           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[18]                ; B4    ; 8        ; 5            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[19]                ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[1]                 ; H10   ; 8        ; 9            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[20]                ; W14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[21]                ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[22]                ; AB9   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[23]                ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[24]                ; G9    ; 8        ; 9            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[25]                ; N7    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[26]                ; AA18  ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[27]                ; U7    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[28]                ; P7    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[29]                ; W20   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[2]                 ; Y17   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[30]                ; N8    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[31]                ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[3]                 ; B5    ; 8        ; 7            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[4]                 ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[5]                 ; A4    ; 8        ; 5            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[6]                 ; P6    ; 2        ; 0            ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[7]                 ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[8]                 ; A3    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[9]                 ; Y4    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO        ; DATA_MEM_OUT[11]        ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO        ; DATA_MEM_IN[27]         ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO        ; MIR[11]                 ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; MIR[5]                  ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; MIR[21]                 ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R9n, nWE                          ; Use as regular IO        ; C_BUS[11]               ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R9p, nOE                          ; Use as regular IO        ; C_BUS[8]                ; Dual Purpose Pin          ;
; F20      ; DIFFIO_R6n, nAVD                         ; Use as regular IO        ; DATA_MEM_OUT[14]        ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R6p                               ; Use as regular IO        ; DATA_MEM_IN[7]          ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R5n, PADD23                       ; Use as regular IO        ; DATA_MEM_OUT[2]         ; Dual Purpose Pin          ;
; B22      ; DIFFIO_R3n, PADD22                       ; Use as regular IO        ; C_BUS[9]                ; Dual Purpose Pin          ;
; B21      ; DIFFIO_R3p, PADD21                       ; Use as regular IO        ; DATA_MEM_OUT[30]        ; Dual Purpose Pin          ;
; C20      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; C_BUS[10]               ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO        ; C_BUS[22]               ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO        ; C_BUS[0]                ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO        ; DATA_MEM_OUT[24]        ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO        ; DATA_MEM_OUT[25]        ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; MIR[2]                  ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO        ; MPC[8]                  ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO        ; MIR[1]                  ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; DATA_MEM_OUT[28]        ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO        ; MIR[13]                 ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO        ; MPC[6]                  ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO        ; DATA_MEM_OUT[16]        ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO        ; MPC[1]                  ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; MPC[3]                  ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO        ; MPC[7]                  ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO        ; MIR[7]                  ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; MIR[31]                 ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; MIR[32]                 ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; MIR[9]                  ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; MIR[33]                 ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; MIR[14]                 ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; DATA_MEM_ADDR[6]        ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; DATA_MEM_IN[17]         ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; MPC[0]                  ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; MIR[35]                 ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; DATA_MEM_ADDR[26]       ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; PC[18]                  ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; PC[0]                   ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; PC[8]                   ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 33 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 20 / 48 ( 42 % ) ; 2.5V          ; --           ;
; 3        ; 26 / 46 ( 57 % ) ; 2.5V          ; --           ;
; 4        ; 27 / 41 ( 66 % ) ; 2.5V          ; --           ;
; 5        ; 29 / 46 ( 63 % ) ; 2.5V          ; --           ;
; 6        ; 41 / 43 ( 95 % ) ; 2.5V          ; --           ;
; 7        ; 42 / 47 ( 89 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 43 ( 67 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; PC[8]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 350        ; 8        ; PC[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; MPC[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; DATA_MEM_ADDR[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; MIR[33]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; MIR[32]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 326        ; 8        ; MIR[19]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; MPC[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; MPC[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; MPC[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 298        ; 7        ; DATA_MEM_OUT[29]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; C_BUS[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 291        ; 7        ; DATA_MEM_IN[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 290        ; 7        ; C_BUS[17]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 284        ; 7        ; DATA_MEM_OUT[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; DATA_MEM_ADDR[17]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; DATA_MEM_ADDR[24]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; DATA_MEM_ADDR[31]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; PROG_MEM_IN[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; MBR_OUT[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; PC[13]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; DATA_MEM_ADDR[12]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; MPC[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; MIR[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; DATA_MEM_OUT[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; DATA_MEM_ADDR[27]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; PC[26]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; PROG_MEM_IN[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; DATA_MEM_ADDR[8]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; PC[16]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; DATA_MEM_ADDR[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; PC[22]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; MIR[30]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; MPC[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; MIR[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; MIR[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; PC[31]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; DATA_MEM_OUT[12]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; DATA_MEM_IN[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; PC[18]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 346        ; 8        ; PC[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; DATA_MEM_IN[17]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; MIR[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; MIR[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; MIR[31]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; MPC[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; DATA_MEM_OUT[16]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; MIR[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; DATA_MEM_OUT[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 297        ; 7        ; DATA_MEM_OUT[24]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; C_BUS[22]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 289        ; 7        ; DATA_MEM_OUT[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 285        ; 7        ; DATA_MEM_OUT[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 269        ; 6        ; DATA_MEM_OUT[30]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 268        ; 6        ; C_BUS[9]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; DATA_MEM_ADDR[26]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 339        ; 8        ; MIR[35]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; DATA_MEM_OUT[21]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; DATA_MEM_OUT[28]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; MIR[25]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; DATA_MEM_IN[21]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; C_BUS[28]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 270        ; 6        ; C_BUS[10]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C21      ; 267        ; 6        ; DATA_MEM_IN[2]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 266        ; 6        ; C_BUS[12]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; DATA_MEM_ADDR[22]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; MIR[29]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; MIR[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; DATA_MEM_OUT[31]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; C_BUS[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; DATA_MEM_IN[22]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 271        ; 6        ; DATA_MEM_IN[30]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 261        ; 6        ; DATA_MEM_IN[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 260        ; 6        ; DATA_MEM_IN[19]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; DATA_MEM_ADDR[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; PC[17]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; MIR[26]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; MPC[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; MIR[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; DATA_MEM_OUT[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; DATA_MEM_OUT[25]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 294        ; 7        ; DATA_MEM_OUT[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 275        ; 7        ; DATA_MEM_IN[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; C_BUS[8]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 255        ; 6        ; C_BUS[11]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; PC[21]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; DATA_MEM_ADDR[28]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 352        ; 8        ; PC[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 347        ; 8        ; PROG_MEM_IN[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; MIR[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; DATA_MEM_OUT[27]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 306        ; 7        ; MIR[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 279        ; 7        ; PC[10]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; DATA_MEM_IN[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 262        ; 6        ; DATA_MEM_OUT[14]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 251        ; 6        ; DATA_MEM_OUT[20]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 250        ; 6        ; C_BUS[30]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 39         ; 1        ; LOADN                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 38         ; 1        ; CLOCK                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; PROG_MEM_IN[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; DATA_MEM_ADDR[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; PC[24]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; DATA_MEM_ADDR[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; MIR[22]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; DATA_MEM_IN[25]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 280        ; 7        ; DATA_MEM_IN[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; C_BUS[21]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; DATA_MEM_OUT[2]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; PROG_MEM_IN[6]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 225        ; 6        ; PROG_MEM_IN[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 26         ; 1        ; MIR[10]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 1        ; DATA_MEM_OUT[17]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; PC[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 323        ; 8        ; MIR[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; MIR[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; DATA_MEM_IN[16]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 288        ; 7        ; DATA_MEM_IN[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 287        ; 7        ; DATA_MEM_OUT[18]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 259        ; 6        ; C_BUS[24]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 265        ; 6        ; DATA_MEM_IN[3]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 257        ; 6        ; C_BUS[7]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 254        ; 6        ; DATA_MEM_IN[18]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 253        ; 6        ; DATA_MEM_OUT[22]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 246        ; 6        ; DATA_MEM_IN[20]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 245        ; 6        ; DATA_MEM_IN[28]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 29         ; 1        ; C_BUS[26]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 28         ; 1        ; DATA_MEM_IN[26]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; C_BUS[25]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; PC[14]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; DATA_MEM_write_enable                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 243        ; 6        ; C_BUS[31]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 258        ; 6        ; C_BUS[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 249        ; 6        ; DATA_MEM_OUT[23]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; MIR[24]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 241        ; 6        ; MIR[17]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; PC[11]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; MIR[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; MIR[34]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 247        ; 6        ; DATA_MEM_OUT[3]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 248        ; 6        ; C_BUS[23]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 237        ; 6        ; MIR[20]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; MIR[21]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; DATA_MEM_ADDR[16]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; C_BUS[16]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; C_BUS[13]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; MIR[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; MIR[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; DATA_MEM_ADDR[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; MIR[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 47         ; 2        ; DATA_MEM_ADDR[29]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 46         ; 2        ; PROG_MEM_IN[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 51         ; 2        ; MBR_OUT[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 43         ; 2        ; MIR[16]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; DATA_MEM_IN[24]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 222        ; 5        ; C_BUS[18]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; MIR[28]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; DATA_MEM_IN[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; MPC[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; DATA_MEM_OUT[19]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; PC[19]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 48         ; 2        ; PC[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; PC[25]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 67         ; 2        ; PC[30]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; DATA_MEM_OUT[6]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 205        ; 5        ; C_BUS[6]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; DATA_MEM_OUT[9]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; C_BUS[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; DATA_MEM_IN[11]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; DATA_MEM_IN[8]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; DATA_MEM_IN[27]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; DATA_MEM_OUT[11]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; DATA_MEM_ADDR[18]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; MBR_OUT[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; PC[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 74         ; 2        ; PC[28]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; DATA_MEM_IN[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; DATA_MEM_IN[15]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; DATA_MEM_IN[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; MIR[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; MBR_OUT[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; DATA_MEM_ADDR[23]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; DATA_MEM_ADDR[13]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 97         ; 3        ; DATA_MEM_ADDR[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; C_BUS[29]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; DATA_MEM_IN[23]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 204        ; 5        ; C_BUS[27]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; C_BUS[20]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; DATA_MEM_IN[29]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; PC[23]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 125        ; 3        ; MBR_OUT[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 148        ; 4        ; DATA_MEM_OUT[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; C_BUS[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 161        ; 4        ; PC[12]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; PC[27]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ; 95         ; 3        ; DATA_MEM_ADDR[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U9       ; 112        ; 3        ; PC[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; MBR_OUT[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; DATA_MEM_ADDR[20]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 156        ; 4        ; C_BUS[15]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; DATA_MEM_IN[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 201        ; 5        ; C_BUS[19]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 62         ; 2        ; PC[15]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; DATA_MEM_ADDR[9]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; DATA_MEM_ADDR[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V6       ; 92         ; 3        ; DATA_MEM_ADDR[30]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; MBR_OUT[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 142        ; 4        ; MIR[27]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; DATA_MEM_IN[31]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; DATA_MEM_OUT[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; DATA_MEM_ADDR[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; PROG_MEM_IN[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; C_BUS[14]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; DATA_MEM_ADDR[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; DATA_MEM_ADDR[21]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; MBR_OUT[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; DATA_MEM_OUT[26]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; PC[20]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 159        ; 4        ; DATA_MEM_ADDR[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; PC[29]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 191        ; 5        ; DATA_MEM_ADDR[25]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; PC[9]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; DATA_MEM_ADDR[19]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; PC[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; C_BUS[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                         ; 307 (0)     ; 49 (0)                    ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 224  ; 0            ; 258 (0)      ; 5 (0)             ; 44 (0)           ; |CPU                                                                                                           ; work         ;
;    |DATA_PATH:inst|                          ; 286 (0)     ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 247 (0)      ; 4 (0)             ; 35 (0)           ; |CPU|DATA_PATH:inst                                                                                            ; work         ;
;       |BANK_REGS:inst17|                     ; 68 (21)     ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (21)      ; 4 (0)             ; 35 (0)           ; |CPU|DATA_PATH:inst|BANK_REGS:inst17                                                                           ; work         ;
;          |CPP:inst8|                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8                                                                 ; work         ;
;             |register_32bit:inst3|           ; 2 (1)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3                                            ; work         ;
;                |register_8bit:inst1|         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1                        ; work         ;
;          |LV:inst7|                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7                                                                  ; work         ;
;             |register_32bit:inst1|           ; 2 (1)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1                                             ; work         ;
;                |register_8bit:inst|          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst                          ; work         ;
;          |MBR:inst3|                         ; 5 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 2 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3                                                                 ; work         ;
;             |register_32bit:inst1|           ; 2 (1)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1                                            ; work         ;
;                |register_8bit:inst1|         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst1                        ; work         ;
;             |register_32bit:inst|            ; 2 (1)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst                                             ; work         ;
;                |register_8bit:inst1|         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst1                         ; work         ;
;          |MDR:inst1|                         ; 36 (1)      ; 33 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 3 (1)             ; 30 (0)           ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1                                                                 ; work         ;
;             |register_32bit:inst|            ; 35 (1)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 2 (0)             ; 30 (9)           ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst                                             ; work         ;
;                |register_8bit:inst1|         ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 6 (6)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1                         ; work         ;
;                |register_8bit:inst2|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2                         ; work         ;
;                |register_8bit:inst3|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3                         ; work         ;
;                |register_8bit:inst|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst                          ; work         ;
;          |SP:inst6|                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6                                                                  ; work         ;
;             |register_32bit:inst1|           ; 2 (1)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (0)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1                                             ; work         ;
;                |register_8bit:inst|          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU|DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst                          ; work         ;
;       |ULA_32bit:inst|                       ; 184 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst                                                                             ; work         ;
;          |ULA_8bit:inst4|                    ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4                                                              ; work         ;
;             |ULA_1bit:inst25|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst26|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst27|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst28|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst29|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst30|                ; 4 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst31|                ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst|                  ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst                                                ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|full_adder_1bit:inst2                          ; work         ;
;          |ULA_8bit:inst5|                    ; 50 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5                                                              ; work         ;
;             |ULA_1bit:inst25|                ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst26|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst27|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst28|                ; 8 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst29|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst30|                ; 7 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst31|                ; 7 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst|                  ; 7 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst                                                ; work         ;
;                |full_adder_1bit:inst2|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2                          ; work         ;
;          |ULA_8bit:inst6|                    ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6                                                              ; work         ;
;             |ULA_1bit:inst25|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst26|                ; 4 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst27|                ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst28|                ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst29|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst30|                ; 4 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30                                              ; work         ;
;                |full_adder_1bit:inst2|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|full_adder_1bit:inst2                        ; work         ;
;             |ULA_1bit:inst31|                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31                                              ; work         ;
;             |ULA_1bit:inst|                  ; 7 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst                                                ; work         ;
;                |full_adder_1bit:inst2|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2                          ; work         ;
;          |ULA_8bit:inst|                     ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst                                                               ; work         ;
;             |ULA_1bit:inst25|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst26|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst27|                ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst28|                ; 9 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst29|                ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst30|                ; 9 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (7)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst31|                ; 8 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31                                               ; work         ;
;                |full_adder_1bit:inst2|       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2                         ; work         ;
;             |ULA_1bit:inst|                  ; 7 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst                                                 ; work         ;
;                |decoder_2x4:inst1|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|decoder_2x4:inst1                               ; work         ;
;                |full_adder_1bit:inst2|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|full_adder_1bit:inst2                           ; work         ;
;       |shifter:inst20|                       ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 0 (0)            ; |CPU|DATA_PATH:inst|shifter:inst20                                                                             ; work         ;
;    |UNIT_CONTROL:inst1|                      ; 21 (1)      ; 10 (1)                    ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (1)             ; 9 (0)            ; |CPU|UNIT_CONTROL:inst1                                                                                        ; work         ;
;       |MPC_generator:inst1|                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (1)            ; |CPU|UNIT_CONTROL:inst1|MPC_generator:inst1                                                                    ; work         ;
;          |lpm_mux0:inst9|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9                                                     ; work         ;
;             |lpm_mux:LPM_MUX_component|      ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component                           ; work         ;
;                |mux_g6e:auto_generated|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated    ; work         ;
;       |Microprogam_Memory:inst|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_ph91:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; DATA_MEM_write_enable ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PROG_MEM_IN[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MIR[35]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[34]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[33]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[32]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[31]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[30]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[29]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[28]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[27]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[26]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[25]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[24]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[23]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[22]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[21]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[20]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[19]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[18]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[17]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[16]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[15]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[14]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[13]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[12]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[11]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[10]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[9]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[8]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MIR[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[31]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[30]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[29]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[28]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[27]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[26]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[25]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[24]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[23]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[22]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[21]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[20]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[19]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[18]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[17]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[16]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[15]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[14]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[13]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[12]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[11]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[10]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[9]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[8]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C_BUS[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_ADDR[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA_MEM_OUT[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[7]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_OUT[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[8]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MPC[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[31]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[30]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[29]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[28]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[27]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[26]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[25]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[24]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[23]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[22]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[21]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[20]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[19]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[18]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[17]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[16]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[15]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[14]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[13]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[12]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[11]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[10]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[9]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[8]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[0]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LOADN                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[31]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[30]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[29]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[28]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[27]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[26]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[25]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[24]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[23]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[22]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[21]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[20]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[19]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[18]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[17]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[16]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[15]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[14]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[13]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[12]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[11]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[10]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[9]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[8]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[7]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[6]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DATA_MEM_IN[5]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[4]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[3]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[2]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[1]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DATA_MEM_IN[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; PROG_MEM_IN[7]                                                                                  ;                   ;         ;
; PROG_MEM_IN[6]                                                                                  ;                   ;         ;
; PROG_MEM_IN[5]                                                                                  ;                   ;         ;
; PROG_MEM_IN[4]                                                                                  ;                   ;         ;
; PROG_MEM_IN[3]                                                                                  ;                   ;         ;
; PROG_MEM_IN[2]                                                                                  ;                   ;         ;
; PROG_MEM_IN[1]                                                                                  ;                   ;         ;
; PROG_MEM_IN[0]                                                                                  ;                   ;         ;
; CLOCK                                                                                           ;                   ;         ;
; LOADN                                                                                           ;                   ;         ;
; DATA_MEM_IN[31]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst   ; 1                 ; 6       ;
; DATA_MEM_IN[30]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[30]~0                ; 0                 ; 6       ;
; DATA_MEM_IN[29]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst2  ; 0                 ; 6       ;
; DATA_MEM_IN[28]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst12 ; 0                 ; 6       ;
; DATA_MEM_IN[27]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst16 ; 1                 ; 6       ;
; DATA_MEM_IN[26]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst20 ; 0                 ; 6       ;
; DATA_MEM_IN[25]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst24 ; 1                 ; 6       ;
; DATA_MEM_IN[24]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst28 ; 1                 ; 6       ;
; DATA_MEM_IN[23]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst   ; 0                 ; 6       ;
; DATA_MEM_IN[22]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst1  ; 0                 ; 6       ;
; DATA_MEM_IN[21]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst2  ; 0                 ; 6       ;
; DATA_MEM_IN[20]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst12 ; 0                 ; 6       ;
; DATA_MEM_IN[19]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst16 ; 0                 ; 6       ;
; DATA_MEM_IN[18]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst20 ; 1                 ; 6       ;
; DATA_MEM_IN[17]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst24 ; 0                 ; 6       ;
; DATA_MEM_IN[16]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst28 ; 0                 ; 6       ;
; DATA_MEM_IN[15]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst   ; 0                 ; 6       ;
; DATA_MEM_IN[14]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst1  ; 0                 ; 6       ;
; DATA_MEM_IN[13]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst2  ; 0                 ; 6       ;
; DATA_MEM_IN[12]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst12 ; 0                 ; 6       ;
; DATA_MEM_IN[11]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst16 ; 1                 ; 6       ;
; DATA_MEM_IN[10]                                                                                 ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst20 ; 1                 ; 6       ;
; DATA_MEM_IN[9]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst24 ; 1                 ; 6       ;
; DATA_MEM_IN[8]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst28 ; 0                 ; 6       ;
; DATA_MEM_IN[7]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[7]~1                 ; 0                 ; 6       ;
; DATA_MEM_IN[6]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[6]~2                 ; 1                 ; 6       ;
; DATA_MEM_IN[5]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[5]~3                 ; 0                 ; 6       ;
; DATA_MEM_IN[4]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[4]~4                 ; 0                 ; 6       ;
; DATA_MEM_IN[3]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[3]~5                 ; 0                 ; 6       ;
; DATA_MEM_IN[2]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[2]~6                 ; 0                 ; 6       ;
; DATA_MEM_IN[1]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[1]~7                 ; 0                 ; 6       ;
; DATA_MEM_IN[0]                                                                                  ;                   ;         ;
;      - DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[0]~8                 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                             ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                            ; PIN_G2             ; 10      ; Clock         ; no     ; --                   ; --               ; --                        ;
; CLOCK                                                                                                            ; PIN_G2             ; 12      ; Clock         ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|inst8                                             ; LCCOMB_X26_Y18_N24 ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|inst8                                              ; LCCOMB_X26_Y18_N16 ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|inst8                                             ; LCCOMB_X24_Y19_N2  ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|inst8                                              ; LCCOMB_X24_Y19_N28 ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|inst5                                                                  ; FF_X24_Y18_N23     ; 33      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst8                                              ; LCCOMB_X24_Y18_N14 ; 32      ; Clock         ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|inst8                                              ; LCCOMB_X26_Y18_N4  ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; LOADN                                                                                                            ; PIN_G1             ; 37      ; Async. clear  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[6] ; M9K_X25_Y19_N0     ; 34      ; Output enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                     ;
+---------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK                                                               ; PIN_G2             ; 12      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst8 ; LCCOMB_X24_Y18_N14 ; 32      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; LOADN                                                               ; PIN_G1             ; 37      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[17]       ; 101     ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[21]       ; 57      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[20]       ; 54      ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|decoder_2x4:inst1|inst5~0                                     ; 45      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[18]       ; 41      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[22]       ; 35      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[6]        ; 34      ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|inst5                                                                         ; 33      ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~18                                                                            ; 29      ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~17                                                                            ; 27      ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst1|inst                                 ; 23      ;
; DATA_PATH:inst|shifter:inst20|inst5~0                                                                                   ; 22      ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~16                                                                            ; 13      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[23]       ; 13      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[1]        ; 10      ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[3]        ; 10      ;
; CLOCK~input                                                                                                             ; 9       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[2]        ; 9       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[0]        ; 9       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[26]       ; 9       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|full_adder_1bit:inst2|inst9~0                                 ; 7       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst1|inst                                  ; 7       ;
; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1|inst24                               ; 6       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~32                                                                             ; 5       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~31                                                                             ; 5       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~19                                                                             ; 5       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[0]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[1]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[2]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[3]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[4]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[5]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[6]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[7]                                                                         ; 4       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst1[8]                                                                         ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|inst12~0                                                    ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|inst12~0                                                    ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst12~11                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|inst12~0                                                   ; 4       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst~0                                ; 4       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|inst29~3                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|inst29~3                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|inst29~3                                                   ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[30]                                                                                 ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[0]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[1]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[2]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[3]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[4]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[5]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[6]                                                                                  ; 3       ;
; DATA_PATH:inst|shifter:inst20|inst1[7]                                                                                  ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|inst29~1                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|inst29~1                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|inst29~1                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst29~1                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|inst29~1                                                    ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|inst29~1                                                     ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|inst29~1                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|inst29~1                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|inst29~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|full_adder_1bit:inst2|inst8                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|inst29~1                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|inst29~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2|inst8                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|inst29~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|full_adder_1bit:inst2|inst8                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|inst29~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|full_adder_1bit:inst2|inst8                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|inst29~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|full_adder_1bit:inst2|inst8                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|inst29~1                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|inst29~1                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2|inst6~1                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|full_adder_1bit:inst2|inst6                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|full_adder_1bit:inst2|inst6~1                              ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|full_adder_1bit:inst2|inst6                                ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|inst12                                                      ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|full_adder_1bit:inst2|inst6                                 ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|full_adder_1bit:inst2|inst6                                 ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst12~0                                                      ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|inst12~0                                                    ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[7]~25                                                                             ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[8]~23                                                                             ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst12~0                                                     ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|inst12~0                                                     ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|inst12~0                                                   ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~14                                                                            ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~13                                                                            ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst28~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst24~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst20~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst16~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst12~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst2~0                               ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst1~0                               ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst~0                                ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst28~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst24~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst20~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst16~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst12~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst2~0                               ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst1~0                               ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst~0                                ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst28~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst24~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst20~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst16~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst12~0                              ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst2~0                               ; 3       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst                                  ; 3       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[16]       ; 3       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2|inst10~3                              ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31|inst29~3                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|inst29~3                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|inst29~3                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|full_adder_1bit:inst2|inst10~2                              ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|full_adder_1bit:inst2|inst9                                 ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst9                                 ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2|inst9                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2|inst9                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|full_adder_1bit:inst2|inst9                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|inst13                                                                        ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|inst29~1                                                    ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst29~2                                                      ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|inst29~0                                                    ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst27|full_adder_1bit:inst2|inst8                                 ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|inst29~1                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|inst29~0                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2|inst8                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|inst12~0                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst29~1                                                     ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst29~0                                                     ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|full_adder_1bit:inst2|inst8                                  ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|inst29~0                                                     ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2|inst8                                  ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|inst29~0                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|full_adder_1bit:inst2|inst8                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|inst29~1                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|inst29~1                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|inst29~0                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst29|full_adder_1bit:inst2|inst8                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|inst29~1                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|inst29~1                                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|full_adder_1bit:inst2|inst6~1                              ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|full_adder_1bit:inst2|inst10~1                             ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|full_adder_1bit:inst2|inst10~1                             ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|full_adder_1bit:inst2|inst6                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|full_adder_1bit:inst2|inst6                                  ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2|inst6~3                              ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2|inst10~1                             ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2|inst10~2                             ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2|inst6                                  ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|full_adder_1bit:inst2|inst6~0                               ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst10                                ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|full_adder_1bit:inst2|inst6                                   ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst28                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst24                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst20                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst16                                 ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|inst12                                                      ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[4]~30                                                                             ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst12                                 ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|inst12                                                      ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[5]~28                                                                             ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst2                                  ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst1                                  ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2|inst9                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst                                   ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|inst12                                                       ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|inst12                                                     ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~21                                                                             ; 2       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|full_adder_1bit:inst2|inst9                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst1                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~12                                                                             ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst28                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst24                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst20                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst16                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst12                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst2                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst1                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst28                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst24                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst20                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst16                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst12                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst2                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst1                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst                                  ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst28                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst24                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst20                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst16                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst12                                ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst2                                 ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst                                  ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[4]        ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[5]        ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[10]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[11]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[12]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[8]        ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[24]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[25]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[27]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[28]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[29]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[30]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[31]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[32]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[33]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[34]       ; 2       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[35]       ; 2       ;
; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst|inst1~feeder                           ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst|inst1~feeder                           ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1|inst24~feeder                        ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst1|inst~feeder                          ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst1|inst~feeder                           ; 1       ;
; DATA_MEM_IN[0]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[1]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[2]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[3]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[4]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[5]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[6]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[7]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[8]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[9]~input                                                                                                    ; 1       ;
; DATA_MEM_IN[10]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[11]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[12]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[13]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[14]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[15]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[16]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[17]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[18]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[19]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[20]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[21]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[22]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[23]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[24]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[25]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[26]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[27]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[28]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[29]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[30]~input                                                                                                   ; 1       ;
; DATA_MEM_IN[31]~input                                                                                                   ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|inst8                                                     ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2|inst10~2                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31|inst29~2                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|inst29~2                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|inst29~2                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst12~12                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst12~4                                                    ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[29]~27                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2|inst6~4                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2|inst10~3                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst10~2                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2|inst10~2                               ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|inst8                                                     ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|inst8                                                     ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|inst8                                                    ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|inst8                                                    ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[0]~7 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[1]~6 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[2]~5 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[3]~4 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[4]~3 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[5]~2 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[6]~1 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|lpm_mux0:inst9|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7]~0 ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst5~2                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst5~1                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst5~0                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~8                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~7                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~6                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~5                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~4                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~3                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~2                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~1                                                                          ; 1       ;
; UNIT_CONTROL:inst1|MPC_generator:inst1|inst2~0                                                                          ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[0]~8                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[1]~7                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[2]~6                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[3]~5                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[4]~4                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[5]~3                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[6]~2                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[7]~1                                                ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst7[30]~0                                               ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[8]~26                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst29~1                                                      ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst29~0                                                      ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[9]~25                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst26|inst29~0                                                    ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[10]~24                                                                              ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[11]~23                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst7                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|inst29~2                                                    ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[12]~22                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst28|full_adder_1bit:inst2|inst6                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst25|inst29~0                                                    ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[13]~21                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst29|inst29~0                                                    ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[14]~20                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst29~0                                                    ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[15]~19                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2|inst                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|full_adder_1bit:inst2|inst6                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|inst29~0                                                    ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[16]~18                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2|inst                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst31|full_adder_1bit:inst2|inst6                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|inst29~0                                                     ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[17]~17                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst26|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst26|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[18]~16                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst27|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[19]~15                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst27|full_adder_1bit:inst2|inst6                                ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst28|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[20]~14                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst28|full_adder_1bit:inst2|inst6                                ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[21]~13                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[22]~12                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst29|full_adder_1bit:inst2|inst6                                ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[23]~11                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2|inst7                                ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|inst29~2                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[24]~10                                                                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|inst29~1                                                     ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2|inst                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[25]~9                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst26|inst29~1                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[26]~8                                                                               ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[27]~7                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|full_adder_1bit:inst2|inst7                                ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|inst29~2                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[28]~6                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst25|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst25|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst29|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst30|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[30]~5                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|full_adder_1bit:inst2|inst                                 ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst30|inst29~0                                                   ; 1       ;
; DATA_PATH:inst|shifter:inst20|inst1[31]~4                                                                               ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst28|full_adder_1bit:inst2|inst6~0                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst27|full_adder_1bit:inst2|inst10~0                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst|full_adder_1bit:inst2|inst6~0                                ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst31|full_adder_1bit:inst2|inst10~0                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst30|full_adder_1bit:inst2|inst10~0                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst25|full_adder_1bit:inst2|inst6~0                              ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[4]~29                                                                             ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[5]~27                                                                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst12~10                                                   ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~26                                                                            ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst|inst1                                  ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst|inst1                                  ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst30|inst12~9                                                    ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[7]~24                                                                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst|full_adder_1bit:inst2|inst9                                  ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[8]~22                                                                             ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[9]~20                                                                             ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst5|ULA_1bit:inst31|full_adder_1bit:inst2|inst6~2                              ; 1       ;
; DATA_PATH:inst|ULA_32bit:inst|ULA_8bit:inst6|ULA_1bit:inst31|inst12~0                                                   ; 1       ;
; DATA_PATH:inst|BANK_REGS:inst17|OUT_B[31]~15                                                                            ; 1       ;
; UNIT_CONTROL:inst1|inst3                                                                                                ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[7]        ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[9]        ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[13]       ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[14]       ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[15]       ; 1       ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[19]       ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                 ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF           ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+------------------------------------------------+----------------------+-----------------+-----------------+
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 512          ; 36           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432 ; 512                         ; 36                          ; --                          ; --                          ; 18432               ; 3    ; microcode.mif ; M9K_X25_Y20_N0, M9K_X25_Y18_N0, M9K_X25_Y19_N0 ; Don't care           ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU|UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ALTSYNCRAM                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000010000000000000000000000000000) (2000000000) (268435456) (10000000)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000100001101010000001000010001) (415201021) (70582801) (4350211)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;8;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;16;(000010001000001101010000010010000100) (-320124630) (-2009791356) (-7-7-12-10-15-11-7-12)    ;(000010010000001101010000001000010001) (679874187) (-1875574255) (-6-15-12-10-15-13-14-15)   ;(000000010000000101000010000101000010) (2005020502) (269754690) (10142142)   ;(000010100000001101010000001000010001) (-1615093109) (-1607138799) (-5-15-12-10-15-13-14-15)   ;(000011010000100101001000000000000011) (-1437710479) (-795574269) (-2-15-6-11-7-15-15-13)   ;(000010110000000101001000000000000101) (374805875) (-1340833787) (-4-15-14-11-7-15-15-11)   ;(000010111000001111000000000010100011) (1386706113) (-1204027229) (-4-7-12-3-15-15-5-13)   ;(000011000000001101010000010010000100) (827359018) (-1070267260) (-3-15-12-10-15-11-7-12)   ;
;24;(000011001000001101010000001001010001) (1827357935) (-936050095) (-3-7-12-10-15-13-10-15)    ;(000000010000000101000010000000000000) (2005020000) (269754368) (10142000)   ;(000011011000000111001000000000000011) (-475710479) (-669220861) (-2-7-14-3-7-15-15-13)   ;(000010111000001111000000000010100110) (1386706116) (-1204027226) (-4-7-12-3-15-15-5-10)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000110111000000101001000000000000101) (-1584834587) (940867589) (38148005)   ;(000111000000001111000000000010000011) (-2130483445) (1077674115) (403C0083)   ;
;56;(000111001000000101000000000101000111) (-1142483141) (1209270599) (48140147)    ;(000111010000001101100000010010100100) (-132081404) (1345717412) (503604A4)   ;(000111011000001101010000001000010001) (867717373) (1479868945) (58350211)   ;(000000010000000101000010000000000000) (2005020000) (269754368) (10142000)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(001011000000001101100000010010100100) (-2132081404) (1077281956) (403604A4)   ;
;88;(001011011000000000000000000000000000) (852516352) (1476395008) (58000000)    ;(001011010000001101010000010010000100) (-132281444) (1345651844) (50350484)   ;(000000010000000101000000000101000111) (2005000507) (269746503) (10140147)   ;(000000010000000101000010000000000000) (2005020000) (269754368) (10142000)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(001100001000001101100000010010100100) (1015402244) (137757860) (83604A4)    ;(001100010000000101001000000000000111) (2005100007) (269778951) (10148007)   ;(000000010000001111000010000101000000) (2017020500) (272376128) (103C2140)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(001100101000001101100000010010100100) (720434948) (674628772) (283604A4)   ;(001100110000000101001000000000000111) (1710132711) (806649863) (30148007)   ;(000000010000001111110010000101000000) (2017620500) (272572736) (103F2140)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(010001110000001101010000001000000001) (-1762576777) (-264961535) (-15-12-10-15-13-15-15)   ;(010001111000001101010000001000010001) (-762576757) (-130743791) (-7-12-10-15-13-14-15)   ;(000000010000000000000000000000000000) (2000000000) (268435456) (10000000)   ;
;144;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000000000000000000000) (0) (0) (00)    ;(010011010000001101100000010010100100) (-132081404) (1345717412) (503604A4)   ;(010100101000000101000100000000000111) (710072711) (672415751) (28144007)   ;(010011100000001101100000010010100100) (1867918596) (1614152868) (603604A4)   ;(010011101000000101000100000000000111) (-1437410937) (1746157575) (68144007)   ;(010011110000000101000010000000000000) (-437430944) (1880367104) (70142000)   ;(010001101010000101000000000000001000) (1722189526) (-367788024) (-1-5-14-11-15-15-15-8)   ;(010100000000001101100000010010100100) (15402244) (3540132) (3604A4)   ;
;160;(010100001000001101100000010010000100) (1015402204) (137757828) (8360484)    ;(010100010000000101001000000000100000) (2005100040) (269778976) (10148020)   ;(010100011000000101000100000000000111) (-1289927289) (403980295) (18144007)   ;(010100100000000101000010000000000000) (-289947296) (538189824) (20142000)   ;(010001101001001111110000000000001000) (1634789526) (-381747192) (-1-6-120-15-15-15-8)   ;(010100110000000101000010000000000000) (1710052704) (806625280) (30142000)   ;(010001101001000101000000000000001000) (1622189526) (-384565240) (-1-6-14-11-15-15-15-8)   ;(010101000000001101100100000000000001) (-2132043647) (1077297153) (40364001)   ;
;168;(010101001000001101010000001000010001) (-1132282627) (1211433489) (48350211)    ;(010101010000100101001000000000000010) (-102383646) (1351909378) (50948002)   ;(010101011000000111001000000000000011) (859616355) (1478262787) (581C8003)   ;(010101101000001111000000001000011000) (-1425449914) (1748763160) (683C0218)   ;(010101110000000101000000010010100101) (-437448699) (1880360101) (701404A5)   ;(000000010000000000000000000000000000) (2000000000) (268435456) (10000000)   ;(010101111000000000000000000000000000) (557549056) (2013265920) (78000000)   ;(010110000000000101000000100010100000) (-1330322596) (-2146170720) (-7-15-14-11-15-7-60)   ;
;176;(010110001000001101010000000010000101) (-320126629) (-2009792379) (-7-7-12-10-15-15-7-11)    ;(010110010000000101000000001000110000) (669674224) (-1877736912) (-6-15-14-11-15-13-130)   ;(010110011000000101000000000010000100) (1669673370) (-1743519612) (-6-7-14-11-15-15-7-12)   ;(010110100000000101000000100000000000) (-1625290352) (-1609299968) (-5-15-14-11-15-800)   ;(000000010000000101000000000101000111) (2005000507) (269746503) (10140147)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(010110111000001101010000001000010001) (1384906891) (-1204485615) (-4-7-12-10-15-13-14-15)   ;(010111000000100101001000000000000011) (857256817) (-1064009725) (-3-15-6-11-7-15-15-13)   ;
;184;(010111001000000111001000000000000011) (1819256817) (-937656317) (-3-7-14-3-7-15-15-13)    ;(010111010000001111000000000010100110) (-1465810236) (-801374042) (-2-15-12-3-15-15-5-10)   ;(010111011000001101010100000000000001) (-467570481) (-667598847) (-2-7-12-10-11-15-15-15)   ;(010111100000000101000000001000010000) (522190536) (-535559664) (-1-15-14-11-15-13-150)   ;(010111101000001101010000001000010001) (1532390539) (-399179247) (-1-7-12-10-15-13-14-15)   ;(010111110000100101001000000000000011) (-1732677775) (-258703357) (-15-6-11-7-15-15-13)   ;(010111111000000111001000000000000011) (-770677775) (-132349949) (-7-14-3-7-15-15-13)   ;(011000000000001101010000001000010001) (15201021) (3473937) (350211)   ;
;192;(011000001000001111110010000000000100) (1017620004) (138354692) (83F2004)    ;(011000010000001101010010000010000111) (2015220207) (271917191) (10352087)   ;(011000011000001101010000001000010001) (-1279766275) (406127121) (18350211)   ;(011000110000100101001000000000000011) (1750132707) (815038467) (30948003)   ;(011000101000001101010000001000010001) (720233725) (674562577) (28350211)   ;(100000000100000000000000000000000000) (-957549056) (-2080374784) (-7-12000000)   ;(011000111000000111001000000000000011) (-1582834589) (941391875) (381C8003)   ;(011001000000001111010000000101000100) (-2130283144) (1077739844) (403D0144)   ;
;200;(011001001000000101000000010010000000) (-1142481448) (1209271424) (48140480)    ;(011001010000000101000000000101001000) (-142483138) (1343488328) (50140148)   ;(011001011000001101010000010010000100) (867718556) (1479869572) (58350484)   ;(011001100000000101000000000101000101) (1857516857) (1611923781) (60140145)   ;(011001101000001101010000001000010001) (-1427249923) (1748304401) (68350211)   ;(000000010000000101000000100000000111) (2005004007) (269748231) (10140807)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;256;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;264;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;272;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(100010110000001101010000001000010001) (1720233725) (808780305) (30350211)   ;(100010111000100101001000000000000011) (-1544834589) (949256195) (38948003)   ;(100011000000000111001000000000000011) (-2140383645) (1075609603) (401C8003)   ;
;280;(000010111000001111000000000010100101) (1386706115) (-1204027227) (-4-7-12-3-15-15-5-11)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;288;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;296;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;304;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(100110111000001101010000001000010001) (1384906891) (-1204485615) (-4-7-12-10-15-13-14-15)   ;(100111000000100101001000000000000011) (857256817) (-1064009725) (-3-15-6-11-7-15-15-13)   ;
;312;(100111001000000111001000000000000011) (1819256817) (-937656317) (-3-7-14-3-7-15-15-13)    ;(000111000000001111000000000010000101) (-2130483443) (1077674117) (403C0085)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;320;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;328;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;336;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;344;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;352;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;360;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;368;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;376;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;384;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;392;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(010101000000001101100100000000000001) (-2132043647) (1077297153) (40364001)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;400;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;408;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;416;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;424;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;432;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;440;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;448;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;456;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;464;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;472;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;480;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;488;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;496;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;
;504;(000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------+
; Other Routing Usage Summary                         ;
+-----------------------------+-----------------------+
; Other Routing Resource Type ; Usage                 ;
+-----------------------------+-----------------------+
; Block interconnects         ; 687 / 47,787 ( 1 % )  ;
; C16 interconnects           ; 60 / 1,804 ( 3 % )    ;
; C4 interconnects            ; 482 / 31,272 ( 2 % )  ;
; Direct links                ; 65 / 47,787 ( < 1 % ) ;
; Global clocks               ; 3 / 20 ( 15 % )       ;
; Local interconnects         ; 163 / 15,408 ( 1 % )  ;
; R24 interconnects           ; 55 / 1,775 ( 3 % )    ;
; R4 interconnects            ; 585 / 41,310 ( 1 % )  ;
+-----------------------------+-----------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.81) ; Number of LABs  (Total = 26) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 13                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.12) ; Number of LABs  (Total = 26) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 11                           ;
; 1 Clock                            ; 11                           ;
; 1 Sync. load                       ; 6                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.65) ; Number of LABs  (Total = 26) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 8                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.81) ; Number of LABs  (Total = 26) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 3                            ;
; 3                                               ; 2                            ;
; 4                                               ; 0                            ;
; 5                                               ; 0                            ;
; 6                                               ; 1                            ;
; 7                                               ; 0                            ;
; 8                                               ; 2                            ;
; 9                                               ; 2                            ;
; 10                                              ; 2                            ;
; 11                                              ; 3                            ;
; 12                                              ; 3                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
; 16                                              ; 0                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 17.81) ; Number of LABs  (Total = 26) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
; 34                                           ; 0                            ;
; 35                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass            ; 0            ; 0            ; 0            ; 0            ; 0            ; 224       ; 0            ; 0            ; 224       ; 224       ; 0            ; 182          ; 0            ; 0            ; 74           ; 0            ; 182          ; 74           ; 0            ; 0            ; 0            ; 182          ; 0            ; 0            ; 0            ; 0            ; 0            ; 224       ; 0            ; 0            ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable    ; 224          ; 224          ; 224          ; 224          ; 224          ; 0         ; 224          ; 224          ; 0         ; 0         ; 224          ; 42           ; 224          ; 224          ; 150          ; 224          ; 42           ; 150          ; 224          ; 224          ; 224          ; 42           ; 224          ; 224          ; 224          ; 224          ; 224          ; 0         ; 224          ; 224          ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DATA_MEM_write_enable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PROG_MEM_IN[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[35]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[34]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[33]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[32]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[31]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[30]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[29]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[28]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[27]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[26]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[25]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[24]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[23]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[22]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[21]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[20]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[19]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[18]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[17]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[16]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[15]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[14]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[13]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[12]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[11]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[10]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[9]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIR[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_BUS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_ADDR[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_OUT[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_OUT[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MPC[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[31]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[30]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[29]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[28]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[27]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[26]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[25]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[24]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[23]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[22]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[21]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[20]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[19]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[18]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[17]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[16]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[15]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[14]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[13]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[12]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[11]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[10]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[9]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[8]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[0]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LOADN                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA_MEM_IN[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK           ; CLOCK,I/O            ; 58.7              ;
; CLOCK           ; CLOCK                ; 14.9              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                   ; Destination Register                                                                      ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------+
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[20] ; C_BUS[8]                                                                                  ; 1.446             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[21] ; C_BUS[8]                                                                                  ; 1.381             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst1                            ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst|inst1                            ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst|inst1                            ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1|inst24                         ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst2                            ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst12                           ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[16] ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[18] ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst|register_8bit:inst1|inst                            ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst24                           ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst28                           ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[17] ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst16                           ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst20                           ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst24                          ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst28                          ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst                             ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[0]  ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[1]  ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[2]  ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[3]  ; C_BUS[8]                                                                                  ; 1.322             ;
; DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|register_8bit:inst1|inst                           ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[22] ; C_BUS[8]                                                                                  ; 1.322             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[23] ; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst16  ; 1.280             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst20                          ; C_BUS[9]                                                                                  ; 1.002             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst2                           ; C_BUS[12]                                                                                 ; 0.862             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst12                          ; C_BUS[12]                                                                                 ; 0.862             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst16                          ; C_BUS[12]                                                                                 ; 0.862             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst28                          ; C_BUS[24]                                                                                 ; 0.844             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst24                          ; C_BUS[25]                                                                                 ; 0.675             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst12                          ; C_BUS[19]                                                                                 ; 0.674             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|inst5                                                                   ; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst|inst     ; 0.671             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst24                          ; C_BUS[17]                                                                                 ; 0.643             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst1                           ; C_BUS[22]                                                                                 ; 0.615             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst1                           ; C_BUS[14]                                                                                 ; 0.597             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst28                          ; C_BUS[15]                                                                                 ; 0.562             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst1|inst                            ; C_BUS[15]                                                                                 ; 0.562             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst                            ; C_BUS[22]                                                                                 ; 0.548             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[10] ; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst|inst1    ; 0.545             ;
; CLOCK                                                                                                             ; DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|register_8bit:inst|inst1    ; 0.545             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[11] ; DATA_PATH:inst|BANK_REGS:inst17|LV:inst7|register_32bit:inst1|register_8bit:inst|inst1    ; 0.532             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst                            ; C_BUS[30]                                                                                 ; 0.531             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst20                          ; C_BUS[18]                                                                                 ; 0.496             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst20                          ; C_BUS[25]                                                                                 ; 0.487             ;
; UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|q_a[12] ; DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|register_8bit:inst1|inst24 ; 0.482             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst16                          ; C_BUS[19]                                                                                 ; 0.429             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst2|inst2                           ; C_BUS[20]                                                                                 ; 0.408             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst12                          ; C_BUS[28]                                                                                 ; 0.305             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst1                           ; C_BUS[30]                                                                                 ; 0.174             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst16                          ; C_BUS[28]                                                                                 ; 0.072             ;
; DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|register_8bit:inst3|inst2                           ; C_BUS[29]                                                                                 ; 0.049             ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 53 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP3C16F484C6 for design mic1
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 224 pins of 224 total pins
    Info (169086): Pin DATA_MEM_write_enable not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[7] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[6] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[5] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[4] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[3] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[2] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[1] not assigned to an exact location on the device
    Info (169086): Pin PROG_MEM_IN[0] not assigned to an exact location on the device
    Info (169086): Pin MIR[35] not assigned to an exact location on the device
    Info (169086): Pin MIR[34] not assigned to an exact location on the device
    Info (169086): Pin MIR[33] not assigned to an exact location on the device
    Info (169086): Pin MIR[32] not assigned to an exact location on the device
    Info (169086): Pin MIR[31] not assigned to an exact location on the device
    Info (169086): Pin MIR[30] not assigned to an exact location on the device
    Info (169086): Pin MIR[29] not assigned to an exact location on the device
    Info (169086): Pin MIR[28] not assigned to an exact location on the device
    Info (169086): Pin MIR[27] not assigned to an exact location on the device
    Info (169086): Pin MIR[26] not assigned to an exact location on the device
    Info (169086): Pin MIR[25] not assigned to an exact location on the device
    Info (169086): Pin MIR[24] not assigned to an exact location on the device
    Info (169086): Pin MIR[23] not assigned to an exact location on the device
    Info (169086): Pin MIR[22] not assigned to an exact location on the device
    Info (169086): Pin MIR[21] not assigned to an exact location on the device
    Info (169086): Pin MIR[20] not assigned to an exact location on the device
    Info (169086): Pin MIR[19] not assigned to an exact location on the device
    Info (169086): Pin MIR[18] not assigned to an exact location on the device
    Info (169086): Pin MIR[17] not assigned to an exact location on the device
    Info (169086): Pin MIR[16] not assigned to an exact location on the device
    Info (169086): Pin MIR[15] not assigned to an exact location on the device
    Info (169086): Pin MIR[14] not assigned to an exact location on the device
    Info (169086): Pin MIR[13] not assigned to an exact location on the device
    Info (169086): Pin MIR[12] not assigned to an exact location on the device
    Info (169086): Pin MIR[11] not assigned to an exact location on the device
    Info (169086): Pin MIR[10] not assigned to an exact location on the device
    Info (169086): Pin MIR[9] not assigned to an exact location on the device
    Info (169086): Pin MIR[8] not assigned to an exact location on the device
    Info (169086): Pin MIR[7] not assigned to an exact location on the device
    Info (169086): Pin MIR[6] not assigned to an exact location on the device
    Info (169086): Pin MIR[5] not assigned to an exact location on the device
    Info (169086): Pin MIR[4] not assigned to an exact location on the device
    Info (169086): Pin MIR[3] not assigned to an exact location on the device
    Info (169086): Pin MIR[2] not assigned to an exact location on the device
    Info (169086): Pin MIR[1] not assigned to an exact location on the device
    Info (169086): Pin MIR[0] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[31] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[30] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[29] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[28] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[27] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[26] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[25] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[24] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[23] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[22] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[21] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[20] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[19] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[18] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[17] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[16] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[15] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[14] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[13] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[12] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[11] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[10] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[9] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[8] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[7] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[6] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[5] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[4] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[3] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[2] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[1] not assigned to an exact location on the device
    Info (169086): Pin C_BUS[0] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[31] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[30] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[29] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[28] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[27] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[26] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[25] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[24] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[23] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[22] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[21] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[20] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[19] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[18] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[17] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[16] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[15] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[14] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[13] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[12] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[11] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[10] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[9] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[8] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[31] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[30] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[29] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[28] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[27] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[26] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[25] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[24] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[23] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[22] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[21] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[20] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[19] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[18] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[17] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[16] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[15] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[14] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[13] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[12] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[11] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[10] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[9] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[8] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[7] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[6] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_OUT[0] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[7] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[6] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin MBR_OUT[0] not assigned to an exact location on the device
    Info (169086): Pin MPC[8] not assigned to an exact location on the device
    Info (169086): Pin MPC[7] not assigned to an exact location on the device
    Info (169086): Pin MPC[6] not assigned to an exact location on the device
    Info (169086): Pin MPC[5] not assigned to an exact location on the device
    Info (169086): Pin MPC[4] not assigned to an exact location on the device
    Info (169086): Pin MPC[3] not assigned to an exact location on the device
    Info (169086): Pin MPC[2] not assigned to an exact location on the device
    Info (169086): Pin MPC[1] not assigned to an exact location on the device
    Info (169086): Pin MPC[0] not assigned to an exact location on the device
    Info (169086): Pin PC[31] not assigned to an exact location on the device
    Info (169086): Pin PC[30] not assigned to an exact location on the device
    Info (169086): Pin PC[29] not assigned to an exact location on the device
    Info (169086): Pin PC[28] not assigned to an exact location on the device
    Info (169086): Pin PC[27] not assigned to an exact location on the device
    Info (169086): Pin PC[26] not assigned to an exact location on the device
    Info (169086): Pin PC[25] not assigned to an exact location on the device
    Info (169086): Pin PC[24] not assigned to an exact location on the device
    Info (169086): Pin PC[23] not assigned to an exact location on the device
    Info (169086): Pin PC[22] not assigned to an exact location on the device
    Info (169086): Pin PC[21] not assigned to an exact location on the device
    Info (169086): Pin PC[20] not assigned to an exact location on the device
    Info (169086): Pin PC[19] not assigned to an exact location on the device
    Info (169086): Pin PC[18] not assigned to an exact location on the device
    Info (169086): Pin PC[17] not assigned to an exact location on the device
    Info (169086): Pin PC[16] not assigned to an exact location on the device
    Info (169086): Pin PC[15] not assigned to an exact location on the device
    Info (169086): Pin PC[14] not assigned to an exact location on the device
    Info (169086): Pin PC[13] not assigned to an exact location on the device
    Info (169086): Pin PC[12] not assigned to an exact location on the device
    Info (169086): Pin PC[11] not assigned to an exact location on the device
    Info (169086): Pin PC[10] not assigned to an exact location on the device
    Info (169086): Pin PC[9] not assigned to an exact location on the device
    Info (169086): Pin PC[8] not assigned to an exact location on the device
    Info (169086): Pin PC[7] not assigned to an exact location on the device
    Info (169086): Pin PC[6] not assigned to an exact location on the device
    Info (169086): Pin PC[5] not assigned to an exact location on the device
    Info (169086): Pin PC[4] not assigned to an exact location on the device
    Info (169086): Pin PC[3] not assigned to an exact location on the device
    Info (169086): Pin PC[2] not assigned to an exact location on the device
    Info (169086): Pin PC[1] not assigned to an exact location on the device
    Info (169086): Pin PC[0] not assigned to an exact location on the device
    Info (169086): Pin CLOCK not assigned to an exact location on the device
    Info (169086): Pin LOADN not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[31] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[30] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[29] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[28] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[27] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[26] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[25] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[24] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[23] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[22] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[21] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[20] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[19] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[18] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[17] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[16] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[15] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[14] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[13] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[12] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[11] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[10] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[9] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[8] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[7] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[6] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[5] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[4] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[3] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[2] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[1] not assigned to an exact location on the device
    Info (169086): Pin DATA_MEM_IN[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ram_block1a8
        Info (176357): Destination node UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ram_block1a10
        Info (176357): Destination node UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ram_block1a11
        Info (176357): Destination node UNIT_CONTROL:inst1|Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_ph91:auto_generated|ram_block1a12
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|inst5
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|inst13
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|MBR:inst3|register_32bit:inst1|inst8
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst8
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|CPP:inst8|register_32bit:inst3|inst8
        Info (176357): Destination node DATA_PATH:inst|BANK_REGS:inst17|SP:inst6|register_32bit:inst1|inst8
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node DATA_PATH:inst|BANK_REGS:inst17|MDR:inst1|register_32bit:inst|inst8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node LOADN~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 222 (unused VREF, 2.5V VCCIO, 40 input, 182 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.69 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/Aluno/Downloads/Projeto-Mic-1-main (2)/Projeto-Mic-1-main/output_files/mic1.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Mon Dec 01 08:54:41 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Aluno/Downloads/Projeto-Mic-1-main (2)/Projeto-Mic-1-main/output_files/mic1.fit.smsg.


