// Seed: 3429147727
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_4 = 1;
  assign id_1 = id_4;
  assign id_3 = id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output logic id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    output wire id_12,
    output wor id_13,
    input supply0 id_14,
    input supply1 id_15,
    input wand id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18
  );
  final begin
    id_3 <= 1;
  end
endmodule
