// Seed: 2907483480
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9
);
  assign id_1 = id_9;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    output wire id_14,
    input supply1 id_15
);
  wire id_17;
  assign id_14 = 1;
  wire id_18;
  supply1 id_19 = 1;
  module_0(
      id_0, id_13, id_6, id_9, id_0, id_3, id_7, id_9, id_2, id_3
  );
  wire id_20;
endmodule
