#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x15b75c0 .scope module, "uart_tx_test" "uart_tx_test" 2 7;
 .timescale 0 0;
v0x15e4cf8_0 .var "clk", 0 0;
v0x15e4dc8_0 .var "data", 7 0;
v0x15e4e30_0 .var "enable", 0 0;
v0x15e4ec0_0 .net "loopback", 0 0, v0x15e4590_0;  1 drivers
v0x15e4f80_0 .net "rdy", 0 0, v0x15e3c00_0;  1 drivers
v0x15e4fd8_0 .var "rdy_clr", 0 0;
v0x15e5068_0 .net "rxdata", 7 0, v0x15e3ba8_0;  1 drivers
v0x15e50f8_0 .net "tx_busy", 0 0, L_0x15f52b0;  1 drivers
E_0x15b09e8 .event posedge, v0x15e3c00_0;
S_0x15b6808 .scope module, "test_uart" "uart" 2 20, 3 1 0, S_0x15b75c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din"
    .port_info 1 /INPUT 1 "wr_en"
    .port_info 2 /INPUT 1 "clk_50m"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /OUTPUT 1 "tx_busy"
    .port_info 5 /INPUT 1 "rx"
    .port_info 6 /OUTPUT 1 "rdy"
    .port_info 7 /INPUT 1 "rdy_clr"
    .port_info 8 /OUTPUT 8 "dout"
v0x15e4790_0 .net "clk_50m", 0 0, v0x15e4cf8_0;  1 drivers
v0x15e47f8_0 .net "din", 7 0, v0x15e4dc8_0;  1 drivers
v0x15e4860_0 .net "dout", 7 0, v0x15e3ba8_0;  alias, 1 drivers
v0x15e48d8_0 .net "rdy", 0 0, v0x15e3c00_0;  alias, 1 drivers
v0x15e4950_0 .net "rdy_clr", 0 0, v0x15e4fd8_0;  1 drivers
v0x15e49c8_0 .net "rx", 0 0, v0x15e4590_0;  alias, 1 drivers
v0x15e4a58_0 .net "rxclk_en", 0 0, L_0x15f5190;  1 drivers
v0x15e4ae8_0 .net "tx", 0 0, v0x15e4590_0;  alias, 1 drivers
v0x15e4b40_0 .net "tx_busy", 0 0, L_0x15f52b0;  alias, 1 drivers
v0x15e4be0_0 .net "txclk_en", 0 0, L_0x15f5220;  1 drivers
v0x15e4c70_0 .net "wr_en", 0 0, v0x15e4e30_0;  1 drivers
S_0x15b6350 .scope module, "uart_baud" "baud_rate_gen" 3 13, 4 5 0, S_0x15b6808;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50m"
    .port_info 1 /OUTPUT 1 "rxclk_en"
    .port_info 2 /OUTPUT 1 "txclk_en"
P_0x15aaf80 .param/l "RX_ACC_MAX" 0 4 9, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_0x15aafa0 .param/l "RX_ACC_WIDTH" 0 4 11, +C4<00000000000000000000000000000101>;
P_0x15aafc0 .param/l "TX_ACC_MAX" 0 4 10, +C4<00000000000000000000000110110010>;
P_0x15aafe0 .param/l "TX_ACC_WIDTH" 0 4 12, +C4<00000000000000000000000000001001>;
L_0x76ba5010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15ba6d0_0 .net/2u *"_s0", 4 0, L_0x76ba5010;  1 drivers
L_0x76ba5038 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x15e3480_0 .net/2u *"_s4", 8 0, L_0x76ba5038;  1 drivers
v0x15e34f8_0 .net "clk_50m", 0 0, v0x15e4cf8_0;  alias, 1 drivers
v0x15e3568_0 .var "rx_acc", 4 0;
v0x15e35e0_0 .net "rxclk_en", 0 0, L_0x15f5190;  alias, 1 drivers
v0x15e3670_0 .var "tx_acc", 8 0;
v0x15e36e8_0 .net "txclk_en", 0 0, L_0x15f5220;  alias, 1 drivers
E_0x15abda0 .event posedge, v0x15e34f8_0;
L_0x15f5190 .cmp/eq 5, v0x15e3568_0, L_0x76ba5010;
L_0x15f5220 .cmp/eq 9, v0x15e3670_0, L_0x76ba5038;
S_0x15e3790 .scope module, "uart_rx" "receiver" 3 22, 5 1 0, S_0x15b6808;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx"
    .port_info 1 /OUTPUT 1 "rdy"
    .port_info 2 /INPUT 1 "rdy_clr"
    .port_info 3 /INPUT 1 "clk_50m"
    .port_info 4 /INPUT 1 "clken"
    .port_info 5 /OUTPUT 8 "data"
P_0x15e3880 .param/l "RX_STATE_DATA" 0 5 14, C4<01>;
P_0x15e38a0 .param/l "RX_STATE_START" 0 5 13, C4<00>;
P_0x15e38c0 .param/l "RX_STATE_STOP" 0 5 15, C4<10>;
v0x15e3a30_0 .var "bitpos", 3 0;
v0x15e3aa8_0 .net "clk_50m", 0 0, v0x15e4cf8_0;  alias, 1 drivers
v0x15e3b30_0 .net "clken", 0 0, L_0x15f5190;  alias, 1 drivers
v0x15e3ba8_0 .var "data", 7 0;
v0x15e3c00_0 .var "rdy", 0 0;
v0x15e3c80_0 .net "rdy_clr", 0 0, v0x15e4fd8_0;  alias, 1 drivers
v0x15e3cd8_0 .net "rx", 0 0, v0x15e4590_0;  alias, 1 drivers
v0x15e3d40_0 .var "sample", 3 0;
v0x15e3db8_0 .var "scratch", 7 0;
v0x15e3e78_0 .var "state", 1 0;
S_0x15e3f70 .scope module, "uart_tx" "transmitter" 3 16, 6 1 0, S_0x15b6808;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din"
    .port_info 1 /INPUT 1 "wr_en"
    .port_info 2 /INPUT 1 "clk_50m"
    .port_info 3 /INPUT 1 "clken"
    .port_info 4 /OUTPUT 1 "tx"
    .port_info 5 /OUTPUT 1 "tx_busy"
P_0x15e4038 .param/l "STATE_DATA" 0 6 14, C4<10>;
P_0x15e4058 .param/l "STATE_IDLE" 0 6 12, C4<00>;
P_0x15e4078 .param/l "STATE_START" 0 6 13, C4<01>;
P_0x15e4098 .param/l "STATE_STOP" 0 6 15, C4<11>;
L_0x76ba5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15e4230_0 .net/2u *"_s0", 1 0, L_0x76ba5060;  1 drivers
v0x15e42a8_0 .var "bitpos", 2 0;
v0x15e4320_0 .net "clk_50m", 0 0, v0x15e4cf8_0;  alias, 1 drivers
v0x15e43c8_0 .net "clken", 0 0, L_0x15f5220;  alias, 1 drivers
v0x15e4420_0 .var "data", 7 0;
v0x15e44a0_0 .net "din", 7 0, v0x15e4dc8_0;  alias, 1 drivers
v0x15e4518_0 .var "state", 1 0;
v0x15e4590_0 .var "tx", 0 0;
v0x15e4608_0 .net "tx_busy", 0 0, L_0x15f52b0;  alias, 1 drivers
v0x15e46a8_0 .net "wr_en", 0 0, v0x15e4e30_0;  alias, 1 drivers
L_0x15f52b0 .cmp/ne 2, v0x15e4518_0, L_0x76ba5060;
    .scope S_0x15b6350;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x15e3568_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x15b6350;
T_1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x15e3670_0, 0, 9;
    %end;
    .thread T_1;
    .scope S_0x15b6350;
T_2 ;
    %wait E_0x15abda0;
    %load/vec4 v0x15e3568_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15e3568_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15e3568_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x15e3568_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15b6350;
T_3 ;
    %wait E_0x15abda0;
    %load/vec4 v0x15e3670_0;
    %cmpi/e 434, 0, 9;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x15e3670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15e3670_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x15e3670_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15e3f70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15e4590_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x15e3f70;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15e4420_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x15e3f70;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15e42a8_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x15e3f70;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15e4518_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x15e3f70;
T_8 ;
    %wait E_0x15abda0;
    %load/vec4 v0x15e4518_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e4590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15e4518_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x15e46a8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15e4518_0, 0;
    %load/vec4 v0x15e44a0_0;
    %assign/vec4 v0x15e4420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15e42a8_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x15e43c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15e4590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15e4518_0, 0;
T_8.8 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x15e43c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x15e42a8_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15e4518_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x15e42a8_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15e42a8_0, 0;
T_8.13 ;
    %load/vec4 v0x15e4420_0;
    %load/vec4 v0x15e42a8_0;
    %part/u 1;
    %assign/vec4 v0x15e4590_0, 0;
T_8.10 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x15e43c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e4590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15e4518_0, 0;
T_8.14 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15e3790;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e3c00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15e3ba8_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x15e3790;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15e3e78_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x15e3790;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15e3d40_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x15e3790;
T_12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15e3a30_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0x15e3790;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15e3db8_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x15e3790;
T_14 ;
    %wait E_0x15abda0;
    %load/vec4 v0x15e3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15e3c00_0, 0;
T_14.0 ;
    %load/vec4 v0x15e3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x15e3e78_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15e3e78_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0x15e3cd8_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x15e3d40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.9, 4;
    %load/vec4 v0x15e3d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15e3d40_0, 0;
T_14.9 ;
    %load/vec4 v0x15e3d40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15e3e78_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15e3a30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15e3d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15e3db8_0, 0;
T_14.11 ;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x15e3d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15e3d40_0, 0;
    %load/vec4 v0x15e3d40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_14.13, 4;
    %load/vec4 v0x15e3cd8_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x15e3a30_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x15e3db8_0, 4, 5;
    %load/vec4 v0x15e3a30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15e3a30_0, 0;
T_14.13 ;
    %load/vec4 v0x15e3a30_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15e3d40_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.15, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15e3e78_0, 0;
T_14.15 ;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x15e3d40_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x15e3d40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x15e3cd8_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.17, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15e3e78_0, 0;
    %load/vec4 v0x15e3db8_0;
    %assign/vec4 v0x15e3ba8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e3c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15e3d40_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x15e3d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15e3d40_0, 0;
T_14.18 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15b75c0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15e4dc8_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x15b75c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e4cf8_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x15b75c0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e4e30_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x15b75c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e4fd8_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x15b75c0;
T_19 ;
    %vpi_call 2 31 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b75c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e4e30_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15e4e30_0, 0;
    %end;
    .thread T_19;
    .scope S_0x15b75c0;
T_20 ;
    %delay 1, 0;
    %load/vec4 v0x15e4cf8_0;
    %inv;
    %store/vec4 v0x15e4cf8_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15b75c0;
T_21 ;
    %wait E_0x15b09e8;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e4fd8_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15e4fd8_0, 0;
    %load/vec4 v0x15e5068_0;
    %load/vec4 v0x15e4dc8_0;
    %cmp/ne;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 45 "$display", "FAIL: rx data %x does not match tx %x", v0x15e5068_0, v0x15e4dc8_0 {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x15e5068_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 2 49 "$display", "SUCCESS: all bytes verified" {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
T_21.2 ;
    %load/vec4 v0x15e4dc8_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15e4dc8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15e4e30_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15e4e30_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./uart.v";
    "baud_rate_gen.v";
    "receiver.v";
    "transmitter.v";
