Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 19:47:50 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.088        0.000                      0                10573        0.044        0.000                      0                10573        3.225        0.000                       0                  4667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.088        0.000                      0                10573        0.044        0.000                      0                10573        3.225        0.000                       0                  4667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.139ns (23.283%)  route 3.753ns (76.717%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.037     0.037    fsm8/clk
    SLICE_X9Y25          FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[1]/Q
                         net (fo=14, routed)          0.518     0.648    fsm8/fsm8_out[1]
    SLICE_X8Y27          LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.123     0.771 f  fsm8/out[3]_i_6__3/O
                         net (fo=10, routed)          0.288     1.059    fsm9/done_reg_2
    SLICE_X11Y28         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     1.175 r  fsm9/out[31]_i_2__6/O
                         net (fo=10, routed)          0.190     1.365    fsm9/out_reg[0]_1
    SLICE_X10Y27         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.539 f  fsm9/mem[11][0][31]_i_9/O
                         net (fo=4, routed)           0.257     1.796    fsm9/done_reg
    SLICE_X11Y23         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.859 r  fsm9/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.140     2.999    A0_0/out_reg[0]_1
    SLICE_X24Y9          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.098 r  A0_0/out_reg[17]_i_5__2/O
                         net (fo=1, routed)           0.179     3.277    A0_0/out_reg[17]_i_5__2_n_0
    SLICE_X23Y9          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.456 r  A0_0/out[17]_i_1__2/O
                         net (fo=3, routed)           0.794     4.250    A0_1/A0_0_read_data[17]
    SLICE_X6Y6           LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.366 r  A0_1/out[17]_i_2__3/O
                         net (fo=1, routed)           0.333     4.699    fsm11/out_reg[17]
    SLICE_X7Y17          LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     4.875 r  fsm11/out[17]_i_1__3/O
                         net (fo=1, routed)           0.054     4.929    A_sh_read0_0/D[17]
    SLICE_X7Y17          FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X7Y17          FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X7Y17          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_30/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.828ns (17.806%)  route 3.822ns (82.194%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.272     3.141    A0_3/out_reg[0]_3
    SLICE_X24Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.207 r  A0_3/out[23]_i_2/O
                         net (fo=1, routed)           0.190     3.397    A0_3/out[23]_i_2_n_0
    SLICE_X23Y34         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.576 r  A0_3/out[23]_i_1/O
                         net (fo=3, routed)           1.110     4.686    A_read0_30/A0_3_read_data[23]
    SLICE_X6Y25          FDRE                                         r  A_read0_30/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.025     7.025    A_read0_30/clk
    SLICE_X6Y25          FDRE                                         r  A_read0_30/out_reg[23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X6Y25          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_30/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.914ns (19.809%)  route 3.700ns (80.191%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.255     3.124    A0_3/out_reg[0]_3
    SLICE_X26Y33         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     3.187 r  A0_3/out[4]_i_8/O
                         net (fo=1, routed)           0.010     3.197    A0_3/out[4]_i_8_n_0
    SLICE_X26Y33         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.279 r  A0_3/out_reg[4]_i_5/O
                         net (fo=1, routed)           0.252     3.531    A0_3/out_reg[4]_i_5_n_0
    SLICE_X24Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     3.570 r  A0_3/out[4]_i_1/O
                         net (fo=3, routed)           0.875     4.445    fsm11/A0_3_read_data[4]
    SLICE_X7Y19          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     4.592 r  fsm11/out[4]_i_1__3/O
                         net (fo=1, routed)           0.058     4.650    A_sh_read0_0/D[4]
    SLICE_X7Y19          FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X7Y19          FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X7Y19          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.138ns (24.858%)  route 3.440ns (75.142%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.036     2.905    A0_3/out_reg[0]_3
    SLICE_X25Y30         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     3.079 r  A0_3/out[25]_i_7/O
                         net (fo=1, routed)           0.011     3.090    A0_3/out[25]_i_7_n_0
    SLICE_X25Y30         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.173 r  A0_3/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.235     3.408    A0_3/out_reg[25]_i_3_n_0
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.590 r  A0_3/out[25]_i_1/O
                         net (fo=3, routed)           0.848     4.438    fsm11/A0_3_read_data[25]
    SLICE_X6Y19          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.554 r  fsm11/out[25]_i_1__3/O
                         net (fo=1, routed)           0.060     4.614    A_sh_read0_0/D[25]
    SLICE_X6Y19          FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X6Y19          FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X6Y19          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.943ns (20.644%)  route 3.625ns (79.356%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.272     3.141    A0_3/out_reg[0]_3
    SLICE_X24Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.207 r  A0_3/out[23]_i_2/O
                         net (fo=1, routed)           0.190     3.397    A0_3/out[23]_i_2_n_0
    SLICE_X23Y34         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.576 r  A0_3/out[23]_i_1/O
                         net (fo=3, routed)           0.855     4.431    fsm11/A0_3_read_data[23]
    SLICE_X6Y19          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.546 r  fsm11/out[23]_i_1__3/O
                         net (fo=1, routed)           0.058     4.604    A_sh_read0_0/D[23]
    SLICE_X6Y19          FDRE                                         r  A_sh_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X6Y19          FDRE                                         r  A_sh_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X6Y19          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.999ns (21.870%)  route 3.569ns (78.130%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.037     0.037    fsm8/clk
    SLICE_X9Y25          FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[1]/Q
                         net (fo=14, routed)          0.518     0.648    fsm8/fsm8_out[1]
    SLICE_X8Y27          LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.123     0.771 f  fsm8/out[3]_i_6__3/O
                         net (fo=10, routed)          0.288     1.059    fsm9/done_reg_2
    SLICE_X11Y28         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     1.175 r  fsm9/out[31]_i_2__6/O
                         net (fo=10, routed)          0.190     1.365    fsm9/out_reg[0]_1
    SLICE_X10Y27         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.539 f  fsm9/mem[11][0][31]_i_9/O
                         net (fo=4, routed)           0.257     1.796    fsm9/done_reg
    SLICE_X11Y23         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.859 r  fsm9/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.078     2.937    A0_0/out_reg[0]_1
    SLICE_X26Y13         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.027 r  A0_0/out_reg[3]_i_5__2/O
                         net (fo=1, routed)           0.221     3.248    A0_0/out_reg[3]_i_5__2_n_0
    SLICE_X25Y14         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.427 r  A0_0/out[3]_i_1__2/O
                         net (fo=3, routed)           0.642     4.069    A0_1/A0_0_read_data[3]
    SLICE_X10Y11         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.132 r  A0_1/out[3]_i_2__3/O
                         net (fo=1, routed)           0.298     4.430    fsm11/out_reg[3]
    SLICE_X9Y19          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.528 r  fsm11/out[3]_i_1__3/O
                         net (fo=1, routed)           0.077     4.605    A_sh_read0_0/D[3]
    SLICE_X9Y19          FDRE                                         r  A_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X9Y19          FDRE                                         r  A_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y19          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.063ns (23.393%)  route 3.481ns (76.607%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.090     2.959    A0_3/out_reg[0]_3
    SLICE_X24Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     3.021 r  A0_3/out[2]_i_6/O
                         net (fo=1, routed)           0.027     3.048    A0_3/out[2]_i_6_n_0
    SLICE_X24Y30         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.138 r  A0_3/out_reg[2]_i_3/O
                         net (fo=1, routed)           0.234     3.372    A0_3/out_reg[2]_i_3_n_0
    SLICE_X22Y31         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.551 r  A0_3/out[2]_i_1/O
                         net (fo=3, routed)           0.822     4.373    fsm11/A0_3_read_data[2]
    SLICE_X8Y18          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.522 r  fsm11/out[2]_i_1__3/O
                         net (fo=1, routed)           0.058     4.580    A_sh_read0_0/D[2]
    SLICE_X8Y18          FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X8Y18          FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X8Y18          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_30/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.767ns (16.947%)  route 3.759ns (83.053%))
  Logic Levels:           7  (LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.036     0.036    fsm12/clk
    SLICE_X8Y25          FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm12/out_reg[2]/Q
                         net (fo=21, routed)          0.535     0.667    fsm12/fsm12_out[2]
    SLICE_X11Y22         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.729 f  fsm12/out[3]_i_5__2/O
                         net (fo=18, routed)          0.260     0.989    cond_stored13/out_reg[0]_4
    SLICE_X8Y21          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     1.136 f  cond_stored13/out[31]_i_6/O
                         net (fo=41, routed)          0.301     1.437    par_done_reg15/mem[11][0][31]_i_3__2_0
    SLICE_X10Y24         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.551 r  par_done_reg15/mem[11][0][31]_i_10__1/O
                         net (fo=1, routed)           0.154     1.705    done_reg3/mem_reg[5][0][0]
    SLICE_X10Y24         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.869 r  done_reg3/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.255     3.124    A0_3/out_reg[0]_3
    SLICE_X26Y33         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     3.187 r  A0_3/out[4]_i_8/O
                         net (fo=1, routed)           0.010     3.197    A0_3/out[4]_i_8_n_0
    SLICE_X26Y33         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.279 r  A0_3/out_reg[4]_i_5/O
                         net (fo=1, routed)           0.252     3.531    A0_3/out_reg[4]_i_5_n_0
    SLICE_X24Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     3.570 r  A0_3/out[4]_i_1/O
                         net (fo=3, routed)           0.992     4.562    A_read0_30/A0_3_read_data[4]
    SLICE_X5Y26          FDRE                                         r  A_read0_30/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.026     7.026    A_read0_30/clk
    SLICE_X5Y26          FDRE                                         r  A_read0_30/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X5Y26          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_30/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.050ns (23.333%)  route 3.450ns (76.667%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.037     0.037    fsm8/clk
    SLICE_X9Y25          FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[1]/Q
                         net (fo=14, routed)          0.518     0.648    fsm8/fsm8_out[1]
    SLICE_X8Y27          LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.123     0.771 f  fsm8/out[3]_i_6__3/O
                         net (fo=10, routed)          0.288     1.059    fsm9/done_reg_2
    SLICE_X11Y28         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     1.175 r  fsm9/out[31]_i_2__6/O
                         net (fo=10, routed)          0.190     1.365    fsm9/out_reg[0]_1
    SLICE_X10Y27         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.539 f  fsm9/mem[11][0][31]_i_9/O
                         net (fo=4, routed)           0.257     1.796    fsm9/done_reg
    SLICE_X11Y23         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.859 r  fsm9/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.123     2.982    A0_0/out_reg[0]_1
    SLICE_X26Y14         MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.090     3.072 r  A0_0/out_reg[31]_i_6__2/O
                         net (fo=1, routed)           0.222     3.294    A0_0/out_reg[31]_i_6__2_n_0
    SLICE_X25Y15         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.473 r  A0_0/out[31]_i_2__2/O
                         net (fo=3, routed)           0.618     4.091    A0_1/A0_0_read_data[31]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.154 r  A0_1/out[31]_i_8__2/O
                         net (fo=1, routed)           0.176     4.330    fsm11/out_reg[31]
    SLICE_X8Y19          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     4.479 r  fsm11/out[31]_i_2__3/O
                         net (fo=1, routed)           0.058     4.537    A_sh_read0_0/D[31]
    SLICE_X8Y19          FDRE                                         r  A_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X8Y19          FDRE                                         r  A_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X8Y19          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.984ns (21.940%)  route 3.501ns (78.060%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.037     0.037    fsm8/clk
    SLICE_X9Y25          FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm8/out_reg[1]/Q
                         net (fo=14, routed)          0.518     0.648    fsm8/fsm8_out[1]
    SLICE_X8Y27          LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.123     0.771 f  fsm8/out[3]_i_6__3/O
                         net (fo=10, routed)          0.288     1.059    fsm9/done_reg_2
    SLICE_X11Y28         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     1.175 r  fsm9/out[31]_i_2__6/O
                         net (fo=10, routed)          0.190     1.365    fsm9/out_reg[0]_1
    SLICE_X10Y27         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     1.539 f  fsm9/mem[11][0][31]_i_9/O
                         net (fo=4, routed)           0.257     1.796    fsm9/done_reg
    SLICE_X11Y23         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.859 r  fsm9/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          0.995     2.854    A0_0/out_reg[0]_1
    SLICE_X16Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.953 r  A0_0/out_reg[18]_i_5__2/O
                         net (fo=1, routed)           0.248     3.201    A0_0/out_reg[18]_i_5__2_n_0
    SLICE_X16Y4          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     3.378 r  A0_0/out[18]_i_1__2/O
                         net (fo=3, routed)           0.652     4.030    A0_1/A0_0_read_data[18]
    SLICE_X10Y9          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.130 r  A0_1/out[18]_i_2__3/O
                         net (fo=1, routed)           0.295     4.425    fsm11/out_reg[18]
    SLICE_X10Y19         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     4.464 r  fsm11/out[18]_i_1__3/O
                         net (fo=1, routed)           0.058     4.522    A_sh_read0_0/D[18]
    SLICE_X10Y19         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4810, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X10Y19         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X10Y19         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X18Y13         FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.056     0.109    bin_read1_0/Q[14]
    SLICE_X18Y12         FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X18Y12         FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y12         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.012     0.012    mult_pipe4/clk
    SLICE_X10Y6          FDRE                                         r  mult_pipe4/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe4/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.059     0.110    mult_pipe4/p_1_in[14]
    SLICE_X12Y6          FDRE                                         r  mult_pipe4/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    mult_pipe4/clk
    SLICE_X12Y6          FDRE                                         r  mult_pipe4/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y6          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe4/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X18Y13         FDRE                                         r  mult_pipe1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[6]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read1_0/Q[6]
    SLICE_X18Y12         FDRE                                         r  bin_read1_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X18Y12         FDRE                                         r  bin_read1_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y12         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X12Y5          FDRE                                         r  mult_pipe4/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe4/p_1_in[7]
    SLICE_X12Y6          FDRE                                         r  mult_pipe4/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    mult_pipe4/clk
    SLICE_X12Y6          FDRE                                         r  mult_pipe4/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y6          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe4/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_30/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.012     0.012    bin_read8_0/clk
    SLICE_X13Y29         FDRE                                         r  bin_read8_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read8_0/out_reg[13]/Q
                         net (fo=1, routed)           0.060     0.111    t_30/out_reg[13]_1
    SLICE_X13Y27         FDRE                                         r  t_30/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    t_30/clk
    SLICE_X13Y27         FDRE                                         r  t_30/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y27         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    t_30/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    cond_computed1/clk
    SLICE_X7Y25          FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed1/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    cond_computed1/cond_computed1_out
    SLICE_X7Y25          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.094 r  cond_computed1/out[0]_i_1__29/O
                         net (fo=1, routed)           0.017     0.111    cond_computed1/out[0]_i_1__29_n_0
    SLICE_X7Y25          FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.019     0.019    cond_computed1/clk
    SLICE_X7Y25          FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y25          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.012     0.012    cond_stored11/clk
    SLICE_X7Y21          FDRE                                         r  cond_stored11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored11/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    j01/cond_stored11_out
    SLICE_X7Y21          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  j01/out[0]_i_1__70/O
                         net (fo=1, routed)           0.017     0.110    cond_stored11/out_reg[0]_0
    SLICE_X7Y21          FDRE                                         r  cond_stored11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    cond_stored11/clk
    SLICE_X7Y21          FDRE                                         r  cond_stored11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y21          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.012     0.012    par_done_reg14/clk
    SLICE_X7Y26          FDRE                                         r  par_done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg14/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    par_reset3/par_done_reg14_out
    SLICE_X7Y26          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.095 r  par_reset3/out[0]_i_1__55/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg14/out_reg[0]_1
    SLICE_X7Y26          FDRE                                         r  par_done_reg14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    par_done_reg14/clk
    SLICE_X7Y26          FDRE                                         r  par_done_reg14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y26          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_20/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X10Y20         FDRE                                         r  bin_read6_0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read6_0/out_reg[3]/Q
                         net (fo=1, routed)           0.059     0.112    t_20/out_reg[3]_1
    SLICE_X10Y19         FDRE                                         r  t_20/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.018     0.018    t_20/clk
    SLICE_X10Y19         FDRE                                         r  t_20/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X10Y19         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    t_20/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.013     0.013    cond_computed11/clk
    SLICE_X7Y20          FDRE                                         r  cond_computed11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed11/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.081    fsm10/cond_computed11_out
    SLICE_X7Y20          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.096 r  fsm10/out[0]_i_1__69/O
                         net (fo=1, routed)           0.017     0.113    cond_computed11/out_reg[0]_0
    SLICE_X7Y20          FDRE                                         r  cond_computed11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4810, unset)         0.019     0.019    cond_computed11/clk
    SLICE_X7Y20          FDRE                                         r  cond_computed11/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y20          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y8   mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y7   mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y2   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y6   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y1   mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y14  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y7   mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y12  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y10  mult_pipe8/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y10  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y22    A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y22    A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y8    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y8    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y16   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y16   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y11   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y11   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y3    A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y3    A0_0/mem_reg[0][0][12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y22    A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y22    A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y8    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y8    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y16   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y16   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y11   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y11   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y3    A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y3    A0_0/mem_reg[0][0][12]/C



