#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 16 11:04:53 2024
# Process ID: 20472
# Current directory: C:/Users/training/Week 3/Proiect_D1_CraciunM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16756 C:\Users\training\Week 3\Proiect_D1_CraciunM\Proiect_D5_CraciunM.xpr
# Log file: C:/Users/training/Week 3/Proiect_D1_CraciunM/vivado.log
# Journal file: C:/Users/training/Week 3/Proiect_D1_CraciunM\vivado.jou
# Running On: amd-training-6, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 33664 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/training/Week 2/Proiect_D5_CraciunM' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.152 ; gain = 339.703
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-8497] literal value 'b1_1_0_0_0000_0_1_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:18]
WARNING: [VRFC 10-8497] literal value 'b1_1_0_0_0001_0_1_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:21]
WARNING: [VRFC 10-8497] literal value 'b1_1_0_0_0011_0_1_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:24]
WARNING: [VRFC 10-8497] literal value 'b1_1_0_0_0100_0_1_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:27]
WARNING: [VRFC 10-8497] literal value 'b1_1_0_0_0101_0_1_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:30]
WARNING: [VRFC 10-8497] literal value 'bx_x_x_x_xxxx_x_x_x truncated to fit in 10 bits [C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.457 ; gain = 50.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.488 ; gain = 5.602
save_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.766 ; gain = 2.469
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2578.199 ; gain = 1.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.094 ; gain = 0.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.469 ; gain = 1.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.172 ; gain = 1.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2584.402 ; gain = 0.973
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2584.926 ; gain = 0.445
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2586.082 ; gain = 0.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.105 ; gain = 0.953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2588.223 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2589.176 ; gain = 0.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2589.887 ; gain = 0.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.297 ; gain = 0.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.699 ; gain = 0.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.766 ; gain = 22.230
save_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
save_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
save_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 65 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 65 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 65 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim/rom_content.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-311] analyzing module dec2_4
INFO: [VRFC 10-311] analyzing module dec_debug
INFO: [VRFC 10-311] analyzing module dec_errf
INFO: [VRFC 10-311] analyzing module cnt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/one_period.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_period
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {{C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/training/Week 3/Proiect_D1_CraciunM/tb_top_behav.wcfg}
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.766 ; gain = 0.000
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jul 16 13:08:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Jul 16 13:09:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.715 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3438.922 ; gain = 324.156
