#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 12 21:12:16 2018
# Process ID: 16356
# Current directory: /home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1
# Command line: vivado -log rgb2ycbcr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr.tcl
# Log file: /home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.vds
# Journal file: /home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rgb2ycbcr.tcl -notrace
Command: synth_design -top rgb2ycbcr -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.309 ; gain = 80.992 ; free physical = 298 ; free virtual = 6713
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (1#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (2#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (3#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (4#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter DELAY bound to: 6 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (4#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (4#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (5#1) [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.840 ; gain = 121.523 ; free physical = 314 ; free virtual = 6729
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.840 ; gain = 121.523 ; free physical = 313 ; free virtual = 6729
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cb_B'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cb_B'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cr_B'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cr_B'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Y_out'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Y_out'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cb_out'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cb_out'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cr_out'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'Cr_out'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[0].a_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[0].a_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[3].a_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[3].a_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[6].a_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp2/c_addsub_0_in_context.xdc] for cell 'genblk1.genblk2[6].a_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[0].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[0].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[1].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[1].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[2].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[2].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[3].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[3].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[4].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[4].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[5].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[5].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[6].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[6].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[7].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[7].m_i'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[8].m_i'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-16356-kacper-pc/dcp3/mult_gen_0_in_context.xdc] for cell 'genblk1.genblk1[8].m_i'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1616.480 ; gain = 0.000 ; free physical = 369 ; free virtual = 6484
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 381 ; free virtual = 6555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 381 ; free virtual = 6555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Cb_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Cb_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Cr_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Cr_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Y_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[0].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[1].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[2].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[3].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[4].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[5].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[6].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[7].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk1[8].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk2[0].a_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk2[3].a_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1.genblk2[6].a_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 383 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 381 ; free virtual = 6555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 360 ; free virtual = 6539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 242 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 242 ; free virtual = 6386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rgb2ycbcr   | sync_delay/genblk1.genblk1[5].reg_i/val_reg[2] | 6      | 3     | NO           | YES                | YES               | 3      | 0       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         8|
|2     |mult_gen_0    |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |c_addsub_0    |     1|
|2     |c_addsub_0__1 |     1|
|3     |c_addsub_0__2 |     1|
|4     |c_addsub_0__3 |     1|
|5     |c_addsub_0__4 |     1|
|6     |c_addsub_0__5 |     1|
|7     |c_addsub_0__6 |     1|
|8     |c_addsub_0__7 |     1|
|9     |mult_gen_0    |     1|
|10    |mult_gen_0__1 |     1|
|11    |mult_gen_0__2 |     1|
|12    |mult_gen_0__3 |     1|
|13    |mult_gen_0__4 |     1|
|14    |mult_gen_0__5 |     1|
|15    |mult_gen_0__6 |     1|
|16    |mult_gen_0__7 |     1|
|17    |mult_gen_0__8 |     1|
|18    |BUFG          |     1|
|19    |SRL16E        |     3|
|20    |FDRE          |    24|
|21    |IBUF          |    28|
|22    |OBUF          |    27|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------+------+
|      |Instance                       |Module                     |Cells |
+------+-------------------------------+---------------------------+------+
|1     |top                            |                           |   479|
|2     |  Y_delay                      |delay_line                 |    18|
|3     |    \genblk1.genblk1[0].reg_i  |register                   |     9|
|4     |    \genblk1.genblk1[1].reg_i  |register_2                 |     9|
|5     |  sync_delay                   |delay_line__parameterized0 |     9|
|6     |    \genblk1.genblk1[0].reg_i  |register__parameterized0   |     3|
|7     |    \genblk1.genblk1[4].reg_i  |register__parameterized0_0 |     3|
|8     |    \genblk1.genblk1[5].reg_i  |register__parameterized0_1 |     3|
+------+-------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.480 ; gain = 434.164 ; free physical = 241 ; free virtual = 6386
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1616.480 ; gain = 121.523 ; free physical = 297 ; free virtual = 6442
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1616.488 ; gain = 434.164 ; free physical = 298 ; free virtual = 6442
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1616.488 ; gain = 459.004 ; free physical = 270 ; free virtual = 6417
INFO: [Common 17-1381] The checkpoint '/home/kacper/SystemyRekonfigurowalne/rgb2ycbcr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_utilization_synth.rpt -pb rgb2ycbcr_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1616.488 ; gain = 0.000 ; free physical = 270 ; free virtual = 6417
INFO: [Common 17-206] Exiting Vivado at Sat May 12 21:13:15 2018...
