module RotatorUnit (
    input  logic        clk,
    input  logic        rst,
    input  logic        dir,       // 1: rotate left, 0: rotate right
    input  logic [7:0]  in,        // Initial input value
    input  logic        load,      // Load signal for new input
    output logic [7:0]  out        // Rotated output
);

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            out <= 8'b0;
        end else if (load) begin
            out <= in;  // Load input value
        end else begin
            // Rotate left
            if (dir)
                out <= {out[6:0], out[7]};
            else
                out <= {out[0], out[7:1]};
        end
    end

endmodule
