ISim log file
Running: D:\FPGA-SVN\fpga\parquimetro\testfinal_isim_beh.exe -gui -tclbatch isim.cmd -wdb D:/FPGA-SVN/fpga/parquimetro/testfinal_isim_beh.wdb 
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/hts/, width 1 of formal port dp is not equal to width 32 of actual constant.
WARNING:  For instance uut/dm/, width 8 of formal port in1 is not equal to width 7 of actual constant.
WARNING:  For instance uut/dm/, width 8 of formal port in2 is not equal to width 7 of actual constant.
WARNING:  For instance uut/dm/, width 8 of formal port in3 is not equal to width 7 of actual constant.
Time resolution is 1 ps
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
