<stg><name>dot_rznew_Pipeline_comp1</name>


<trans_list>

<trans id="262" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M

]]></Node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:3 %sext_ln408_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sext_ln408

]]></Node>
<StgValue><ssdm name="sext_ln408_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="29">
<![CDATA[
newFuncRoot:4 %sext_ln408_cast = sext i29 %sext_ln408_read

]]></Node>
<StgValue><ssdm name="sext_ln408_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %qr_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %qz_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %qr_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 0, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.cond36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond36:0 %i = load i32 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond36:1 %icmp_ln421 = icmp_slt  i32 %i, i32 %sext_ln408_cast

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond36:2 %br_ln421 = br i1 %icmp_ln421, void %for.inc96.preheader.exitStub, void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body39:0 %specpipeline_ln422 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln422"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body39:1 %specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln423"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:2 %empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %qr_s, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:3 %empty_21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %qz_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:4 %empty_22 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %qr_out, i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:5 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %qr_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:6 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %qz_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body39:7 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %qr_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:8 %and_ln428 = and i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln428"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:9 %and_ln428_1 = and i1 %and_ln428, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln428_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body39:10 %br_ln428 = br i1 %and_ln428_1, void %if.end80, void %if.then_ifconv

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:1 %qr_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %qr_s

]]></Node>
<StgValue><ssdm name="qr_s_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="513" op_0_bw="514">
<![CDATA[
if.then_ifconv:2 %p_s = extractvalue i514 %qr_s_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="513">
<![CDATA[
if.then_ifconv:3 %trunc_ln78 = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:4 %tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:5 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:6 %tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:7 %tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:8 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:9 %trunc_ln78_2 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:11 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:19 %qz_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %qz_s

]]></Node>
<StgValue><ssdm name="qz_s_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="513" op_0_bw="514">
<![CDATA[
if.then_ifconv:20 %p_1 = extractvalue i514 %qz_s_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="513">
<![CDATA[
if.then_ifconv:21 %trunc_ln78_1 = trunc i513 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:22 %tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:23 %tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:24 %tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:25 %tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:26 %trunc_ln78_3 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:27 %trunc_ln78_4 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:29 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="513">
<![CDATA[
if.then_ifconv:37 %trunc_ln146 = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.then_ifconv:38 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %trunc_ln146

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then_ifconv:39 %empty_23 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %qr_out, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:40 %empty_24 = shl i32 %i, i32 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:42 %icmp_ln433 = icmp_slt  i32 %empty_24, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:49 %or_ln433 = or i32 %empty_24, i32 1

]]></Node>
<StgValue><ssdm name="or_ln433"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:50 %icmp_ln433_1 = icmp_slt  i32 %or_ln433, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:57 %or_ln433_1 = or i32 %empty_24, i32 2

]]></Node>
<StgValue><ssdm name="or_ln433_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:58 %icmp_ln433_2 = icmp_slt  i32 %or_ln433_1, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:65 %or_ln433_2 = or i32 %empty_24, i32 3

]]></Node>
<StgValue><ssdm name="or_ln433_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:66 %icmp_ln433_3 = icmp_slt  i32 %or_ln433_2, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:73 %or_ln433_3 = or i32 %empty_24, i32 4

]]></Node>
<StgValue><ssdm name="or_ln433_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:74 %icmp_ln433_4 = icmp_slt  i32 %or_ln433_3, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:81 %or_ln433_4 = or i32 %empty_24, i32 5

]]></Node>
<StgValue><ssdm name="or_ln433_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:82 %icmp_ln433_5 = icmp_slt  i32 %or_ln433_4, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:89 %or_ln433_5 = or i32 %empty_24, i32 6

]]></Node>
<StgValue><ssdm name="or_ln433_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:90 %icmp_ln433_6 = icmp_slt  i32 %or_ln433_5, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:97 %or_ln433_6 = or i32 %empty_24, i32 7

]]></Node>
<StgValue><ssdm name="or_ln433_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:98 %icmp_ln433_7 = icmp_slt  i32 %or_ln433_6, i32 %M_read

]]></Node>
<StgValue><ssdm name="icmp_ln433_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:105 %i_4 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
<literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:109 %store_ln438 = store i32 %i_4, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
if.end80:0 %br_ln421 = br void %for.cond36

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:10 %elem_val_M_elems = bitcast i64 %trunc_ln78

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:12 %bitcast_ln78 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:13 %bitcast_ln78_1 = bitcast i64 %tmp_5

]]></Node>
<StgValue><ssdm name="bitcast_ln78_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:14 %bitcast_ln78_2 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln78_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:15 %bitcast_ln78_3 = bitcast i64 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln78_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:16 %bitcast_ln78_4 = bitcast i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln78_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:17 %bitcast_ln78_5 = bitcast i64 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln78_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:18 %bitcast_ln78_6 = bitcast i64 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:28 %elem_val_M_elems_1 = bitcast i64 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:30 %bitcast_ln78_8 = bitcast i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln78_8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:31 %bitcast_ln78_9 = bitcast i64 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln78_9"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:32 %bitcast_ln78_10 = bitcast i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln78_10"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:33 %bitcast_ln78_11 = bitcast i64 %tmp_10

]]></Node>
<StgValue><ssdm name="bitcast_ln78_11"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:34 %bitcast_ln78_12 = bitcast i64 %tmp_11

]]></Node>
<StgValue><ssdm name="bitcast_ln78_12"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:35 %bitcast_ln78_13 = bitcast i64 %trunc_ln78_3

]]></Node>
<StgValue><ssdm name="bitcast_ln78_13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
if.then_ifconv:36 %bitcast_ln78_14 = bitcast i64 %trunc_ln78_4

]]></Node>
<StgValue><ssdm name="bitcast_ln78_14"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="106" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="114" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then_ifconv:0 %idx_load = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
if.then_ifconv:41 %idxprom70 = zext i32 %idx_load

]]></Node>
<StgValue><ssdm name="idxprom70"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:45 %psum_addr = getelementptr i64 %psum, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_addr"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:46 %psum_load_1 = load i3 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:53 %psum_1_addr = getelementptr i64 %psum_1, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:61 %psum_2_addr = getelementptr i64 %psum_2, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_2_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:69 %psum_3_addr = getelementptr i64 %psum_3, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_3_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:77 %psum_4_addr = getelementptr i64 %psum_4, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_4_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:85 %psum_5_addr = getelementptr i64 %psum_5, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_5_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:93 %psum_6_addr = getelementptr i64 %psum_6, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_6_addr"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:101 %psum_7_addr = getelementptr i64 %psum_7, i64 0, i64 %idxprom70

]]></Node>
<StgValue><ssdm name="psum_7_addr"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:106 %idx_1 = add i32 %idx_load, i32 1

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:107 %icmp_ln437 = icmp_eq  i32 %idx_1, i32 7

]]></Node>
<StgValue><ssdm name="icmp_ln437"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then_ifconv:108 %idx_2 = select i1 %icmp_ln437, i32 0, i32 %idx_1

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then_ifconv:110 %store_ln438 = store i32 %idx_2, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="153" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:43 %mul1 = dmul i64 %elem_val_M_elems, i64 %elem_val_M_elems_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:46 %psum_load_1 = load i3 %psum_addr

]]></Node>
<StgValue><ssdm name="psum_load_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:51 %mul67_1 = dmul i64 %bitcast_ln78, i64 %bitcast_ln78_8

]]></Node>
<StgValue><ssdm name="mul67_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:54 %psum_1_load = load i3 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:59 %mul67_2 = dmul i64 %bitcast_ln78_1, i64 %bitcast_ln78_9

]]></Node>
<StgValue><ssdm name="mul67_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:62 %psum_2_load = load i3 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:67 %mul67_3 = dmul i64 %bitcast_ln78_2, i64 %bitcast_ln78_10

]]></Node>
<StgValue><ssdm name="mul67_3"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:70 %psum_3_load = load i3 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:75 %mul67_4 = dmul i64 %bitcast_ln78_3, i64 %bitcast_ln78_11

]]></Node>
<StgValue><ssdm name="mul67_4"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:78 %psum_4_load = load i3 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:83 %mul67_5 = dmul i64 %bitcast_ln78_4, i64 %bitcast_ln78_12

]]></Node>
<StgValue><ssdm name="mul67_5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:86 %psum_5_load = load i3 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:91 %mul67_6 = dmul i64 %bitcast_ln78_5, i64 %bitcast_ln78_13

]]></Node>
<StgValue><ssdm name="mul67_6"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:94 %psum_6_load = load i3 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
<literal name="icmp_ln433_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:99 %mul67_7 = dmul i64 %bitcast_ln78_6, i64 %bitcast_ln78_14

]]></Node>
<StgValue><ssdm name="mul67_7"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:102 %psum_7_load = load i3 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="169" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:44 %select_ln433 = select i1 %icmp_ln433, i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:47 %add1 = dadd i64 %psum_load_1, i64 %select_ln433

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:52 %select_ln433_1 = select i1 %icmp_ln433_1, i64 %mul67_1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:54 %psum_1_load = load i3 %psum_1_addr

]]></Node>
<StgValue><ssdm name="psum_1_load"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:55 %add72_1 = dadd i64 %psum_1_load, i64 %select_ln433_1

]]></Node>
<StgValue><ssdm name="add72_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:60 %select_ln433_2 = select i1 %icmp_ln433_2, i64 %mul67_2, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:62 %psum_2_load = load i3 %psum_2_addr

]]></Node>
<StgValue><ssdm name="psum_2_load"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:63 %add72_2 = dadd i64 %psum_2_load, i64 %select_ln433_2

]]></Node>
<StgValue><ssdm name="add72_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:68 %select_ln433_3 = select i1 %icmp_ln433_3, i64 %mul67_3, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_3"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:70 %psum_3_load = load i3 %psum_3_addr

]]></Node>
<StgValue><ssdm name="psum_3_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:71 %add72_3 = dadd i64 %psum_3_load, i64 %select_ln433_3

]]></Node>
<StgValue><ssdm name="add72_3"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:76 %select_ln433_4 = select i1 %icmp_ln433_4, i64 %mul67_4, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_4"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:78 %psum_4_load = load i3 %psum_4_addr

]]></Node>
<StgValue><ssdm name="psum_4_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:79 %add72_4 = dadd i64 %psum_4_load, i64 %select_ln433_4

]]></Node>
<StgValue><ssdm name="add72_4"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:84 %select_ln433_5 = select i1 %icmp_ln433_5, i64 %mul67_5, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_5"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:86 %psum_5_load = load i3 %psum_5_addr

]]></Node>
<StgValue><ssdm name="psum_5_load"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:87 %add72_5 = dadd i64 %psum_5_load, i64 %select_ln433_5

]]></Node>
<StgValue><ssdm name="add72_5"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:92 %select_ln433_6 = select i1 %icmp_ln433_6, i64 %mul67_6, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_6"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:94 %psum_6_load = load i3 %psum_6_addr

]]></Node>
<StgValue><ssdm name="psum_6_load"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:95 %add72_6 = dadd i64 %psum_6_load, i64 %select_ln433_6

]]></Node>
<StgValue><ssdm name="add72_6"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:100 %select_ln433_7 = select i1 %icmp_ln433_7, i64 %mul67_7, i64 0

]]></Node>
<StgValue><ssdm name="select_ln433_7"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="3">
<![CDATA[
if.then_ifconv:102 %psum_7_load = load i3 %psum_7_addr

]]></Node>
<StgValue><ssdm name="psum_7_load"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:103 %add72_7 = dadd i64 %psum_7_load, i64 %select_ln433_7

]]></Node>
<StgValue><ssdm name="add72_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="192" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:47 %add1 = dadd i64 %psum_load_1, i64 %select_ln433

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:55 %add72_1 = dadd i64 %psum_1_load, i64 %select_ln433_1

]]></Node>
<StgValue><ssdm name="add72_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:63 %add72_2 = dadd i64 %psum_2_load, i64 %select_ln433_2

]]></Node>
<StgValue><ssdm name="add72_2"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:71 %add72_3 = dadd i64 %psum_3_load, i64 %select_ln433_3

]]></Node>
<StgValue><ssdm name="add72_3"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:79 %add72_4 = dadd i64 %psum_4_load, i64 %select_ln433_4

]]></Node>
<StgValue><ssdm name="add72_4"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:87 %add72_5 = dadd i64 %psum_5_load, i64 %select_ln433_5

]]></Node>
<StgValue><ssdm name="add72_5"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:95 %add72_6 = dadd i64 %psum_6_load, i64 %select_ln433_6

]]></Node>
<StgValue><ssdm name="add72_6"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:103 %add72_7 = dadd i64 %psum_7_load, i64 %select_ln433_7

]]></Node>
<StgValue><ssdm name="add72_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="200" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:47 %add1 = dadd i64 %psum_load_1, i64 %select_ln433

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:55 %add72_1 = dadd i64 %psum_1_load, i64 %select_ln433_1

]]></Node>
<StgValue><ssdm name="add72_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:63 %add72_2 = dadd i64 %psum_2_load, i64 %select_ln433_2

]]></Node>
<StgValue><ssdm name="add72_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:71 %add72_3 = dadd i64 %psum_3_load, i64 %select_ln433_3

]]></Node>
<StgValue><ssdm name="add72_3"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:79 %add72_4 = dadd i64 %psum_4_load, i64 %select_ln433_4

]]></Node>
<StgValue><ssdm name="add72_4"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:87 %add72_5 = dadd i64 %psum_5_load, i64 %select_ln433_5

]]></Node>
<StgValue><ssdm name="add72_5"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:95 %add72_6 = dadd i64 %psum_6_load, i64 %select_ln433_6

]]></Node>
<StgValue><ssdm name="add72_6"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:103 %add72_7 = dadd i64 %psum_7_load, i64 %select_ln433_7

]]></Node>
<StgValue><ssdm name="add72_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="208" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:47 %add1 = dadd i64 %psum_load_1, i64 %select_ln433

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:55 %add72_1 = dadd i64 %psum_1_load, i64 %select_ln433_1

]]></Node>
<StgValue><ssdm name="add72_1"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:63 %add72_2 = dadd i64 %psum_2_load, i64 %select_ln433_2

]]></Node>
<StgValue><ssdm name="add72_2"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:71 %add72_3 = dadd i64 %psum_3_load, i64 %select_ln433_3

]]></Node>
<StgValue><ssdm name="add72_3"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:79 %add72_4 = dadd i64 %psum_4_load, i64 %select_ln433_4

]]></Node>
<StgValue><ssdm name="add72_4"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:87 %add72_5 = dadd i64 %psum_5_load, i64 %select_ln433_5

]]></Node>
<StgValue><ssdm name="add72_5"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:95 %add72_6 = dadd i64 %psum_6_load, i64 %select_ln433_6

]]></Node>
<StgValue><ssdm name="add72_6"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:103 %add72_7 = dadd i64 %psum_7_load, i64 %select_ln433_7

]]></Node>
<StgValue><ssdm name="add72_7"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
for.inc96.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="216" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:47 %add1 = dadd i64 %psum_load_1, i64 %select_ln433

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:48 %store_ln433 = store i64 %add1, i3 %psum_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:55 %add72_1 = dadd i64 %psum_1_load, i64 %select_ln433_1

]]></Node>
<StgValue><ssdm name="add72_1"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:56 %store_ln433 = store i64 %add72_1, i3 %psum_1_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:63 %add72_2 = dadd i64 %psum_2_load, i64 %select_ln433_2

]]></Node>
<StgValue><ssdm name="add72_2"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:64 %store_ln433 = store i64 %add72_2, i3 %psum_2_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:71 %add72_3 = dadd i64 %psum_3_load, i64 %select_ln433_3

]]></Node>
<StgValue><ssdm name="add72_3"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:72 %store_ln433 = store i64 %add72_3, i3 %psum_3_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:79 %add72_4 = dadd i64 %psum_4_load, i64 %select_ln433_4

]]></Node>
<StgValue><ssdm name="add72_4"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:80 %store_ln433 = store i64 %add72_4, i3 %psum_4_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:87 %add72_5 = dadd i64 %psum_5_load, i64 %select_ln433_5

]]></Node>
<StgValue><ssdm name="add72_5"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:88 %store_ln433 = store i64 %add72_5, i3 %psum_5_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:95 %add72_6 = dadd i64 %psum_6_load, i64 %select_ln433_6

]]></Node>
<StgValue><ssdm name="add72_6"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:96 %store_ln433 = store i64 %add72_6, i3 %psum_6_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then_ifconv:103 %add72_7 = dadd i64 %psum_7_load, i64 %select_ln433_7

]]></Node>
<StgValue><ssdm name="add72_7"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then_ifconv:104 %store_ln433 = store i64 %add72_7, i3 %psum_7_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then_ifconv:111 %br_ln438 = br void %if.end80

]]></Node>
<StgValue><ssdm name="br_ln438"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
