{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711453445592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711453445593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 18:44:04 2024 " "Processing started: Tue Mar 26 18:44:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711453445593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453445593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453445593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711453446055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711453446056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCounter " "Found entity 1: SecondCounter" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module LEDDisplay(.v " "Can't analyze file -- file module LEDDisplay(.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711453452756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_0 hex_0 ClockDisplay.v(7) " "Verilog HDL Declaration information at ClockDisplay.v(7): object \"Hex_0\" differs only in case from object \"hex_0\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_1 hex_1 ClockDisplay.v(8) " "Verilog HDL Declaration information at ClockDisplay.v(8): object \"Hex_1\" differs only in case from object \"hex_1\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_2 hex_2 ClockDisplay.v(9) " "Verilog HDL Declaration information at ClockDisplay.v(9): object \"Hex_2\" differs only in case from object \"hex_2\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_3 hex_3 ClockDisplay.v(10) " "Verilog HDL Declaration information at ClockDisplay.v(10): object \"Hex_3\" differs only in case from object \"hex_3\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_4 hex_4 ClockDisplay.v(11) " "Verilog HDL Declaration information at ClockDisplay.v(11): object \"Hex_4\" differs only in case from object \"hex_4\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_5 hex_5 ClockDisplay.v(13) " "Verilog HDL Declaration information at ClockDisplay.v(13): object \"Hex_5\" differs only in case from object \"hex_5\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711453452760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "LEDDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/LEDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HourCounter " "Found entity 1: HourCounter" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file daycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DayCounter " "Found entity 1: DayCounter" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file monthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonthCounter " "Found entity 1: MonthCounter" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yearcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file yearcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 YearCounter " "Found entity 1: YearCounter" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711453452773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711453452862 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "year ClockDisplay.v(91) " "Verilog HDL Port Connection error at ClockDisplay.v(91): output or inout port \"year\" must be connected to a structural net expression" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 91 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1711453452872 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711453452873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452915 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711453452973 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 18:44:12 2024 " "Processing ended: Tue Mar 26 18:44:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711453452973 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711453452973 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711453452973 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453452973 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711453453672 ""}
