

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Fri Mar 28 11:34:24 GMT 2014

#=== Resource usage ===
SLICE:          483
LUT:           1446
FF:             857
DSP:             12
BRAM:             0
SRL:              7
#=== Final timing ===
CP required:    10.000
CP achieved:    8.312
Timing met
