0.7
2020.2
Jun 10 2021
20:04:57
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/synth/func/xsim/te_func_synth.v,1669046234,verilog,,E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v,,clk_wiz_0;clk_wiz_0_clk_wiz;glbl;test,,,../../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v,1669046173,verilog,,,,te,,,../../../../../STEP3.gen/sources_1/ip/clk_wiz_0,,,,,
