#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Apr 12 11:49:30 2022
# Process ID: 17304
# Current directory: C:/Users/sixpe/Documents/college/EE316P5/EE316P5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3244 C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.xpr
# Log file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5/vivado.log
# Journal file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sixpe/Documents/college/EE316P5/IPRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 852.781 ; gain = 207.184
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk -hwspec C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk -hwspec C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_125M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <system> from BD file <C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 958.371 ; gain = 63.777
open_bd_design {C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 15:03:40 2022...
