// Seed: 3187756270
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire id_5
);
  assign id_4 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output wand id_11,
    input supply0 id_12,
    input wor id_13,
    input tri id_14,
    input wire id_15,
    input tri1 id_16
);
  wire id_18;
  wire id_19;
  ;
  module_0 modCall_1 (
      id_9,
      id_13,
      id_0,
      id_5,
      id_0,
      id_2
  );
  logic id_20;
  ;
  logic id_21;
  ;
  wire id_22;
  ;
  assign id_0 = id_8;
  final $clog2(48);
  ;
  wire id_23;
  parameter id_24 = 1;
endmodule
