Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Mon Apr  8 17:06:43 2024
| Host         : INVESTIGATOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_path_v3_timing_summary_routed.rpt -pb control_path_v3_timing_summary_routed.pb -rpx control_path_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : control_path_v3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5855)
5. checking no_input_delay (19)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1178)
---------------------------
 There are 1090 register/latch pins with no clock driven by root clock pin: in_clk (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5855)
---------------------------------------------------
 There are 5855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.344        0.000                      0                    2        0.317        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.344        0.000                      0                    2        0.317        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/clock_25Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.718ns (43.522%)  route 0.932ns (56.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.932     6.437    console_display/timing/count[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.736 r  console_display/timing/clock_25Mhz_i_1/O
                         net (fo=1, routed)           0.000     6.736    console_display/timing/clock_25Mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    console_display/timing/clock_25Mhz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/divide_by.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.744ns (44.398%)  route 0.932ns (55.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.932     6.437    console_display/timing/count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.325     6.762 r  console_display/timing/divide_by.count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.762    console_display/timing/divide_by.count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    console_display/timing/divide_by.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  8.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 console_display/timing/clock_25Mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/clock_25Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.570%)  route 0.222ns (54.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  console_display/timing/clock_25Mhz_reg/Q
                         net (fo=2, routed)           0.222     1.809    console_display/timing/clock_25Mhz_reg_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  console_display/timing/clock_25Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.854    console_display/timing/clock_25Mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    console_display/timing/clock_25Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/divide_by.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.224ns (39.595%)  route 0.342ns (60.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.342     1.916    console_display/timing/count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.096     2.012 r  console_display/timing/divide_by.count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    console_display/timing/divide_by.count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    console_display/timing/divide_by.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5869 Endpoints
Min Delay          5869 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.954ns  (logic 3.944ns (19.765%)  route 16.010ns (80.235%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.612    19.954    console_display/timing_n_0
    SLICE_X0Y32          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.814ns  (logic 3.944ns (19.905%)  route 15.870ns (80.095%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.472    19.814    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.771ns  (logic 3.944ns (19.949%)  route 15.827ns (80.051%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.428    19.771    console_display/timing_n_0
    SLICE_X0Y32          FDRE                                         r  console_display/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.661ns  (logic 3.944ns (20.060%)  route 15.717ns (79.940%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.319    19.661    console_display/timing_n_0
    SLICE_X0Y35          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.631ns  (logic 3.944ns (20.091%)  route 15.687ns (79.909%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.289    19.631    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.478ns  (logic 3.944ns (20.249%)  route 15.534ns (79.751%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          3.135    19.478    console_display/timing_n_0
    SLICE_X0Y35          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_11/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.325ns  (logic 3.944ns (20.409%)  route 15.381ns (79.591%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.982    19.325    console_display/timing_n_0
    SLICE_X0Y37          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_6/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.063ns  (logic 3.944ns (20.689%)  route 15.119ns (79.311%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.721    19.063    console_display/timing_n_0
    SLICE_X0Y39          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.912ns  (logic 3.944ns (20.854%)  route 14.968ns (79.146%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.570    18.912    console_display/timing_n_0
    SLICE_X0Y41          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.868ns  (logic 3.944ns (20.903%)  route 14.924ns (79.097%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.599     3.018    u_register/decode_read_1_select[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.317    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.702     5.228    u_register/reg_rd_data1[6]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.323     5.551 r  u_register/vga_red[3]_i_621/O
                         net (fo=1, routed)           0.664     6.216    u_register/console_display/debug_buffer[338][2]
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.332     6.548 r  u_register/vga_red[3]_i_585/O
                         net (fo=1, routed)           0.000     6.548    u_register/vga_red[3]_i_585_n_0
    SLICE_X14Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     6.762 r  u_register/vga_red_reg[3]_i_460/O
                         net (fo=1, routed)           0.663     7.424    u_register/vga_red_reg[3]_i_460_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.297     7.721 r  u_register/vga_red[3]_i_317/O
                         net (fo=1, routed)           0.756     8.477    console_display/vga_red_reg[3]_i_148_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.601 r  console_display/vga_red[3]_i_221/O
                         net (fo=1, routed)           0.000     8.601    console_display/vga_red[3]_i_221_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     8.813 r  console_display/vga_red_reg[3]_i_148/O
                         net (fo=1, routed)           1.005     9.818    console_display/vga_red_reg[3]_i_148_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.117 r  console_display/vga_red[3]_i_100/O
                         net (fo=1, routed)           0.956    11.073    console_display/vga_red[3]_i_100_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.197 r  console_display/vga_red[3]_i_55/O
                         net (fo=35, routed)          1.732    12.929    console_display/char_data[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124    13.053 r  console_display/vga_red[3]_i_58/O
                         net (fo=1, routed)           0.000    13.053    console_display/characters[0]_0[11]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    13.267 r  console_display/vga_red_reg[3]_i_28/O
                         net (fo=1, routed)           0.994    14.261    console_display/vga_red_reg[3]_i_28_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.297    14.558 r  console_display/vga_red[3]_i_15/O
                         net (fo=1, routed)           0.287    14.845    console_display/vga_red[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  console_display/vga_red[3]_i_7/O
                         net (fo=2, routed)           1.041    16.009    console_display/timing/vga_red_reg[3]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.124    16.133 r  console_display/timing/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000    16.133    console_display/timing/vga_red[3]_i_2_n_0
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    16.342 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.526    18.868    console_display/timing_n_0
    SLICE_X0Y39          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_decode/write_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_wb_register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  u_decode/write_select_reg[2]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_decode/write_select_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    u_id_ex/id_out_wb_register_reg[2]_1[2]
    SLICE_X6Y86          FDRE                                         r  u_id_ex/id_out_wb_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/alu_op_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_alu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.058%)  route 0.109ns (45.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  u_decode/alu_op_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_decode/alu_op_reg[0]/Q
                         net (fo=1, routed)           0.109     0.237    u_id_ex/D[0]
    SLICE_X3Y84          FDRE                                         r  u_id_ex/id_out_alu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/branch_displacement_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_branch_displacement_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  u_decode/branch_displacement_reg[7]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_decode/branch_displacement_reg[7]/Q
                         net (fo=1, routed)           0.099     0.240    u_id_ex/id_out_branch_displacement_reg[8]_1[7]
    SLICE_X2Y83          FDRE                                         r  u_id_ex/id_out_branch_displacement_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_in_port_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_decode/out_in_port_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.133ns (55.008%)  route 0.109ns (44.992%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE                         0.000     0.000 r  u_if_id/if_out_in_port_reg[15]/C
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  u_if_id/if_out_in_port_reg[15]/Q
                         net (fo=1, routed)           0.109     0.242    u_decode/out_in_port_reg[15]_0[15]
    SLICE_X15Y87         FDRE                                         r  u_decode/out_in_port_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_alu/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ex_mem/ex_out_alu_result_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE                         0.000     0.000 r  u_alu/result_reg[14]/C
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_alu/result_reg[14]/Q
                         net (fo=1, routed)           0.101     0.242    u_ex_mem/D[14]
    SLICE_X15Y85         FDRE                                         r  u_ex_mem/ex_out_alu_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/branch_displacement_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_branch_displacement_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.610%)  route 0.104ns (42.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  u_decode/branch_displacement_reg[1]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_decode/branch_displacement_reg[1]/Q
                         net (fo=1, routed)           0.104     0.245    u_id_ex/id_out_branch_displacement_reg[8]_1[1]
    SLICE_X2Y83          FDRE                                         r  u_id_ex/id_out_branch_displacement_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/branch_displacement_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_branch_displacement_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  u_decode/branch_displacement_reg[2]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_decode/branch_displacement_reg[2]/Q
                         net (fo=1, routed)           0.104     0.245    u_id_ex/id_out_branch_displacement_reg[8]_1[2]
    SLICE_X2Y83          FDRE                                         r  u_id_ex/id_out_branch_displacement_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  u_if_id/if_out_pc_reg[0]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_if_id/if_out_pc_reg[0]/Q
                         net (fo=1, routed)           0.099     0.245    u_id_ex/id_out_pc_reg[15]_0[0]
    SLICE_X1Y80          FDRE                                         r  u_id_ex/id_out_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.146ns (59.348%)  route 0.100ns (40.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  u_if_id/if_out_pc_reg[6]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_if_id/if_out_pc_reg[6]/Q
                         net (fo=1, routed)           0.100     0.246    u_id_ex/id_out_pc_reg[15]_0[6]
    SLICE_X1Y80          FDRE                                         r  u_id_ex/id_out_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[4]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[4]
    SLICE_X0Y78          FDRE                                         r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------





