// Seed: 2998448642
module module_0 ();
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output tri  id_2,
    output tri1 id_3
);
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1,
    output wor  id_2
);
  always @(negedge id_1 or id_1) begin
    return 1;
  end
  always @(posedge id_1 or posedge id_1) id_0 = id_1;
  module_0();
  generate
    `undef pp_4
  endgenerate
endmodule
module module_3;
  wire id_2;
  wire id_3;
  module_0();
endmodule
