// Seed: 2196015300
module module_0 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input wire id_6,
    output tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input supply1 id_14,
    input wire id_15,
    input supply1 id_16,
    input wor id_17,
    input supply1 id_18,
    output wand id_19,
    input wor id_20,
    input wor id_21,
    output uwire id_22,
    output supply1 id_23,
    input tri1 id_24,
    input wor id_25,
    output tri0 id_26,
    output uwire id_27,
    input tri id_28,
    input wor id_29,
    output wor id_30,
    output uwire id_31,
    input wire id_32,
    input tri id_33,
    input tri id_34
    , id_37,
    input wand id_35
);
  assign id_2 = 1;
  always id_26 = id_3;
  wire id_38;
  id_39(
      .id_0(id_33), .id_1(id_14), .id_2(id_1), .id_3(1 + id_37), .id_4(id_25)
  );
  assign id_37 = {id_35};
  wire id_40;
  assign id_26 = id_21;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    output supply1 id_7
);
  assign id_7 = 1'h0;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_1,
      id_4,
      id_7,
      id_6,
      id_7,
      id_7,
      id_1,
      id_1,
      id_2,
      id_2,
      id_7,
      id_4,
      id_3,
      id_5,
      id_2,
      id_3,
      id_7,
      id_6,
      id_0,
      id_7,
      id_7,
      id_0,
      id_3,
      id_7,
      id_7,
      id_2,
      id_5,
      id_7,
      id_7,
      id_1,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
