        Lattice Mapping Report File for Design Module 'lab3_schematic'

Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     ECE272_Lab3_ECE272_Lab3.ngd -o ECE272_Lab3_ECE272_Lab3_map.ncd -pr
     ECE272_Lab3_ECE272_Lab3.prf -mp ECE272_Lab3_ECE272_Lab3.mrp
     Z:/Windows.Documents/Desktop/ECE272 Lab2/ECE272_Lab3.lpf -c 0
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 2.2.0.101
Mapped on:  04/30/14  13:38:48

Design Summary
--------------

   Number of registers:    0
      PFU registers:    0
      PIO registers:    0
   Number of SLICEs:            15 out of  3432 (0%)
      SLICEs(logic/ROM):        15 out of   858 (2%)
      SLICEs(logic/ROM/RAM):     0 out of  2574 (0%)
          As RAM:            0 out of  2574 (0%)
          As Logic/ROM:      0 out of  2574 (0%)
   Number of logic LUT4s:      30
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:      0 (0 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:      30
   Number of PIO sites used: 11 + 4(JTAG) out of 115 (13%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0

                                    Page 1




Design:  lab3_schematic                                Date:  04/30/14  13:38:48

Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
     Net A_c: 23 loads
     Net C_c: 22 loads
     Net B_c: 21 loads
     Net D_c: 21 loads
     Net seg_a_c: 1 loads
     Net seg_b_c: 1 loads
     Net seg_c_c: 1 loads
     Net seg_d_c: 1 loads
     Net seg_e_c: 1 loads
     Net seg_f_c: 1 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| B                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_g               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_f               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_e               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_d               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_c               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_b               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_a               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| C                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+





                                    Page 2




Design:  lab3_schematic                                Date:  04/30/14  13:38:48

Removed logic
-------------

Block i30 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal N_31 was merged into signal D_c
Signal N_32 was merged into signal C_c
Signal N_33 was merged into signal B_c
Signal N_34 was merged into signal A_c
Signal N_35 was merged into signal A_c
Signal N_38 was merged into signal B_c
Signal N_37 was merged into signal C_c
Signal N_36 was merged into signal D_c
Signal VCC_net undriven or does not drive anything - clipped.
Block I2 was optimized away.
Block I1 was optimized away.
Block I3 was optimized away.
Block I4 was optimized away.
Block I40 was optimized away.
Block I39 was optimized away.
Block I38 was optimized away.
Block I37 was optimized away.

Memory Usage
------------


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 59 MB

























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor
     Corporation,  All rights reserved.
