Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 19 14:48:23 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112771101) to (Rev. 2112819837)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 19 14:48:23 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112771101) to (Rev. 2112819837)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 19 14:48:23 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112771101) to (Rev. 2112819837)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 19 10:09:55 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clu_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clu_0_0 (xilinx.com:hls:clu:1.0) from (Rev. 2112742276) to (Rev. 2112815767)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 15 13:44:58 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112764126) to (Rev. 2112771101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgraded port 's_axi_axilites_ARADDR' width 10 differs from original width 9

-Upgraded port 's_axi_axilites_AWADDR' width 10 differs from original width 9







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 15 13:44:58 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112764126) to (Rev. 2112771101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgraded port 's_axi_axilites_ARADDR' width 10 differs from original width 9

-Upgraded port 's_axi_axilites_AWADDR' width 10 differs from original width 9







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 15 13:44:58 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112764126) to (Rev. 2112771101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgraded port 's_axi_axilites_ARADDR' width 10 differs from original width 9

-Upgraded port 's_axi_axilites_AWADDR' width 10 differs from original width 9







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 17:27:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112763790) to (Rev. 2112764126)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 17:27:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112763790) to (Rev. 2112764126)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 17:27:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112763790) to (Rev. 2112764126)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 11:53:44 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762713) to (Rev. 2112763790)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 11:53:44 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762713) to (Rev. 2112763790)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 10 11:53:43 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762713) to (Rev. 2112763790)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 17:56:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762546) to (Rev. 2112762713)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 17:56:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762546) to (Rev. 2112762713)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 17:56:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762546) to (Rev. 2112762713)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 15:08:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762392) to (Rev. 2112762546)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 15:08:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762392) to (Rev. 2112762546)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 15:08:54 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762392) to (Rev. 2112762546)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 12:41:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762234) to (Rev. 2112762392)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 12:41:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762234) to (Rev. 2112762392)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 12:41:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112762234) to (Rev. 2112762392)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 09:55:56 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760929) to (Rev. 2112762234)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 09:55:56 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760929) to (Rev. 2112762234)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  9 09:55:56 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760929) to (Rev. 2112762234)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 12:11:21 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760913) to (Rev. 2112760929)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 12:11:20 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760913) to (Rev. 2112760929)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 12:11:20 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760913) to (Rev. 2112760929)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:54:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760874) to (Rev. 2112760913)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_2_0'.


-Upgrade has removed interface 'm_axi_mac_fifo_axi_full'

-Upgrade has added interface 'm_axi_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_mac_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to 'true'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '32'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to 'false'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_2_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_2_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_mac_fifo:m_axi_mac_fifo_axi_full:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {} \
  CONFIG.ap_clk.FREQ_HZ {100000000} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {100000000} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {100000000} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {100000000} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_2_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:54:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760874) to (Rev. 2112760913)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_1_0'.


-Upgrade has removed interface 'm_axi_mac_fifo_axi_full'

-Upgrade has added interface 'm_axi_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_mac_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to 'true'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '32'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to 'false'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_1_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_1_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_mac_fifo:m_axi_mac_fifo_axi_full:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {} \
  CONFIG.ap_clk.FREQ_HZ {100000000} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {100000000} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {100000000} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {100000000} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_1_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:54:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112760874) to (Rev. 2112760913)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_0_0'.


-Upgrade has removed interface 'm_axi_mac_fifo_axi_full'

-Upgrade has added interface 'm_axi_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_mac_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_mac_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to 'true'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_MAC_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_0_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_mac_fifo:m_axi_mac_fifo_axi_full:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {} \
  CONFIG.ap_clk.FREQ_HZ {100000000} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {100000000} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {100000000} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {100000000} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:19:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759815) to (Rev. 2112760874)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_2_0'.


-Upgrade has removed interface 'm_axi_fifo_axi_full'

-Upgrade has added interface 'm_axi_mac_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_mac_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '32'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_2_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_2_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_2_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_fifo_axi_full:m_axi_mac_fifo:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.ap_clk.FREQ_HZ {99999985} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {99999985} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {99999985} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {99999985} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_2_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:19:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759815) to (Rev. 2112760874)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_1_0'.


-Upgrade has removed interface 'm_axi_fifo_axi_full'

-Upgrade has added interface 'm_axi_mac_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_mac_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '32'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_1_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_1_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_1_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_fifo_axi_full:m_axi_mac_fifo:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.ap_clk.FREQ_HZ {99999985} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {99999985} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {99999985} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {99999985} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_1_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  8 11:19:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759815) to (Rev. 2112760874)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mac_logger_0_0'.


-Upgrade has removed interface 'm_axi_fifo_axi_full'

-Upgrade has added interface 'm_axi_mac_fifo_axi_full' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_fifo_axi_full_ARADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_ARVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWADDR'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWBURST'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWCACHE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLEN'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWLOCK'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWPROT'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWQOS'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWREGION'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWSIZE'

-Upgrade has removed port 'm_axi_fifo_axi_full_AWVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_BREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_BRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_BVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_RDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_RLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_RREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_RRESP'

-Upgrade has removed port 'm_axi_fifo_axi_full_RVALID'

-Upgrade has removed port 'm_axi_fifo_axi_full_WDATA'

-Upgrade has removed port 'm_axi_fifo_axi_full_WLAST'

-Upgrade has removed port 'm_axi_fifo_axi_full_WREADY'

-Upgrade has removed port 'm_axi_fifo_axi_full_WSTRB'

-Upgrade has removed port 'm_axi_fifo_axi_full_WVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_ARVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWADDR'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWBURST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWCACHE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLEN'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWLOCK'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWPROT'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWQOS'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWREGION'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWSIZE'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_AWVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_BVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RRESP'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_RVALID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WDATA'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WID'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WLAST'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WREADY'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WSTRB'

-Upgrade has added port 'm_axi_mac_fifo_axi_full_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_fifo_axi_full'

-Upgrade has added address space 'Data_m_axi_mac_fifo_axi_full'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ID_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_FIFO_AXI_FULL_USER_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_FIFO_AXI_FULL_PROT_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_mac_logger_0_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:mac_logger:1.0 -user_name design_1_mac_logger_0_0
set_property -dict "\
  CONFIG.C_M_AXI_MAC_FIFO_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_MAC_FIFO_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_MAC_FIFO_ID_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_MAC_FIFO_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_MAC_FIFO_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_MAC_FIFO_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_mac_logger_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_axilites:m_axi_fifo_axi_full:m_axi_mac_fifo:m_axi_ps} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.ap_clk.FREQ_HZ {99999985} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_mac_fifo.ADDR_WIDTH {64} \
  CONFIG.m_axi_mac_fifo.ARUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.AWUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.BUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_mac_fifo.DATA_WIDTH {32} \
  CONFIG.m_axi_mac_fifo.FREQ_HZ {99999985} \
  CONFIG.m_axi_mac_fifo.HAS_BRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_BURST {0} \
  CONFIG.m_axi_mac_fifo.HAS_CACHE {1} \
  CONFIG.m_axi_mac_fifo.HAS_LOCK {1} \
  CONFIG.m_axi_mac_fifo.HAS_PROT {1} \
  CONFIG.m_axi_mac_fifo.HAS_QOS {1} \
  CONFIG.m_axi_mac_fifo.HAS_REGION {1} \
  CONFIG.m_axi_mac_fifo.HAS_RRESP {1} \
  CONFIG.m_axi_mac_fifo.HAS_WSTRB {1} \
  CONFIG.m_axi_mac_fifo.ID_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.INSERT_VIP {0} \
  CONFIG.m_axi_mac_fifo.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_mac_fifo.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_READ_THREADS {1} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_mac_fifo.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_mac_fifo.PHASE {0.000} \
  CONFIG.m_axi_mac_fifo.PROTOCOL {AXI4} \
  CONFIG.m_axi_mac_fifo.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.m_axi_mac_fifo.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.RUSER_WIDTH {0} \
  CONFIG.m_axi_mac_fifo.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_mac_fifo.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_mac_fifo.WUSER_WIDTH {0} \
  CONFIG.m_axi_ps.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.m_axi_ps.DATA_WIDTH {32} \
  CONFIG.m_axi_ps.FREQ_HZ {99999985} \
  CONFIG.m_axi_ps.HAS_BRESP {1} \
  CONFIG.m_axi_ps.HAS_BURST {0} \
  CONFIG.m_axi_ps.HAS_CACHE {1} \
  CONFIG.m_axi_ps.HAS_LOCK {1} \
  CONFIG.m_axi_ps.HAS_PROT {1} \
  CONFIG.m_axi_ps.HAS_QOS {1} \
  CONFIG.m_axi_ps.HAS_REGION {1} \
  CONFIG.m_axi_ps.HAS_RRESP {1} \
  CONFIG.m_axi_ps.HAS_WSTRB {1} \
  CONFIG.m_axi_ps.ID_WIDTH {0} \
  CONFIG.m_axi_ps.INSERT_VIP {0} \
  CONFIG.m_axi_ps.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps.MAX_WRITE_BURST_LENGTH {64} \
  CONFIG.m_axi_ps.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps.PHASE {0.000} \
  CONFIG.m_axi_ps.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_axilites.ADDR_WIDTH {9} \
  CONFIG.s_axi_axilites.ARUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.AWUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.BUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk1} \
  CONFIG.s_axi_axilites.DATA_WIDTH {32} \
  CONFIG.s_axi_axilites.FREQ_HZ {99999985} \
  CONFIG.s_axi_axilites.HAS_BRESP {1} \
  CONFIG.s_axi_axilites.HAS_BURST {0} \
  CONFIG.s_axi_axilites.HAS_CACHE {0} \
  CONFIG.s_axi_axilites.HAS_LOCK {0} \
  CONFIG.s_axi_axilites.HAS_PROT {0} \
  CONFIG.s_axi_axilites.HAS_QOS {0} \
  CONFIG.s_axi_axilites.HAS_REGION {0} \
  CONFIG.s_axi_axilites.HAS_RRESP {1} \
  CONFIG.s_axi_axilites.HAS_WSTRB {1} \
  CONFIG.s_axi_axilites.ID_WIDTH {0} \
  CONFIG.s_axi_axilites.INSERT_VIP {0} \
  CONFIG.s_axi_axilites.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_axilites.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_READ_THREADS {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_axilites.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_axilites.PHASE {0.000} \
  CONFIG.s_axi_axilites.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_axilites.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_axilites.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.RUSER_WIDTH {0} \
  CONFIG.s_axi_axilites.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_axilites.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_axilites.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_mac_logger_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:36:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759802) to (Rev. 2112759815)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:36:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759802) to (Rev. 2112759815)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:36:27 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759802) to (Rev. 2112759815)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759654) to (Rev. 2112759802)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759654) to (Rev. 2112759802)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 17:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759654) to (Rev. 2112759802)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 14:55:44 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759582) to (Rev. 2112759654)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 14:55:44 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759582) to (Rev. 2112759654)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 14:55:44 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759582) to (Rev. 2112759654)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 13:44:01 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759446) to (Rev. 2112759582)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 13:44:01 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759446) to (Rev. 2112759582)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 13:44:01 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112759446) to (Rev. 2112759582)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 11:29:15 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112755412) to (Rev. 2112759446)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 11:29:15 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112755412) to (Rev. 2112759446)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  7 11:29:15 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112755412) to (Rev. 2112759446)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Nov  4 16:14:37 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112754020) to (Rev. 2112755412)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Nov  4 16:14:37 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112754020) to (Rev. 2112755412)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Nov  4 16:14:36 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112754020) to (Rev. 2112755412)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 17:03:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112753902) to (Rev. 2112754020)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 17:03:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112753902) to (Rev. 2112754020)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 17:03:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112753902) to (Rev. 2112754020)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 15:04:14 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752580) to (Rev. 2112753902)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 15:04:14 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752580) to (Rev. 2112753902)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  3 15:04:14 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752580) to (Rev. 2112753902)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:53:37 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0 (Rev. 2112752580)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:53:36 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0 (Rev. 2112752580)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:53:36 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0 (Rev. 2112752580)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:05:53 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752210) to (Rev. 2112752580)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:05:52 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752210) to (Rev. 2112752580)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 17:05:52 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752210) to (Rev. 2112752580)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:52:29 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752182) to (Rev. 2112752210)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:52:29 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752182) to (Rev. 2112752210)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:52:29 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112752182) to (Rev. 2112752210)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:27:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112742370) to (Rev. 2112752182)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:27:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112742370) to (Rev. 2112752182)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Nov  2 10:27:28 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112742370) to (Rev. 2112752182)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct 26 15:54:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112739550) to (Rev. 2112742370)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_2_0'. These changes may impact your design.


-Upgraded port order differs after port 'm_axi_fifo_axi_full_AWADDR'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct 26 15:54:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112739550) to (Rev. 2112742370)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_1_0'. These changes may impact your design.


-Upgraded port order differs after port 'm_axi_fifo_axi_full_AWADDR'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct 26 15:54:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112739550) to (Rev. 2112742370)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mac_logger_0_0'. These changes may impact your design.


-Upgraded port order differs after port 'm_axi_fifo_axi_full_AWADDR'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct 26 14:35:13 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clu_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clu_0_0 (xilinx.com:hls:clu:1.0) from (Rev. 2112739578) to (Rev. 2112742276)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 17:19:20 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clu_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clu_0_0 (xilinx.com:hls:clu:1.0) from (Rev. 2112739561) to (Rev. 2112739578)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 17:02:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112729094) to (Rev. 2112739550)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 17:02:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112729094) to (Rev. 2112739550)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 17:02:15 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112729094) to (Rev. 2112739550)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 17:02:15 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clu_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clu_0_0 (xilinx.com:hls:clu:1.0) from (Rev. 2112698826) to (Rev. 2112739561)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clu_0_0'.


-Upgrade has removed interface 's_axi_control'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clu_0_0'. These changes may impact your design.


-Upgraded port 's_axi_EN_ARADDR' width 8 differs from original width 7

-Upgraded port 's_axi_EN_AWADDR' width 8 differs from original width 7

-Upgrade has removed port 's_axi_control_ARADDR'

-Upgrade has removed port 's_axi_control_ARREADY'

-Upgrade has removed port 's_axi_control_ARVALID'

-Upgrade has removed port 's_axi_control_AWADDR'

-Upgrade has removed port 's_axi_control_AWREADY'

-Upgrade has removed port 's_axi_control_AWVALID'

-Upgrade has removed port 's_axi_control_BREADY'

-Upgrade has removed port 's_axi_control_BRESP'

-Upgrade has removed port 's_axi_control_BVALID'

-Upgrade has removed port 's_axi_control_RDATA'

-Upgrade has removed port 's_axi_control_RREADY'

-Upgrade has removed port 's_axi_control_RRESP'

-Upgrade has removed port 's_axi_control_RVALID'

-Upgrade has removed port 's_axi_control_WDATA'

-Upgrade has removed port 's_axi_control_WREADY'

-Upgrade has removed port 's_axi_control_WSTRB'

-Upgrade has removed port 's_axi_control_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_clu_0_0'. These changes may impact your design.


-Upgrade has removed address block 's_axi_control/Reg'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 16:50:35 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_2_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112674463) to (Rev. 2112729094)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 16:50:35 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_1_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112674463) to (Rev. 2112729094)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 24 16:50:35 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mac_logger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mac_logger_0_0 (xilinx.com:hls:mac_logger:1.0) from (Rev. 2112674463) to (Rev. 2112729094)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Oct  5 14:22:33 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clu_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clu_0_0 (xilinx.com:hls:clu:1.0) from (Rev. 2112674627) to (Rev. 2112698826)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clu_0_0'.


-Upgrade has removed interface 'm_axi_can_addr'

-Upgrade has removed interface 'm_axi_lin_addr'

-Upgrade has removed interface 'm_axi_uart_addr'

-Upgrade has added interface 'm_axi_clu_addr' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clu_0_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_can_addr_ARADDR'

-Upgrade has removed port 'm_axi_can_addr_ARBURST'

-Upgrade has removed port 'm_axi_can_addr_ARCACHE'

-Upgrade has removed port 'm_axi_can_addr_ARLEN'

-Upgrade has removed port 'm_axi_can_addr_ARLOCK'

-Upgrade has removed port 'm_axi_can_addr_ARPROT'

-Upgrade has removed port 'm_axi_can_addr_ARQOS'

-Upgrade has removed port 'm_axi_can_addr_ARREADY'

-Upgrade has removed port 'm_axi_can_addr_ARREGION'

-Upgrade has removed port 'm_axi_can_addr_ARSIZE'

-Upgrade has removed port 'm_axi_can_addr_ARVALID'

-Upgrade has removed port 'm_axi_can_addr_AWADDR'

-Upgrade has removed port 'm_axi_can_addr_AWBURST'

-Upgrade has removed port 'm_axi_can_addr_AWCACHE'

-Upgrade has removed port 'm_axi_can_addr_AWLEN'

-Upgrade has removed port 'm_axi_can_addr_AWLOCK'

-Upgrade has removed port 'm_axi_can_addr_AWPROT'

-Upgrade has removed port 'm_axi_can_addr_AWQOS'

-Upgrade has removed port 'm_axi_can_addr_AWREADY'

-Upgrade has removed port 'm_axi_can_addr_AWREGION'

-Upgrade has removed port 'm_axi_can_addr_AWSIZE'

-Upgrade has removed port 'm_axi_can_addr_AWVALID'

-Upgrade has removed port 'm_axi_can_addr_BREADY'

-Upgrade has removed port 'm_axi_can_addr_BRESP'

-Upgrade has removed port 'm_axi_can_addr_BVALID'

-Upgrade has removed port 'm_axi_can_addr_RDATA'

-Upgrade has removed port 'm_axi_can_addr_RLAST'

-Upgrade has removed port 'm_axi_can_addr_RREADY'

-Upgrade has removed port 'm_axi_can_addr_RRESP'

-Upgrade has removed port 'm_axi_can_addr_RVALID'

-Upgrade has removed port 'm_axi_can_addr_WDATA'

-Upgrade has removed port 'm_axi_can_addr_WLAST'

-Upgrade has removed port 'm_axi_can_addr_WREADY'

-Upgrade has removed port 'm_axi_can_addr_WSTRB'

-Upgrade has removed port 'm_axi_can_addr_WVALID'

-Upgrade has removed port 'm_axi_lin_addr_ARADDR'

-Upgrade has removed port 'm_axi_lin_addr_ARBURST'

-Upgrade has removed port 'm_axi_lin_addr_ARCACHE'

-Upgrade has removed port 'm_axi_lin_addr_ARLEN'

-Upgrade has removed port 'm_axi_lin_addr_ARLOCK'

-Upgrade has removed port 'm_axi_lin_addr_ARPROT'

-Upgrade has removed port 'm_axi_lin_addr_ARQOS'

-Upgrade has removed port 'm_axi_lin_addr_ARREADY'

-Upgrade has removed port 'm_axi_lin_addr_ARREGION'

-Upgrade has removed port 'm_axi_lin_addr_ARSIZE'

-Upgrade has removed port 'm_axi_lin_addr_ARVALID'

-Upgrade has removed port 'm_axi_lin_addr_AWADDR'

-Upgrade has removed port 'm_axi_lin_addr_AWBURST'

-Upgrade has removed port 'm_axi_lin_addr_AWCACHE'

-Upgrade has removed port 'm_axi_lin_addr_AWLEN'

-Upgrade has removed port 'm_axi_lin_addr_AWLOCK'

-Upgrade has removed port 'm_axi_lin_addr_AWPROT'

-Upgrade has removed port 'm_axi_lin_addr_AWQOS'

-Upgrade has removed port 'm_axi_lin_addr_AWREADY'

-Upgrade has removed port 'm_axi_lin_addr_AWREGION'

-Upgrade has removed port 'm_axi_lin_addr_AWSIZE'

-Upgrade has removed port 'm_axi_lin_addr_AWVALID'

-Upgrade has removed port 'm_axi_lin_addr_BREADY'

-Upgrade has removed port 'm_axi_lin_addr_BRESP'

-Upgrade has removed port 'm_axi_lin_addr_BVALID'

-Upgrade has removed port 'm_axi_lin_addr_RDATA'

-Upgrade has removed port 'm_axi_lin_addr_RLAST'

-Upgrade has removed port 'm_axi_lin_addr_RREADY'

-Upgrade has removed port 'm_axi_lin_addr_RRESP'

-Upgrade has removed port 'm_axi_lin_addr_RVALID'

-Upgrade has removed port 'm_axi_lin_addr_WDATA'

-Upgrade has removed port 'm_axi_lin_addr_WLAST'

-Upgrade has removed port 'm_axi_lin_addr_WREADY'

-Upgrade has removed port 'm_axi_lin_addr_WSTRB'

-Upgrade has removed port 'm_axi_lin_addr_WVALID'

-Upgrade has removed port 'm_axi_uart_addr_ARADDR'

-Upgrade has removed port 'm_axi_uart_addr_ARBURST'

-Upgrade has removed port 'm_axi_uart_addr_ARCACHE'

-Upgrade has removed port 'm_axi_uart_addr_ARLEN'

-Upgrade has removed port 'm_axi_uart_addr_ARLOCK'

-Upgrade has removed port 'm_axi_uart_addr_ARPROT'

-Upgrade has removed port 'm_axi_uart_addr_ARQOS'

-Upgrade has removed port 'm_axi_uart_addr_ARREADY'

-Upgrade has removed port 'm_axi_uart_addr_ARREGION'

-Upgrade has removed port 'm_axi_uart_addr_ARSIZE'

-Upgrade has removed port 'm_axi_uart_addr_ARVALID'

-Upgrade has removed port 'm_axi_uart_addr_AWADDR'

-Upgrade has removed port 'm_axi_uart_addr_AWBURST'

-Upgrade has removed port 'm_axi_uart_addr_AWCACHE'

-Upgrade has removed port 'm_axi_uart_addr_AWLEN'

-Upgrade has removed port 'm_axi_uart_addr_AWLOCK'

-Upgrade has removed port 'm_axi_uart_addr_AWPROT'

-Upgrade has removed port 'm_axi_uart_addr_AWQOS'

-Upgrade has removed port 'm_axi_uart_addr_AWREADY'

-Upgrade has removed port 'm_axi_uart_addr_AWREGION'

-Upgrade has removed port 'm_axi_uart_addr_AWSIZE'

-Upgrade has removed port 'm_axi_uart_addr_AWVALID'

-Upgrade has removed port 'm_axi_uart_addr_BREADY'

-Upgrade has removed port 'm_axi_uart_addr_BRESP'

-Upgrade has removed port 'm_axi_uart_addr_BVALID'

-Upgrade has removed port 'm_axi_uart_addr_RDATA'

-Upgrade has removed port 'm_axi_uart_addr_RLAST'

-Upgrade has removed port 'm_axi_uart_addr_RREADY'

-Upgrade has removed port 'm_axi_uart_addr_RRESP'

-Upgrade has removed port 'm_axi_uart_addr_RVALID'

-Upgrade has removed port 'm_axi_uart_addr_WDATA'

-Upgrade has removed port 'm_axi_uart_addr_WLAST'

-Upgrade has removed port 'm_axi_uart_addr_WREADY'

-Upgrade has removed port 'm_axi_uart_addr_WSTRB'

-Upgrade has removed port 'm_axi_uart_addr_WVALID'

-Upgrade has added port 'm_axi_clu_addr_ARADDR'

-Upgrade has added port 'm_axi_clu_addr_ARBURST'

-Upgrade has added port 'm_axi_clu_addr_ARCACHE'

-Upgrade has added port 'm_axi_clu_addr_ARLEN'

-Upgrade has added port 'm_axi_clu_addr_ARLOCK'

-Upgrade has added port 'm_axi_clu_addr_ARPROT'

-Upgrade has added port 'm_axi_clu_addr_ARQOS'

-Upgrade has added port 'm_axi_clu_addr_ARREADY'

-Upgrade has added port 'm_axi_clu_addr_ARREGION'

-Upgrade has added port 'm_axi_clu_addr_ARSIZE'

-Upgrade has added port 'm_axi_clu_addr_ARVALID'

-Upgrade has added port 'm_axi_clu_addr_AWADDR'

-Upgrade has added port 'm_axi_clu_addr_AWBURST'

-Upgrade has added port 'm_axi_clu_addr_AWCACHE'

-Upgrade has added port 'm_axi_clu_addr_AWLEN'

-Upgrade has added port 'm_axi_clu_addr_AWLOCK'

-Upgrade has added port 'm_axi_clu_addr_AWPROT'

-Upgrade has added port 'm_axi_clu_addr_AWQOS'

-Upgrade has added port 'm_axi_clu_addr_AWREADY'

-Upgrade has added port 'm_axi_clu_addr_AWREGION'

-Upgrade has added port 'm_axi_clu_addr_AWSIZE'

-Upgrade has added port 'm_axi_clu_addr_AWVALID'

-Upgrade has added port 'm_axi_clu_addr_BREADY'

-Upgrade has added port 'm_axi_clu_addr_BRESP'

-Upgrade has added port 'm_axi_clu_addr_BVALID'

-Upgrade has added port 'm_axi_clu_addr_RDATA'

-Upgrade has added port 'm_axi_clu_addr_RLAST'

-Upgrade has added port 'm_axi_clu_addr_RREADY'

-Upgrade has added port 'm_axi_clu_addr_RRESP'

-Upgrade has added port 'm_axi_clu_addr_RVALID'

-Upgrade has added port 'm_axi_clu_addr_WDATA'

-Upgrade has added port 'm_axi_clu_addr_WLAST'

-Upgrade has added port 'm_axi_clu_addr_WREADY'

-Upgrade has added port 'm_axi_clu_addr_WSTRB'

-Upgrade has added port 'm_axi_clu_addr_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_clu_0_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_can_addr'

-Upgrade has removed address space 'Data_m_axi_lin_addr'

-Upgrade has removed address space 'Data_m_axi_uart_addr'

-Upgrade has added address space 'Data_m_axi_clu_addr'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_CAN_ADDR_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_CAN_ADDR_ID_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_CAN_ADDR_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_CAN_ADDR_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_CAN_ADDR_USER_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_CAN_ADDR_PROT_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_CAN_ADDR_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"0011"'

Parameter 'C_M_AXI_UART_ADDR_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_UART_ADDR_ID_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_UART_ADDR_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_UART_ADDR_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_UART_ADDR_USER_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_UART_ADDR_PROT_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_UART_ADDR_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"0011"'

Parameter 'C_M_AXI_LIN_ADDR_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_LIN_ADDR_ID_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_LIN_ADDR_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_LIN_ADDR_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_LIN_ADDR_USER_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_LIN_ADDR_PROT_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_LIN_ADDR_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_clu_0_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:clu:1.0 -user_name design_1_clu_0_0
set_property -dict "\
  CONFIG.C_M_AXI_PS_DDR_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_DDR_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_DDR_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_DDR_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_PS_DDR_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_PS_DDR_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_PS_DDR_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_PS_DDR_ID_WIDTH {1} \
  CONFIG.C_M_AXI_PS_DDR_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_PS_DDR_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_PS_DDR_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_PS_DDR_WUSER_WIDTH {1} \
  CONFIG.Component_Name {design_1_clu_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_EN:s_axi_control:m_axi_can_addr:m_axi_uart_addr:m_axi_lin_addr:m_axi_ps_ddr} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.ap_clk.FREQ_HZ {99999985} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {undef} \
  CONFIG.m_axi_ps_ddr.ADDR_WIDTH {64} \
  CONFIG.m_axi_ps_ddr.ARUSER_WIDTH {0} \
  CONFIG.m_axi_ps_ddr.AWUSER_WIDTH {0} \
  CONFIG.m_axi_ps_ddr.BUSER_WIDTH {0} \
  CONFIG.m_axi_ps_ddr.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.m_axi_ps_ddr.DATA_WIDTH {32} \
  CONFIG.m_axi_ps_ddr.FREQ_HZ {99999985} \
  CONFIG.m_axi_ps_ddr.HAS_BRESP {1} \
  CONFIG.m_axi_ps_ddr.HAS_BURST {0} \
  CONFIG.m_axi_ps_ddr.HAS_CACHE {1} \
  CONFIG.m_axi_ps_ddr.HAS_LOCK {1} \
  CONFIG.m_axi_ps_ddr.HAS_PROT {1} \
  CONFIG.m_axi_ps_ddr.HAS_QOS {1} \
  CONFIG.m_axi_ps_ddr.HAS_REGION {1} \
  CONFIG.m_axi_ps_ddr.HAS_RRESP {1} \
  CONFIG.m_axi_ps_ddr.HAS_WSTRB {1} \
  CONFIG.m_axi_ps_ddr.ID_WIDTH {0} \
  CONFIG.m_axi_ps_ddr.INSERT_VIP {0} \
  CONFIG.m_axi_ps_ddr.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_ps_ddr.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_ps_ddr.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_ps_ddr.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_ps_ddr.NUM_READ_THREADS {1} \
  CONFIG.m_axi_ps_ddr.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_ps_ddr.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_ps_ddr.PHASE {0.000} \
  CONFIG.m_axi_ps_ddr.PROTOCOL {AXI4} \
  CONFIG.m_axi_ps_ddr.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_ps_ddr.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps_ddr.RUSER_WIDTH {0} \
  CONFIG.m_axi_ps_ddr.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_ps_ddr.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_ps_ddr.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_EN.ADDR_WIDTH {7} \
  CONFIG.s_axi_EN.ARUSER_WIDTH {0} \
  CONFIG.s_axi_EN.AWUSER_WIDTH {0} \
  CONFIG.s_axi_EN.BUSER_WIDTH {0} \
  CONFIG.s_axi_EN.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.s_axi_EN.DATA_WIDTH {32} \
  CONFIG.s_axi_EN.FREQ_HZ {99999985} \
  CONFIG.s_axi_EN.HAS_BRESP {1} \
  CONFIG.s_axi_EN.HAS_BURST {0} \
  CONFIG.s_axi_EN.HAS_CACHE {0} \
  CONFIG.s_axi_EN.HAS_LOCK {0} \
  CONFIG.s_axi_EN.HAS_PROT {0} \
  CONFIG.s_axi_EN.HAS_QOS {0} \
  CONFIG.s_axi_EN.HAS_REGION {0} \
  CONFIG.s_axi_EN.HAS_RRESP {1} \
  CONFIG.s_axi_EN.HAS_WSTRB {1} \
  CONFIG.s_axi_EN.ID_WIDTH {0} \
  CONFIG.s_axi_EN.INSERT_VIP {0} \
  CONFIG.s_axi_EN.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_EN.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_EN.NUM_READ_THREADS {1} \
  CONFIG.s_axi_EN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_EN.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_EN.PHASE {0.000} \
  CONFIG.s_axi_EN.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_EN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_EN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_EN.RUSER_WIDTH {0} \
  CONFIG.s_axi_EN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_EN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_EN.WUSER_WIDTH {0} \
  CONFIG.s_axi_control.ADDR_WIDTH {7} \
  CONFIG.s_axi_control.ARUSER_WIDTH {0} \
  CONFIG.s_axi_control.AWUSER_WIDTH {0} \
  CONFIG.s_axi_control.BUSER_WIDTH {0} \
  CONFIG.s_axi_control.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.s_axi_control.DATA_WIDTH {32} \
  CONFIG.s_axi_control.FREQ_HZ {99999985} \
  CONFIG.s_axi_control.HAS_BRESP {1} \
  CONFIG.s_axi_control.HAS_BURST {0} \
  CONFIG.s_axi_control.HAS_CACHE {0} \
  CONFIG.s_axi_control.HAS_LOCK {0} \
  CONFIG.s_axi_control.HAS_PROT {0} \
  CONFIG.s_axi_control.HAS_QOS {0} \
  CONFIG.s_axi_control.HAS_REGION {0} \
  CONFIG.s_axi_control.HAS_RRESP {1} \
  CONFIG.s_axi_control.HAS_WSTRB {1} \
  CONFIG.s_axi_control.ID_WIDTH {0} \
  CONFIG.s_axi_control.INSERT_VIP {0} \
  CONFIG.s_axi_control.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_control.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_READ_THREADS {1} \
  CONFIG.s_axi_control.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_control.PHASE {0.000} \
  CONFIG.s_axi_control.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_control.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_control.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.RUSER_WIDTH {0} \
  CONFIG.s_axi_control.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_control.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.WUSER_WIDTH {0} \
  CONFIG.timestamp.LAYERED_METADATA {undef} " [get_ips design_1_clu_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.3 (Rev. 3)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware     |     SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_mpc0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_mpc0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps8_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ps8_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_gmii_to_rgmii_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_gmii_to_rgmii_2_0 (xilinx.com:ip:gmii_to_rgmii:4.1) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_gmii_to_rgmii_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_gmii_to_rgmii_1_0 (xilinx.com:ip:gmii_to_rgmii:4.1) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_gmii_to_rgmii_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_gmii_to_rgmii_0_0 (xilinx.com:ip:gmii_to_rgmii:4.1) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_7_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_7_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_6_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_6_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_5_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_5_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_4_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_3_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_2_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_1_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canfd_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canfd_0_0 (xilinx.com:ip:canfd:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_uartlite_1_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_2 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_1 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_fifo_mm_s_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_fifo_mm_s_0_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_0_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_9_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_9_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_8_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_8_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_7_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_7_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_6_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_6_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_5_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_5_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_4_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_3_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_2_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_23_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_23_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_22_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_22_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_21_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_21_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:03 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_20_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_20_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:03 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_1_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:03 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_19_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_19_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:03 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_18_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_18_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:03 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_17_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_17_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_16_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_16_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_15_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_15_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_14_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_14_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_13_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_13_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_12_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_12_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:02 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_11_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_11_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:01 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_10_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_10_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 20:25:01 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu5ev-sfvc784-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CHIPDLIN_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CHIPDLIN_0_0 (user.org:user:CHIPDLIN:1.02 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.3 (Rev. 3)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:12 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_mpc0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_mpc0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:11 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps8_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ps8_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_1 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_fifo_mm_s_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_fifo_mm_s_0_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:10 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:09 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:26:08 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu4ev-sfvc784-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_0_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.3 (Rev. 3)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_mpc0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_mpc0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:19 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:18 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:18 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps8_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ps8_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:18 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_1 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:18 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_fifo_mm_s_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_fifo_mm_s_0_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:18 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_4_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_3_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:17 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_2_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_fifo_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_1_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 21 21:24:16 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-fbvb900-1-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_ethernet_0_0 (xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.3) to (Rev. 3)

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_3
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_3
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:07 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_mpc0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_mpc0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps8_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps8_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 20) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:06 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_1 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 3) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_fifo_mm_s_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_fifo_mm_s_0_0 (xilinx.com:ip:axi_fifo_mm_s:4.2) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_fifo_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_4_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_4_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_4_0 from xilinx.com:ip:axi_ethernet:7.1 (Rev. 6) to xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_fifo_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_3_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:05 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_3_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_3_0 from xilinx.com:ip:axi_ethernet:7.1 (Rev. 6) to xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_fifo_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_2_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_2_0 from xilinx.com:ip:axi_ethernet:7.1 (Rev. 6) to xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_fifo_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_1_fifo_0 (xilinx.com:ip:axi_fifo_mm_s:4.2) from (Rev. 1) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_1_0 from xilinx.com:ip:axi_ethernet:7.1 (Rev. 6) to xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 18 11:53:04 2022
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu3eg-sfvc784-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_ethernet_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_ethernet_0_0 from xilinx.com:ip:axi_ethernet:7.1 (Rev. 6) to xilinx.com:ip:axi_ethernet:7.2 (Rev. 1)

