// Seed: 2069551658
module module_0;
  logic id_1[-1 : 1];
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd90,
    parameter id_5 = 32'd92,
    parameter id_7 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 ();
  input wire _id_7;
  output wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0][id_5 : id_4] id_12, id_13;
  assign id_3[id_7] = id_12[id_7][-1];
endmodule
