$date
2023-11-12T16:32+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module shiftReg_A $end
 $var wire 8 ! shiftReg_3 $end
 $var wire 8 " shiftReg_2 $end
 $var wire 8 # shiftReg_1 $end
 $var wire 8 $ io_out_d $end
 $var wire 8 % shiftReg_0 $end
 $var wire 8 & io_in_d $end
 $var wire 1 ' clock $end
 $var wire 1 ( reset $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000 &
0'
0(
b00000000 #
b00000000 "
b00000000 %
b00000000 $
b00000000 !
$end
#0
1(
#1
1'
#6
b01111111 &
0'
0(
#11
b00000111 %
1'
#16
0'
#21
b00000111 #
1'
#26
0'
#31
b00000111 "
1'
#36
0'
#41
b00000111 !
b00000111 $
1'
#46
0'
#51
1'
#56
b00111111 &
0'
#61
b00000011 %
1'
#66
0'
#71
b00000011 #
1'
#76
0'
#81
b00000011 "
1'
#86
0'
#91
b00000011 !
b00000011 $
1'
#96
0'
#101
1'
#106
b00000000 &
0'
#111
b00000000 %
1'
#116
0'
#121
b00000000 #
1'
#126
0'
#131
b00000000 "
1'
#136
0'
#141
b00000000 !
b00000000 $
1'
#146
0'
#151
1'
#156
0'
