[{"name":"李宗演","email":"tylee@ntut.edu.tw","latestUpdate":"2011-01-05 17:15:59","objective":"Chapter 1. Introduction\nChapter 2. FPGA Fundamentals\nChapter 3. Optimizing the Development Cycle\nChapter 4. System Engineering\nChapter 5. FPGA Device-level Design Decisions\nChapter 6. Board-level Design Decisions and Allocation\nChapter 7. Design Implementation\nChapter 8. Design Simulation\nChapter 9. Design Constraints and Optimization\nChapter 10. Configuration\nChapter 11. Board-level Testing\nChapter 12. Advanced Topic Introduction\nChapter 13. Cores and Intellectual Property\nChapter 14. Embedded Processing Cores\nChapter 15. Digital Signal Processing\nChapter 16. Advanced Interconnect\nChapter 17. Bringing It All Together\n-------------------------------------------------------\nLab 1 - Digital Circuits Design By Xilinx ISE\nLab 2 - Module-Based Digital Circuit Design and Verification\nLab 3 -Tutorial using StateCAD\nLab 4 - Tutorial using HDL Based Design\nLab 5 - Design a 4-bit up-down Counter\nLab 6 - D2E Design Platform\nLab 7 - Design and Implementation\nTerm Project\n","schedule":"第一週--Chapter 1. Introduction\n第二週--Chapter 2. FPGA Fundamentals; Lab 1 - Digital Circuits Design By Xilinx ISE\n第三週--Chapter 3. Optimizing the Development Cycle; Chapter 4. System Engineering; Lab 2 - Module-Based Digital Circuit Design and Verification\n第四週--Chapter 5. FPGA Device-level Design Decisions\nChapter 6. Board-level Design Decisions and Allocation; Lab 3 -Tutorial using StateCAD\n第五週--Chapter 7. Design Implementation\nChapter 8. Design Simulation; Lab 4 - Tutorial using HDL Based Design\n第六週--Chapter 9. Design Constraints and Optimization\nChapter 10. Configuration\n第七週--Chapter 11. Board-level Testing\nChapter 12. Advanced Topic Introduction\n第八週--Lab 5 - Design a 4-bit up-down Counter\n第九週--期中考週\n第十週--Chapter 13. Cores and Intellectual Property\nChapter 14. Embedded Processing Cores; Lab 6 - D2E Design Platform\n第十一週--Chapter 15. Digital Signal Processing\n; Lab 7 - Design and Implementation\n第十二週--Chapter 16. Advanced InterconnectC\n第十三週--hapter 17. Bringing It All Together;\n第十四週--FPGA System Design Examples(一)\n第十五週--FPGA System Design Examples(二)\n第十六週--Term Project(一)\n第十七週--Term Project(二)\n第十八週--期末考週","scorePolicy":"1.平時成績40%\n2.期中考30%\n3.期末考30%","materials":"Text Book:\nRapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\nReference book or papers\nWayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\nhppt://www.xilinx.com/support/support.htm\n","foreignLanguageTextbooks":false}]
