
LIN TEST1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005134  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080052bc  080052bc  000062bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052f4  080052f4  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080052f4  080052f4  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080052f4  080052f4  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052f4  080052f4  000062f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052f8  080052f8  000062f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080052fc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          0000015c  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000168  20000168  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c97  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002321  00000000  00000000  00017cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e48  00000000  00000000  00019ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b31  00000000  00000000  0001ae40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cff5  00000000  00000000  0001b971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000119a5  00000000  00000000  00038966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6467  00000000  00000000  0004a30b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00100772  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c88  00000000  00000000  001007b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00104440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080052a4 	.word	0x080052a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080052a4 	.word	0x080052a4

080001c8 <CAN_SendTestFrame>:

bool has_tx_failed = false;


static void CAN_SendTestFrame(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	//static uint8_t counter = 0;
	uint8_t data[8] = {0, 0, 0, 0xBE, 0, 0, 0, 0};
 80001ce:	f04f 433e 	mov.w	r3, #3187671040	@ 0xbe000000
 80001d2:	60bb      	str	r3, [r7, #8]
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
	uint32_t mbox;

	TxHeader.StdId 	= 0x030;
 80001d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000214 <CAN_SendTestFrame+0x4c>)
 80001da:	2230      	movs	r2, #48	@ 0x30
 80001dc:	601a      	str	r2, [r3, #0]
	TxHeader.IDE 	= CAN_ID_STD;
 80001de:	4b0d      	ldr	r3, [pc, #52]	@ (8000214 <CAN_SendTestFrame+0x4c>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	609a      	str	r2, [r3, #8]
	TxHeader.RTR 	= CAN_RTR_DATA;
 80001e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000214 <CAN_SendTestFrame+0x4c>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	60da      	str	r2, [r3, #12]
	TxHeader.DLC 	= 8;
 80001ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000214 <CAN_SendTestFrame+0x4c>)
 80001ec:	2208      	movs	r2, #8
 80001ee:	611a      	str	r2, [r3, #16]

	//data[0] = counter++; //changes on each send
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &mbox) != HAL_OK)
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	f107 0208 	add.w	r2, r7, #8
 80001f6:	4907      	ldr	r1, [pc, #28]	@ (8000214 <CAN_SendTestFrame+0x4c>)
 80001f8:	4807      	ldr	r0, [pc, #28]	@ (8000218 <CAN_SendTestFrame+0x50>)
 80001fa:	f000 fe8e 	bl	8000f1a <HAL_CAN_AddTxMessage>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d002      	beq.n	800020a <CAN_SendTestFrame+0x42>
		has_tx_failed = true;
 8000204:	4b05      	ldr	r3, [pc, #20]	@ (800021c <CAN_SendTestFrame+0x54>)
 8000206:	2201      	movs	r2, #1
 8000208:	701a      	strb	r2, [r3, #0]
}
 800020a:	bf00      	nop
 800020c:	3710      	adds	r7, #16
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	20000124 	.word	0x20000124
 8000218:	20000028 	.word	0x20000028
 800021c:	20000160 	.word	0x20000160

08000220 <adjust_fan>:

void adjust_fan(uint8_t data)
{
 8000220:	b480      	push	{r7}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	71fb      	strb	r3, [r7, #7]
	uint16_t CCR_Width;
	uint32_t ARR_Value = (TIM3->ARR) * data;
 800022a:	4b10      	ldr	r3, [pc, #64]	@ (800026c <adjust_fan+0x4c>)
 800022c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800022e:	79fa      	ldrb	r2, [r7, #7]
 8000230:	fb02 f303 	mul.w	r3, r2, r3
 8000234:	60fb      	str	r3, [r7, #12]
	CCR_Width = ARR_Value / 200u;
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	4a0d      	ldr	r2, [pc, #52]	@ (8000270 <adjust_fan+0x50>)
 800023a:	fba2 2303 	umull	r2, r3, r2, r3
 800023e:	099b      	lsrs	r3, r3, #6
 8000240:	817b      	strh	r3, [r7, #10]

	TIM3->CCR3 = CCR_Width;
 8000242:	4a0a      	ldr	r2, [pc, #40]	@ (800026c <adjust_fan+0x4c>)
 8000244:	897b      	ldrh	r3, [r7, #10]
 8000246:	63d3      	str	r3, [r2, #60]	@ 0x3c
	TIM3->CR1 |= TIM_CR1_CEN;
 8000248:	4b08      	ldr	r3, [pc, #32]	@ (800026c <adjust_fan+0x4c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a07      	ldr	r2, [pc, #28]	@ (800026c <adjust_fan+0x4c>)
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6013      	str	r3, [r2, #0]
	TIM3->CCER |= TIM_CCER_CC3E;
 8000254:	4b05      	ldr	r3, [pc, #20]	@ (800026c <adjust_fan+0x4c>)
 8000256:	6a1b      	ldr	r3, [r3, #32]
 8000258:	4a04      	ldr	r2, [pc, #16]	@ (800026c <adjust_fan+0x4c>)
 800025a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800025e:	6213      	str	r3, [r2, #32]
}
 8000260:	bf00      	nop
 8000262:	3714      	adds	r7, #20
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	40000400 	.word	0x40000400
 8000270:	51eb851f 	.word	0x51eb851f

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000278:	f000 fbbc 	bl	80009f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027c:	f000 f842 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000280:	f000 f982 	bl	8000588 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000284:	f000 f950 	bl	8000528 <MX_USART3_UART_Init>
  MX_CAN_Init();
 8000288:	f000 f896 	bl	80003b8 <MX_CAN_Init>
  MX_TIM3_Init();
 800028c:	f000 f8f0 	bl	8000470 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan);
 8000290:	4817      	ldr	r0, [pc, #92]	@ (80002f0 <main+0x7c>)
 8000292:	f000 fdfe 	bl	8000e92 <HAL_CAN_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // PB0 (Enable6) now outputs PWM
 8000296:	2108      	movs	r1, #8
 8000298:	4816      	ldr	r0, [pc, #88]	@ (80002f4 <main+0x80>)
 800029a:	f003 f9fd 	bl	8003698 <HAL_TIM_PWM_Start>
  adjust_fan(200);
 800029e:	20c8      	movs	r0, #200	@ 0xc8
 80002a0:	f7ff ffbe 	bl	8000220 <adjust_fan>
  HAL_CAN_ActivateNotification(&hcan,
 80002a4:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80002a8:	4811      	ldr	r0, [pc, #68]	@ (80002f0 <main+0x7c>)
 80002aa:	f001 f850 	bl	800134e <HAL_CAN_ActivateNotification>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) != 0)
 80002ae:	2100      	movs	r1, #0
 80002b0:	480f      	ldr	r0, [pc, #60]	@ (80002f0 <main+0x7c>)
 80002b2:	f001 f824 	bl	80012fe <HAL_CAN_GetRxFifoFillLevel>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d012      	beq.n	80002e2 <main+0x6e>
	 {
		 if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxDataCAN) == HAL_OK)
 80002bc:	4b0e      	ldr	r3, [pc, #56]	@ (80002f8 <main+0x84>)
 80002be:	4a0f      	ldr	r2, [pc, #60]	@ (80002fc <main+0x88>)
 80002c0:	2100      	movs	r1, #0
 80002c2:	480b      	ldr	r0, [pc, #44]	@ (80002f0 <main+0x7c>)
 80002c4:	f000 fef9 	bl	80010ba <HAL_CAN_GetRxMessage>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d109      	bne.n	80002e2 <main+0x6e>
		 {
			 if (RxHeader.StdId == PDM_CONTROL_ID)
 80002ce:	4b0b      	ldr	r3, [pc, #44]	@ (80002fc <main+0x88>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	2b30      	cmp	r3, #48	@ 0x30
 80002d4:	d105      	bne.n	80002e2 <main+0x6e>
				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002dc:	4808      	ldr	r0, [pc, #32]	@ (8000300 <main+0x8c>)
 80002de:	f001 fd9d 	bl	8001e1c <HAL_GPIO_WritePin>
		 }
	 }
	  CAN_SendTestFrame(); //self-tx every 100ms *added 10:44
 80002e2:	f7ff ff71 	bl	80001c8 <CAN_SendTestFrame>
	  HAL_Delay(100);
 80002e6:	2064      	movs	r0, #100	@ 0x64
 80002e8:	f000 fbea 	bl	8000ac0 <HAL_Delay>
	  if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) != 0)
 80002ec:	e7df      	b.n	80002ae <main+0x3a>
 80002ee:	bf00      	nop
 80002f0:	20000028 	.word	0x20000028
 80002f4:	20000050 	.word	0x20000050
 80002f8:	20000158 	.word	0x20000158
 80002fc:	2000013c 	.word	0x2000013c
 8000300:	48000800 	.word	0x48000800

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b09e      	sub	sp, #120	@ 0x78
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800030e:	2228      	movs	r2, #40	@ 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f004 ff99 	bl	800524a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	609a      	str	r2, [r3, #8]
 8000324:	60da      	str	r2, [r3, #12]
 8000326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000328:	463b      	mov	r3, r7
 800032a:	223c      	movs	r2, #60	@ 0x3c
 800032c:	2100      	movs	r1, #0
 800032e:	4618      	mov	r0, r3
 8000330:	f004 ff8b 	bl	800524a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000334:	2301      	movs	r3, #1
 8000336:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000338:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800033c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000342:	2301      	movs	r3, #1
 8000344:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000346:	2302      	movs	r3, #2
 8000348:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800034a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800034e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000350:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000354:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800035a:	4618      	mov	r0, r3
 800035c:	f001 fd76 	bl	8001e4c <HAL_RCC_OscConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000366:	f000 f9ab 	bl	80006c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036a:	230f      	movs	r3, #15
 800036c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036e:	2302      	movs	r3, #2
 8000370:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000376:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800037a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000380:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000384:	2102      	movs	r1, #2
 8000386:	4618      	mov	r0, r3
 8000388:	f002 fd6e 	bl	8002e68 <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000392:	f000 f995 	bl	80006c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000396:	2304      	movs	r3, #4
 8000398:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800039a:	2300      	movs	r3, #0
 800039c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800039e:	463b      	mov	r3, r7
 80003a0:	4618      	mov	r0, r3
 80003a2:	f002 ff73 	bl	800328c <HAL_RCCEx_PeriphCLKConfig>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80003ac:	f000 f988 	bl	80006c0 <Error_Handler>
  }
}
 80003b0:	bf00      	nop
 80003b2:	3778      	adds	r7, #120	@ 0x78
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b08a      	sub	sp, #40	@ 0x28
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80003be:	4b2a      	ldr	r3, [pc, #168]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003c0:	4a2a      	ldr	r2, [pc, #168]	@ (800046c <MX_CAN_Init+0xb4>)
 80003c2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 80003c4:	4b28      	ldr	r3, [pc, #160]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003c6:	2212      	movs	r2, #18
 80003c8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003d0:	4b25      	ldr	r3, [pc, #148]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80003d6:	4b24      	ldr	r3, [pc, #144]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003d8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80003dc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80003de:	4b22      	ldr	r3, [pc, #136]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80003e4:	4b20      	ldr	r3, [pc, #128]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80003ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003ec:	2201      	movs	r2, #1
 80003ee:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80003f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003f8:	2201      	movs	r2, #1
 80003fa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000468 <MX_CAN_Init+0xb0>)
 80003fe:	2200      	movs	r2, #0
 8000400:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000402:	4b19      	ldr	r3, [pc, #100]	@ (8000468 <MX_CAN_Init+0xb0>)
 8000404:	2200      	movs	r2, #0
 8000406:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000408:	4817      	ldr	r0, [pc, #92]	@ (8000468 <MX_CAN_Init+0xb0>)
 800040a:	f000 fb7d 	bl	8000b08 <HAL_CAN_Init>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000414:	f000 f954 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig = {0};
 8000418:	463b      	mov	r3, r7
 800041a:	2228      	movs	r2, #40	@ 0x28
 800041c:	2100      	movs	r1, #0
 800041e:	4618      	mov	r0, r3
 8000420:	f004 ff13 	bl	800524a <memset>

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE; //Enable CAN Filter
 8000424:	2301      	movs	r3, #1
 8000426:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0; //which filter bank to use from the assigned ones?
 8000428:	2300      	movs	r3, #0
 800042a:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800042c:	2300      	movs	r3, #0
 800042e:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = (0x0000 << 5); //ID thats allowed to Pass (PDM ID) for LBK
 8000430:	2300      	movs	r3, #0
 8000432:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 8000434:	2300      	movs	r3, #0
 8000436:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = (0x0000 << 5); //ID thats allowed to Pass (PDM ID) for LBK
 8000438:	2300      	movs	r3, #0
 800043a:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 800043c:	2300      	movs	r3, #0
 800043e:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000444:	2301      	movs	r3, #1
 8000446:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14; //doesnt matter in single can Controllers
 8000448:	230e      	movs	r3, #14
 800044a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig)!=HAL_OK)
 800044c:	463b      	mov	r3, r7
 800044e:	4619      	mov	r1, r3
 8000450:	4805      	ldr	r0, [pc, #20]	@ (8000468 <MX_CAN_Init+0xb0>)
 8000452:	f000 fc54 	bl	8000cfe <HAL_CAN_ConfigFilter>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_CAN_Init+0xa8>
  {
  	Error_Handler();
 800045c:	f000 f930 	bl	80006c0 <Error_Handler>
  }

  /* USER CODE END CAN_Init 2 */

}
 8000460:	bf00      	nop
 8000462:	3728      	adds	r7, #40	@ 0x28
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000028 	.word	0x20000028
 800046c:	40006400 	.word	0x40006400

08000470 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b08a      	sub	sp, #40	@ 0x28
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000476:	f107 031c 	add.w	r3, r7, #28
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000482:	463b      	mov	r3, r7
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
 800048c:	60da      	str	r2, [r3, #12]
 800048e:	611a      	str	r2, [r3, #16]
 8000490:	615a      	str	r2, [r3, #20]
 8000492:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000494:	4b22      	ldr	r3, [pc, #136]	@ (8000520 <MX_TIM3_Init+0xb0>)
 8000496:	4a23      	ldr	r2, [pc, #140]	@ (8000524 <MX_TIM3_Init+0xb4>)
 8000498:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 800049a:	4b21      	ldr	r3, [pc, #132]	@ (8000520 <MX_TIM3_Init+0xb0>)
 800049c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80004a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80004a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004aa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80004ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80004bc:	4818      	ldr	r0, [pc, #96]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004be:	f003 f893 	bl	80035e8 <HAL_TIM_PWM_Init>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f8fa 	bl	80006c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004cc:	2300      	movs	r3, #0
 80004ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d0:	2300      	movs	r3, #0
 80004d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004d4:	f107 031c 	add.w	r3, r7, #28
 80004d8:	4619      	mov	r1, r3
 80004da:	4811      	ldr	r0, [pc, #68]	@ (8000520 <MX_TIM3_Init+0xb0>)
 80004dc:	f003 fe88 	bl	80041f0 <HAL_TIMEx_MasterConfigSynchronization>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80004e6:	f000 f8eb 	bl	80006c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ea:	2360      	movs	r3, #96	@ 0x60
 80004ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80004ee:	2300      	movs	r3, #0
 80004f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004f6:	2300      	movs	r3, #0
 80004f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004fa:	463b      	mov	r3, r7
 80004fc:	2208      	movs	r2, #8
 80004fe:	4619      	mov	r1, r3
 8000500:	4807      	ldr	r0, [pc, #28]	@ (8000520 <MX_TIM3_Init+0xb0>)
 8000502:	f003 f9c9 	bl	8003898 <HAL_TIM_PWM_ConfigChannel>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 800050c:	f000 f8d8 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000510:	4803      	ldr	r0, [pc, #12]	@ (8000520 <MX_TIM3_Init+0xb0>)
 8000512:	f000 f96b 	bl	80007ec <HAL_TIM_MspPostInit>

}
 8000516:	bf00      	nop
 8000518:	3728      	adds	r7, #40	@ 0x28
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000050 	.word	0x20000050
 8000524:	40000400 	.word	0x40000400

08000528 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800052c:	4b14      	ldr	r3, [pc, #80]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 800052e:	4a15      	ldr	r2, [pc, #84]	@ (8000584 <MX_USART3_UART_Init+0x5c>)
 8000530:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8000532:	4b13      	ldr	r3, [pc, #76]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000534:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8000538:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800053a:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000540:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000546:	4b0e      	ldr	r3, [pc, #56]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000548:	2200      	movs	r2, #0
 800054a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800054c:	4b0c      	ldr	r3, [pc, #48]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 800054e:	220c      	movs	r2, #12
 8000550:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000552:	4b0b      	ldr	r3, [pc, #44]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000554:	2200      	movs	r2, #0
 8000556:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000558:	4b09      	ldr	r3, [pc, #36]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 800055a:	2200      	movs	r2, #0
 800055c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800055e:	4b08      	ldr	r3, [pc, #32]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000560:	2200      	movs	r2, #0
 8000562:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 8000566:	2200      	movs	r2, #0
 8000568:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LIN_Init(&huart3, UART_LINBREAKDETECTLENGTH_11B) != HAL_OK)
 800056a:	2120      	movs	r1, #32
 800056c:	4804      	ldr	r0, [pc, #16]	@ (8000580 <MX_USART3_UART_Init+0x58>)
 800056e:	f003 febf 	bl	80042f0 <HAL_LIN_Init>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
 8000578:	f000 f8a2 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}
 8000580:	2000009c 	.word	0x2000009c
 8000584:	40004800 	.word	0x40004800

08000588 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b08a      	sub	sp, #40	@ 0x28
 800058c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058e:	f107 0314 	add.w	r3, r7, #20
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	4b44      	ldr	r3, [pc, #272]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a43      	ldr	r2, [pc, #268]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b41      	ldr	r3, [pc, #260]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b6:	4b3e      	ldr	r3, [pc, #248]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	4a3d      	ldr	r2, [pc, #244]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4b3b      	ldr	r3, [pc, #236]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b38      	ldr	r3, [pc, #224]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	4a37      	ldr	r2, [pc, #220]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005d8:	6153      	str	r3, [r2, #20]
 80005da:	4b35      	ldr	r3, [pc, #212]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005dc:	695b      	ldr	r3, [r3, #20]
 80005de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b32      	ldr	r3, [pc, #200]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	4a31      	ldr	r2, [pc, #196]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f0:	6153      	str	r3, [r2, #20]
 80005f2:	4b2f      	ldr	r3, [pc, #188]	@ (80006b0 <MX_GPIO_Init+0x128>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MCU_LED_Pin|ENABLE1_Pin|ENABLE2_Pin|LIN_Enable_Pin, GPIO_PIN_SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	f243 0105 	movw	r1, #12293	@ 0x3005
 8000604:	482b      	ldr	r0, [pc, #172]	@ (80006b4 <MX_GPIO_Init+0x12c>)
 8000606:	f001 fc09 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE3_GPIO_Port, ENABLE3_Pin, GPIO_PIN_SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2110      	movs	r1, #16
 800060e:	482a      	ldr	r0, [pc, #168]	@ (80006b8 <MX_GPIO_Init+0x130>)
 8000610:	f001 fc04 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENABLE7_Pin|ENABLE4_Pin, GPIO_PIN_SET);
 8000614:	2201      	movs	r2, #1
 8000616:	f44f 6104 	mov.w	r1, #2112	@ 0x840
 800061a:	4828      	ldr	r0, [pc, #160]	@ (80006bc <MX_GPIO_Init+0x134>)
 800061c:	f001 fbfe 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE5_GPIO_Port, ENABLE5_Pin, GPIO_PIN_SET);
 8000620:	2201      	movs	r2, #1
 8000622:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000626:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800062a:	f001 fbf7 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_LED_Pin ENABLE1_Pin ENABLE2_Pin LIN_Enable_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin|ENABLE1_Pin|ENABLE2_Pin|LIN_Enable_Pin;
 800062e:	f243 0305 	movw	r3, #12293	@ 0x3005
 8000632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000634:	2301      	movs	r3, #1
 8000636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000638:	2300      	movs	r3, #0
 800063a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063c:	2300      	movs	r3, #0
 800063e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	481b      	ldr	r0, [pc, #108]	@ (80006b4 <MX_GPIO_Init+0x12c>)
 8000648:	f001 fa6e 	bl	8001b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE3_Pin */
  GPIO_InitStruct.Pin = ENABLE3_Pin;
 800064c:	2310      	movs	r3, #16
 800064e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000650:	2301      	movs	r3, #1
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000658:	2300      	movs	r3, #0
 800065a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENABLE3_GPIO_Port, &GPIO_InitStruct);
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4619      	mov	r1, r3
 8000662:	4815      	ldr	r0, [pc, #84]	@ (80006b8 <MX_GPIO_Init+0x130>)
 8000664:	f001 fa60 	bl	8001b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENABLE7_Pin ENABLE4_Pin */
  GPIO_InitStruct.Pin = ENABLE7_Pin|ENABLE4_Pin;
 8000668:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	480e      	ldr	r0, [pc, #56]	@ (80006bc <MX_GPIO_Init+0x134>)
 8000682:	f001 fa51 	bl	8001b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE5_Pin */
  GPIO_InitStruct.Pin = ENABLE5_Pin;
 8000686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENABLE5_GPIO_Port, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a2:	f001 fa41 	bl	8001b28 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80006a6:	bf00      	nop
 80006a8:	3728      	adds	r7, #40	@ 0x28
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000
 80006b4:	48000800 	.word	0x48000800
 80006b8:	48001400 	.word	0x48001400
 80006bc:	48000400 	.word	0x48000400

080006c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c4:	b672      	cpsid	i
}
 80006c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <Error_Handler+0x8>

080006cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <HAL_MspInit+0x44>)
 80006d4:	699b      	ldr	r3, [r3, #24]
 80006d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000710 <HAL_MspInit+0x44>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	6193      	str	r3, [r2, #24]
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <HAL_MspInit+0x44>)
 80006e0:	699b      	ldr	r3, [r3, #24]
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ea:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <HAL_MspInit+0x44>)
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	4a08      	ldr	r2, [pc, #32]	@ (8000710 <HAL_MspInit+0x44>)
 80006f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f4:	61d3      	str	r3, [r2, #28]
 80006f6:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <HAL_MspInit+0x44>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	40021000 	.word	0x40021000

08000714 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a1b      	ldr	r2, [pc, #108]	@ (80007a0 <HAL_CAN_MspInit+0x8c>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d130      	bne.n	8000798 <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000736:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 8000738:	69db      	ldr	r3, [r3, #28]
 800073a:	4a1a      	ldr	r2, [pc, #104]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 800073c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000740:	61d3      	str	r3, [r2, #28]
 8000742:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 8000744:	69db      	ldr	r3, [r3, #28]
 8000746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800074a:	613b      	str	r3, [r7, #16]
 800074c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	4a14      	ldr	r2, [pc, #80]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 8000754:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000758:	6153      	str	r3, [r2, #20]
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <HAL_CAN_MspInit+0x90>)
 800075c:	695b      	ldr	r3, [r3, #20]
 800075e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000766:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800076a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076c:	2302      	movs	r3, #2
 800076e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	2300      	movs	r3, #0
 8000772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000774:	2303      	movs	r3, #3
 8000776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000778:	2309      	movs	r3, #9
 800077a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <HAL_CAN_MspInit+0x94>)
 8000784:	f001 f9d0 	bl	8001b28 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8000788:	2200      	movs	r2, #0
 800078a:	2100      	movs	r1, #0
 800078c:	2014      	movs	r0, #20
 800078e:	f001 f918 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000792:	2014      	movs	r0, #20
 8000794:	f001 f931 	bl	80019fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8000798:	bf00      	nop
 800079a:	3728      	adds	r7, #40	@ 0x28
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40006400 	.word	0x40006400
 80007a4:	40021000 	.word	0x40021000
 80007a8:	48000400 	.word	0x48000400

080007ac <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a0a      	ldr	r2, [pc, #40]	@ (80007e4 <HAL_TIM_PWM_MspInit+0x38>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d10b      	bne.n	80007d6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80007be:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	4a09      	ldr	r2, [pc, #36]	@ (80007e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	61d3      	str	r3, [r2, #28]
 80007ca:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	f003 0302 	and.w	r3, r3, #2
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80007d6:	bf00      	nop
 80007d8:	3714      	adds	r7, #20
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	40000400 	.word	0x40000400
 80007e8:	40021000 	.word	0x40021000

080007ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a11      	ldr	r2, [pc, #68]	@ (8000850 <HAL_TIM_MspPostInit+0x64>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d11b      	bne.n	8000846 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <HAL_TIM_MspPostInit+0x68>)
 8000810:	695b      	ldr	r3, [r3, #20]
 8000812:	4a10      	ldr	r2, [pc, #64]	@ (8000854 <HAL_TIM_MspPostInit+0x68>)
 8000814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000818:	6153      	str	r3, [r2, #20]
 800081a:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <HAL_TIM_MspPostInit+0x68>)
 800081c:	695b      	ldr	r3, [r3, #20]
 800081e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = ENABLE6s_Pin;
 8000826:	2301      	movs	r3, #1
 8000828:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082a:	2302      	movs	r3, #2
 800082c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000836:	2302      	movs	r3, #2
 8000838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ENABLE6s_GPIO_Port, &GPIO_InitStruct);
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	@ (8000858 <HAL_TIM_MspPostInit+0x6c>)
 8000842:	f001 f971 	bl	8001b28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000846:	bf00      	nop
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40000400 	.word	0x40000400
 8000854:	40021000 	.word	0x40021000
 8000858:	48000400 	.word	0x48000400

0800085c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	@ 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a1b      	ldr	r2, [pc, #108]	@ (80008e8 <HAL_UART_MspInit+0x8c>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d130      	bne.n	80008e0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800087e:	4b1b      	ldr	r3, [pc, #108]	@ (80008ec <HAL_UART_MspInit+0x90>)
 8000880:	69db      	ldr	r3, [r3, #28]
 8000882:	4a1a      	ldr	r2, [pc, #104]	@ (80008ec <HAL_UART_MspInit+0x90>)
 8000884:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000888:	61d3      	str	r3, [r2, #28]
 800088a:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <HAL_UART_MspInit+0x90>)
 800088c:	69db      	ldr	r3, [r3, #28]
 800088e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000896:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <HAL_UART_MspInit+0x90>)
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	4a14      	ldr	r2, [pc, #80]	@ (80008ec <HAL_UART_MspInit+0x90>)
 800089c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80008a0:	6153      	str	r3, [r2, #20]
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <HAL_UART_MspInit+0x90>)
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008ae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80008b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008bc:	2303      	movs	r3, #3
 80008be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008c0:	2307      	movs	r3, #7
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4619      	mov	r1, r3
 80008ca:	4809      	ldr	r0, [pc, #36]	@ (80008f0 <HAL_UART_MspInit+0x94>)
 80008cc:	f001 f92c 	bl	8001b28 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2100      	movs	r1, #0
 80008d4:	2027      	movs	r0, #39	@ 0x27
 80008d6:	f001 f874 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80008da:	2027      	movs	r0, #39	@ 0x27
 80008dc:	f001 f88d 	bl	80019fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80008e0:	bf00      	nop
 80008e2:	3728      	adds	r7, #40	@ 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40004800 	.word	0x40004800
 80008ec:	40021000 	.word	0x40021000
 80008f0:	48000800 	.word	0x48000800

080008f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <NMI_Handler+0x4>

080008fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <HardFault_Handler+0x4>

08000904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <MemManage_Handler+0x4>

0800090c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <BusFault_Handler+0x4>

08000914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <UsageFault_Handler+0x4>

0800091c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094a:	f000 f899 	bl	8000a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000958:	4802      	ldr	r0, [pc, #8]	@ (8000964 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800095a:	f000 fd1e 	bl	800139a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000028 	.word	0x20000028

08000968 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800096c:	4802      	ldr	r0, [pc, #8]	@ (8000978 <USART3_IRQHandler+0x10>)
 800096e:	f003 fd2d 	bl	80043cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2000009c 	.word	0x2000009c

0800097c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <SystemInit+0x20>)
 8000982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000986:	4a05      	ldr	r2, [pc, #20]	@ (800099c <SystemInit+0x20>)
 8000988:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800098c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009d8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a4:	f7ff ffea 	bl	800097c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a8:	480c      	ldr	r0, [pc, #48]	@ (80009dc <LoopForever+0x6>)
  ldr r1, =_edata
 80009aa:	490d      	ldr	r1, [pc, #52]	@ (80009e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009ac:	4a0d      	ldr	r2, [pc, #52]	@ (80009e4 <LoopForever+0xe>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a0a      	ldr	r2, [pc, #40]	@ (80009e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009c0:	4c0a      	ldr	r4, [pc, #40]	@ (80009ec <LoopForever+0x16>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ce:	f004 fc45 	bl	800525c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009d2:	f7ff fc4f 	bl	8000274 <main>

080009d6 <LoopForever>:

LoopForever:
    b LoopForever
 80009d6:	e7fe      	b.n	80009d6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009d8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80009dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e4:	080052fc 	.word	0x080052fc
  ldr r2, =_sbss
 80009e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009ec:	20000168 	.word	0x20000168

080009f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC1_2_IRQHandler>
	...

080009f4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f8:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <HAL_Init+0x28>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a07      	ldr	r2, [pc, #28]	@ (8000a1c <HAL_Init+0x28>)
 80009fe:	f043 0310 	orr.w	r3, r3, #16
 8000a02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a04:	2003      	movs	r0, #3
 8000a06:	f000 ffd1 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a0a:	200f      	movs	r0, #15
 8000a0c:	f000 f808 	bl	8000a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a10:	f7ff fe5c 	bl	80006cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40022000 	.word	0x40022000

08000a20 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_InitTick+0x54>)
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_InitTick+0x58>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4619      	mov	r1, r3
 8000a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 ffe9 	bl	8001a16 <HAL_SYSTICK_Config>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e00e      	b.n	8000a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2b0f      	cmp	r3, #15
 8000a52:	d80a      	bhi.n	8000a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a54:	2200      	movs	r2, #0
 8000a56:	6879      	ldr	r1, [r7, #4]
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	f000 ffb1 	bl	80019c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a60:	4a06      	ldr	r2, [pc, #24]	@ (8000a7c <HAL_InitTick+0x5c>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a66:	2300      	movs	r3, #0
 8000a68:	e000      	b.n	8000a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000000 	.word	0x20000000
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	20000004 	.word	0x20000004

08000a80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <HAL_IncTick+0x20>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <HAL_IncTick+0x24>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4413      	add	r3, r2
 8000a90:	4a04      	ldr	r2, [pc, #16]	@ (8000aa4 <HAL_IncTick+0x24>)
 8000a92:	6013      	str	r3, [r2, #0]
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	20000164 	.word	0x20000164

08000aa8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  return uwTick;  
 8000aac:	4b03      	ldr	r3, [pc, #12]	@ (8000abc <HAL_GetTick+0x14>)
 8000aae:	681b      	ldr	r3, [r3, #0]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000164 	.word	0x20000164

08000ac0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ac8:	f7ff ffee 	bl	8000aa8 <HAL_GetTick>
 8000acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ad8:	d005      	beq.n	8000ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <HAL_Delay+0x44>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	461a      	mov	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ae6:	bf00      	nop
 8000ae8:	f7ff ffde 	bl	8000aa8 <HAL_GetTick>
 8000aec:	4602      	mov	r2, r0
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d8f7      	bhi.n	8000ae8 <HAL_Delay+0x28>
  {
  }
}
 8000af8:	bf00      	nop
 8000afa:	bf00      	nop
 8000afc:	3710      	adds	r7, #16
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000008 	.word	0x20000008

08000b08 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d101      	bne.n	8000b1a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e0ed      	b.n	8000cf6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff fdf4 	bl	8000714 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f042 0201 	orr.w	r2, r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b3c:	f7ff ffb4 	bl	8000aa8 <HAL_GetTick>
 8000b40:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b42:	e012      	b.n	8000b6a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b44:	f7ff ffb0 	bl	8000aa8 <HAL_GetTick>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	2b0a      	cmp	r3, #10
 8000b50:	d90b      	bls.n	8000b6a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b56:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2205      	movs	r2, #5
 8000b62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e0c5      	b.n	8000cf6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d0e5      	beq.n	8000b44 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f022 0202 	bic.w	r2, r2, #2
 8000b86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b88:	f7ff ff8e 	bl	8000aa8 <HAL_GetTick>
 8000b8c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b8e:	e012      	b.n	8000bb6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b90:	f7ff ff8a 	bl	8000aa8 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	2b0a      	cmp	r3, #10
 8000b9c:	d90b      	bls.n	8000bb6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ba2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2205      	movs	r2, #5
 8000bae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e09f      	b.n	8000cf6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 0302 	and.w	r3, r3, #2
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d1e5      	bne.n	8000b90 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	7e1b      	ldrb	r3, [r3, #24]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d108      	bne.n	8000bde <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	e007      	b.n	8000bee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000bec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	7e5b      	ldrb	r3, [r3, #25]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d108      	bne.n	8000c08 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	e007      	b.n	8000c18 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	7e9b      	ldrb	r3, [r3, #26]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d108      	bne.n	8000c32 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f042 0220 	orr.w	r2, r2, #32
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	e007      	b.n	8000c42 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f022 0220 	bic.w	r2, r2, #32
 8000c40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	7edb      	ldrb	r3, [r3, #27]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d108      	bne.n	8000c5c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f022 0210 	bic.w	r2, r2, #16
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	e007      	b.n	8000c6c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f042 0210 	orr.w	r2, r2, #16
 8000c6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	7f1b      	ldrb	r3, [r3, #28]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d108      	bne.n	8000c86 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f042 0208 	orr.w	r2, r2, #8
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	e007      	b.n	8000c96 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f022 0208 	bic.w	r2, r2, #8
 8000c94:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	7f5b      	ldrb	r3, [r3, #29]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d108      	bne.n	8000cb0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f042 0204 	orr.w	r2, r2, #4
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	e007      	b.n	8000cc0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f022 0204 	bic.w	r2, r2, #4
 8000cbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	689a      	ldr	r2, [r3, #8]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	691b      	ldr	r3, [r3, #16]
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	ea42 0103 	orr.w	r1, r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	1e5a      	subs	r2, r3, #1
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b087      	sub	sp, #28
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
 8000d06:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d14:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d16:	7cfb      	ldrb	r3, [r7, #19]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d003      	beq.n	8000d24 <HAL_CAN_ConfigFilter+0x26>
 8000d1c:	7cfb      	ldrb	r3, [r7, #19]
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	f040 80aa 	bne.w	8000e78 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d2a:	f043 0201 	orr.w	r2, r3, #1
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	f003 031f 	and.w	r3, r3, #31
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	401a      	ands	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d123      	bne.n	8000da6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	43db      	mvns	r3, r3
 8000d68:	401a      	ands	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d7c:	683a      	ldr	r2, [r7, #0]
 8000d7e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d80:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3248      	adds	r2, #72	@ 0x48
 8000d86:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d9a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d9c:	6979      	ldr	r1, [r7, #20]
 8000d9e:	3348      	adds	r3, #72	@ 0x48
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	440b      	add	r3, r1
 8000da4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d122      	bne.n	8000df4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	431a      	orrs	r2, r3
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000dce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	3248      	adds	r2, #72	@ 0x48
 8000dd4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000de8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dea:	6979      	ldr	r1, [r7, #20]
 8000dec:	3348      	adds	r3, #72	@ 0x48
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	440b      	add	r3, r1
 8000df2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d109      	bne.n	8000e10 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	43db      	mvns	r3, r3
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000e0e:	e007      	b.n	8000e20 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d109      	bne.n	8000e3c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	401a      	ands	r2, r3
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000e3a:	e007      	b.n	8000e4c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	431a      	orrs	r2, r3
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d107      	bne.n	8000e64 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e6a:	f023 0201 	bic.w	r2, r3, #1
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	e006      	b.n	8000e86 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e7c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
  }
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	371c      	adds	r7, #28
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr

08000e92 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d12e      	bne.n	8000f04 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f022 0201 	bic.w	r2, r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ebe:	f7ff fdf3 	bl	8000aa8 <HAL_GetTick>
 8000ec2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ec4:	e012      	b.n	8000eec <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ec6:	f7ff fdef 	bl	8000aa8 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b0a      	cmp	r3, #10
 8000ed2:	d90b      	bls.n	8000eec <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2205      	movs	r2, #5
 8000ee4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e012      	b.n	8000f12 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1e5      	bne.n	8000ec6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	e006      	b.n	8000f12 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f08:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
  }
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b089      	sub	sp, #36	@ 0x24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	60f8      	str	r0, [r7, #12]
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f38:	7ffb      	ldrb	r3, [r7, #31]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d003      	beq.n	8000f46 <HAL_CAN_AddTxMessage+0x2c>
 8000f3e:	7ffb      	ldrb	r3, [r7, #31]
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	f040 80ad 	bne.w	80010a0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10a      	bne.n	8000f66 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d105      	bne.n	8000f66 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 8095 	beq.w	8001090 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	0e1b      	lsrs	r3, r3, #24
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f70:	2201      	movs	r2, #1
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	409a      	lsls	r2, r3
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10d      	bne.n	8000f9e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f8c:	68f9      	ldr	r1, [r7, #12]
 8000f8e:	6809      	ldr	r1, [r1, #0]
 8000f90:	431a      	orrs	r2, r3
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3318      	adds	r3, #24
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	440b      	add	r3, r1
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	e00f      	b.n	8000fbe <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fa8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fae:	68f9      	ldr	r1, [r7, #12]
 8000fb0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000fb2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	3318      	adds	r3, #24
 8000fb8:	011b      	lsls	r3, r3, #4
 8000fba:	440b      	add	r3, r1
 8000fbc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	6819      	ldr	r1, [r3, #0]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	691a      	ldr	r2, [r3, #16]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3318      	adds	r3, #24
 8000fca:	011b      	lsls	r3, r3, #4
 8000fcc:	440b      	add	r3, r1
 8000fce:	3304      	adds	r3, #4
 8000fd0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	7d1b      	ldrb	r3, [r3, #20]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d111      	bne.n	8000ffe <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3318      	adds	r3, #24
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	4413      	add	r3, r2
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	6811      	ldr	r1, [r2, #0]
 8000fee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3318      	adds	r3, #24
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3304      	adds	r3, #4
 8000ffc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3307      	adds	r3, #7
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	061a      	lsls	r2, r3, #24
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3306      	adds	r3, #6
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	431a      	orrs	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3305      	adds	r3, #5
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	4313      	orrs	r3, r2
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	3204      	adds	r2, #4
 800101e:	7812      	ldrb	r2, [r2, #0]
 8001020:	4610      	mov	r0, r2
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	6811      	ldr	r1, [r2, #0]
 8001026:	ea43 0200 	orr.w	r2, r3, r0
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	440b      	add	r3, r1
 8001030:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001034:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3303      	adds	r3, #3
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	061a      	lsls	r2, r3, #24
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3302      	adds	r3, #2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	041b      	lsls	r3, r3, #16
 8001046:	431a      	orrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3301      	adds	r3, #1
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	4313      	orrs	r3, r2
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	7812      	ldrb	r2, [r2, #0]
 8001056:	4610      	mov	r0, r2
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	6811      	ldr	r1, [r2, #0]
 800105c:	ea43 0200 	orr.w	r2, r3, r0
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	011b      	lsls	r3, r3, #4
 8001064:	440b      	add	r3, r1
 8001066:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800106a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3318      	adds	r3, #24
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	4413      	add	r3, r2
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	6811      	ldr	r1, [r2, #0]
 800107e:	f043 0201 	orr.w	r2, r3, #1
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	3318      	adds	r3, #24
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	440b      	add	r3, r1
 800108a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	e00e      	b.n	80010ae <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001094:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e006      	b.n	80010ae <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
  }
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3724      	adds	r7, #36	@ 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80010ba:	b480      	push	{r7}
 80010bc:	b087      	sub	sp, #28
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010ce:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80010d0:	7dfb      	ldrb	r3, [r7, #23]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d003      	beq.n	80010de <HAL_CAN_GetRxMessage+0x24>
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	f040 8103 	bne.w	80012e4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10e      	bne.n	8001102 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	f003 0303 	and.w	r3, r3, #3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d116      	bne.n	8001120 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e0f7      	b.n	80012f2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	2b00      	cmp	r3, #0
 800110e:	d107      	bne.n	8001120 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001114:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e0e8      	b.n	80012f2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	331b      	adds	r3, #27
 8001128:	011b      	lsls	r3, r3, #4
 800112a:	4413      	add	r3, r2
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0204 	and.w	r2, r3, #4
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d10c      	bne.n	8001158 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	331b      	adds	r3, #27
 8001146:	011b      	lsls	r3, r3, #4
 8001148:	4413      	add	r3, r2
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	0d5b      	lsrs	r3, r3, #21
 800114e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	e00b      	b.n	8001170 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	331b      	adds	r3, #27
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	4413      	add	r3, r2
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	08db      	lsrs	r3, r3, #3
 8001168:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	331b      	adds	r3, #27
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	4413      	add	r3, r2
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0202 	and.w	r2, r3, #2
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	331b      	adds	r3, #27
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	4413      	add	r3, r2
 8001192:	3304      	adds	r3, #4
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0308 	and.w	r3, r3, #8
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2208      	movs	r2, #8
 80011a2:	611a      	str	r2, [r3, #16]
 80011a4:	e00b      	b.n	80011be <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	331b      	adds	r3, #27
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	3304      	adds	r3, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 020f 	and.w	r2, r3, #15
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	331b      	adds	r3, #27
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	4413      	add	r3, r2
 80011ca:	3304      	adds	r3, #4
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	0a1b      	lsrs	r3, r3, #8
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	331b      	adds	r3, #27
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	4413      	add	r3, r2
 80011e2:	3304      	adds	r3, #4
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	0c1b      	lsrs	r3, r3, #16
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	4413      	add	r3, r2
 80011f8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	011b      	lsls	r3, r3, #4
 800120c:	4413      	add	r3, r2
 800120e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	0a1a      	lsrs	r2, r3, #8
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	011b      	lsls	r3, r3, #4
 8001226:	4413      	add	r3, r2
 8001228:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	0c1a      	lsrs	r2, r3, #16
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	3302      	adds	r3, #2
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	4413      	add	r3, r2
 8001242:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	0e1a      	lsrs	r2, r3, #24
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	3303      	adds	r3, #3
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	4413      	add	r3, r2
 800125c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3304      	adds	r3, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	011b      	lsls	r3, r3, #4
 8001272:	4413      	add	r3, r2
 8001274:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	0a1a      	lsrs	r2, r3, #8
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	3305      	adds	r3, #5
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	011b      	lsls	r3, r3, #4
 800128c:	4413      	add	r3, r2
 800128e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	0c1a      	lsrs	r2, r3, #16
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	3306      	adds	r3, #6
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	011b      	lsls	r3, r3, #4
 80012a6:	4413      	add	r3, r2
 80012a8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	0e1a      	lsrs	r2, r3, #24
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	3307      	adds	r3, #7
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d108      	bne.n	80012d0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68da      	ldr	r2, [r3, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f042 0220 	orr.w	r2, r2, #32
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	e007      	b.n	80012e0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	691a      	ldr	r2, [r3, #16]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f042 0220 	orr.w	r2, r2, #32
 80012de:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	e006      	b.n	80012f2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
  }
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	371c      	adds	r7, #28
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001312:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001314:	7afb      	ldrb	r3, [r7, #11]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d002      	beq.n	8001320 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800131a:	7afb      	ldrb	r3, [r7, #11]
 800131c:	2b02      	cmp	r3, #2
 800131e:	d10f      	bne.n	8001340 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d106      	bne.n	8001334 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	e005      	b.n	8001340 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	f003 0303 	and.w	r3, r3, #3
 800133e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001340:	68fb      	ldr	r3, [r7, #12]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800134e:	b480      	push	{r7}
 8001350:	b085      	sub	sp, #20
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800135e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d002      	beq.n	800136c <HAL_CAN_ActivateNotification+0x1e>
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d109      	bne.n	8001380 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6959      	ldr	r1, [r3, #20]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	430a      	orrs	r2, r1
 800137a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800137c:	2300      	movs	r3, #0
 800137e:	e006      	b.n	800138e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001384:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
  }
}
 800138e:	4618      	mov	r0, r3
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b08a      	sub	sp, #40	@ 0x28
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80013d6:	6a3b      	ldr	r3, [r7, #32]
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d07c      	beq.n	80014da <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d023      	beq.n	8001432 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2201      	movs	r2, #1
 80013f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f000 f983 	bl	8001708 <HAL_CAN_TxMailbox0CompleteCallback>
 8001402:	e016      	b.n	8001432 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	2b00      	cmp	r3, #0
 800140c:	d004      	beq.n	8001418 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800140e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001410:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
 8001416:	e00c      	b.n	8001432 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d004      	beq.n	800142c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
 800142a:	e002      	b.n	8001432 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f989 	bl	8001744 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001438:	2b00      	cmp	r3, #0
 800143a:	d024      	beq.n	8001486 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001444:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800144c:	2b00      	cmp	r3, #0
 800144e:	d003      	beq.n	8001458 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f000 f963 	bl	800171c <HAL_CAN_TxMailbox1CompleteCallback>
 8001456:	e016      	b.n	8001486 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800145e:	2b00      	cmp	r3, #0
 8001460:	d004      	beq.n	800146c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
 800146a:	e00c      	b.n	8001486 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001472:	2b00      	cmp	r3, #0
 8001474:	d004      	beq.n	8001480 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
 800147e:	e002      	b.n	8001486 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f000 f969 	bl	8001758 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d024      	beq.n	80014da <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001498:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f000 f943 	bl	8001730 <HAL_CAN_TxMailbox2CompleteCallback>
 80014aa:	e016      	b.n	80014da <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d004      	beq.n	80014c0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80014b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80014be:	e00c      	b.n	80014da <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d004      	beq.n	80014d4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80014d2:	e002      	b.n	80014da <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 f949 	bl	800176c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80014da:	6a3b      	ldr	r3, [r7, #32]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00c      	beq.n	80014fe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d007      	beq.n	80014fe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2210      	movs	r2, #16
 80014fc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00b      	beq.n	8001520 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b00      	cmp	r3, #0
 8001510:	d006      	beq.n	8001520 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2208      	movs	r2, #8
 8001518:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 f93a 	bl	8001794 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d009      	beq.n	800153e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f000 f921 	bl	8001780 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800153e:	6a3b      	ldr	r3, [r7, #32]
 8001540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00c      	beq.n	8001562 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	f003 0310 	and.w	r3, r3, #16
 800154e:	2b00      	cmp	r3, #0
 8001550:	d007      	beq.n	8001562 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001554:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001558:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2210      	movs	r2, #16
 8001560:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001562:	6a3b      	ldr	r3, [r7, #32]
 8001564:	f003 0320 	and.w	r3, r3, #32
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00b      	beq.n	8001584 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	2b00      	cmp	r3, #0
 8001574:	d006      	beq.n	8001584 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2208      	movs	r2, #8
 800157c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 f91c 	bl	80017bc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	f003 0310 	and.w	r3, r3, #16
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 f903 	bl	80017a8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80015a2:	6a3b      	ldr	r3, [r7, #32]
 80015a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d00b      	beq.n	80015c4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f003 0310 	and.w	r3, r3, #16
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d006      	beq.n	80015c4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2210      	movs	r2, #16
 80015bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 f906 	bl	80017d0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d00b      	beq.n	80015e6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d006      	beq.n	80015e6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2208      	movs	r2, #8
 80015de:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f8ff 	bl	80017e4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80015e6:	6a3b      	ldr	r3, [r7, #32]
 80015e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d07b      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f003 0304 	and.w	r3, r3, #4
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d072      	beq.n	80016e0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001600:	2b00      	cmp	r3, #0
 8001602:	d008      	beq.n	8001616 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800160e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800161c:	2b00      	cmp	r3, #0
 800161e:	d008      	beq.n	8001632 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001638:	2b00      	cmp	r3, #0
 800163a:	d008      	beq.n	800164e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001648:	f043 0304 	orr.w	r3, r3, #4
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001654:	2b00      	cmp	r3, #0
 8001656:	d043      	beq.n	80016e0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800165e:	2b00      	cmp	r3, #0
 8001660:	d03e      	beq.n	80016e0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001668:	2b60      	cmp	r3, #96	@ 0x60
 800166a:	d02b      	beq.n	80016c4 <HAL_CAN_IRQHandler+0x32a>
 800166c:	2b60      	cmp	r3, #96	@ 0x60
 800166e:	d82e      	bhi.n	80016ce <HAL_CAN_IRQHandler+0x334>
 8001670:	2b50      	cmp	r3, #80	@ 0x50
 8001672:	d022      	beq.n	80016ba <HAL_CAN_IRQHandler+0x320>
 8001674:	2b50      	cmp	r3, #80	@ 0x50
 8001676:	d82a      	bhi.n	80016ce <HAL_CAN_IRQHandler+0x334>
 8001678:	2b40      	cmp	r3, #64	@ 0x40
 800167a:	d019      	beq.n	80016b0 <HAL_CAN_IRQHandler+0x316>
 800167c:	2b40      	cmp	r3, #64	@ 0x40
 800167e:	d826      	bhi.n	80016ce <HAL_CAN_IRQHandler+0x334>
 8001680:	2b30      	cmp	r3, #48	@ 0x30
 8001682:	d010      	beq.n	80016a6 <HAL_CAN_IRQHandler+0x30c>
 8001684:	2b30      	cmp	r3, #48	@ 0x30
 8001686:	d822      	bhi.n	80016ce <HAL_CAN_IRQHandler+0x334>
 8001688:	2b10      	cmp	r3, #16
 800168a:	d002      	beq.n	8001692 <HAL_CAN_IRQHandler+0x2f8>
 800168c:	2b20      	cmp	r3, #32
 800168e:	d005      	beq.n	800169c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001690:	e01d      	b.n	80016ce <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	f043 0308 	orr.w	r3, r3, #8
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800169a:	e019      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169e:	f043 0310 	orr.w	r3, r3, #16
 80016a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016a4:	e014      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	f043 0320 	orr.w	r3, r3, #32
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016ae:	e00f      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80016b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016b8:	e00a      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80016ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016c2:	e005      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016cc:	e000      	b.n	80016d0 <HAL_CAN_IRQHandler+0x336>
            break;
 80016ce:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699a      	ldr	r2, [r3, #24]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80016de:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2204      	movs	r2, #4
 80016e6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80016e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d008      	beq.n	8001700 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f4:	431a      	orrs	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f87c 	bl	80017f8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001700:	bf00      	nop
 8001702:	3728      	adds	r7, #40	@ 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001828:	4013      	ands	r3, r2
 800182a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800183c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183e:	4a04      	ldr	r2, [pc, #16]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	60d3      	str	r3, [r2, #12]
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001858:	4b04      	ldr	r3, [pc, #16]	@ (800186c <__NVIC_GetPriorityGrouping+0x18>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	f003 0307 	and.w	r3, r3, #7
}
 8001862:	4618      	mov	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	2b00      	cmp	r3, #0
 8001880:	db0b      	blt.n	800189a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	f003 021f 	and.w	r2, r3, #31
 8001888:	4907      	ldr	r1, [pc, #28]	@ (80018a8 <__NVIC_EnableIRQ+0x38>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	2001      	movs	r0, #1
 8001892:	fa00 f202 	lsl.w	r2, r0, r2
 8001896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000e100 	.word	0xe000e100

080018ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	6039      	str	r1, [r7, #0]
 80018b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	db0a      	blt.n	80018d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	490c      	ldr	r1, [pc, #48]	@ (80018f8 <__NVIC_SetPriority+0x4c>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	0112      	lsls	r2, r2, #4
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	440b      	add	r3, r1
 80018d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d4:	e00a      	b.n	80018ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4908      	ldr	r1, [pc, #32]	@ (80018fc <__NVIC_SetPriority+0x50>)
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	3b04      	subs	r3, #4
 80018e4:	0112      	lsls	r2, r2, #4
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	440b      	add	r3, r1
 80018ea:	761a      	strb	r2, [r3, #24]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000e100 	.word	0xe000e100
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001900:	b480      	push	{r7}
 8001902:	b089      	sub	sp, #36	@ 0x24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f1c3 0307 	rsb	r3, r3, #7
 800191a:	2b04      	cmp	r3, #4
 800191c:	bf28      	it	cs
 800191e:	2304      	movcs	r3, #4
 8001920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3304      	adds	r3, #4
 8001926:	2b06      	cmp	r3, #6
 8001928:	d902      	bls.n	8001930 <NVIC_EncodePriority+0x30>
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3b03      	subs	r3, #3
 800192e:	e000      	b.n	8001932 <NVIC_EncodePriority+0x32>
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001934:	f04f 32ff 	mov.w	r2, #4294967295
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43da      	mvns	r2, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	401a      	ands	r2, r3
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001948:	f04f 31ff 	mov.w	r1, #4294967295
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	fa01 f303 	lsl.w	r3, r1, r3
 8001952:	43d9      	mvns	r1, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	4313      	orrs	r3, r2
         );
}
 800195a:	4618      	mov	r0, r3
 800195c:	3724      	adds	r7, #36	@ 0x24
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3b01      	subs	r3, #1
 8001974:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001978:	d301      	bcc.n	800197e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197a:	2301      	movs	r3, #1
 800197c:	e00f      	b.n	800199e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <SysTick_Config+0x40>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
 8001984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001986:	210f      	movs	r1, #15
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	f7ff ff8e 	bl	80018ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001990:	4b05      	ldr	r3, [pc, #20]	@ (80019a8 <SysTick_Config+0x40>)
 8001992:	2200      	movs	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001996:	4b04      	ldr	r3, [pc, #16]	@ (80019a8 <SysTick_Config+0x40>)
 8001998:	2207      	movs	r2, #7
 800199a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	e000e010 	.word	0xe000e010

080019ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ff29 	bl	800180c <__NVIC_SetPriorityGrouping>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
 80019ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d4:	f7ff ff3e 	bl	8001854 <__NVIC_GetPriorityGrouping>
 80019d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	68b9      	ldr	r1, [r7, #8]
 80019de:	6978      	ldr	r0, [r7, #20]
 80019e0:	f7ff ff8e 	bl	8001900 <NVIC_EncodePriority>
 80019e4:	4602      	mov	r2, r0
 80019e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff5d 	bl	80018ac <__NVIC_SetPriority>
}
 80019f2:	bf00      	nop
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff31 	bl	8001870 <__NVIC_EnableIRQ>
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ffa2 	bl	8001968 <SysTick_Config>
 8001a24:	4603      	mov	r3, r0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e02e      	b.n	8001a9e <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d008      	beq.n	8001a5c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e020      	b.n	8001a9e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f022 020e 	bic.w	r2, r2, #14
 8001a6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 0201 	bic.w	r2, r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a84:	2101      	movs	r1, #1
 8001a86:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b084      	sub	sp, #16
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d005      	beq.n	8001acc <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	73fb      	strb	r3, [r7, #15]
 8001aca:	e027      	b.n	8001b1c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f022 020e 	bic.w	r2, r2, #14
 8001ada:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af4:	2101      	movs	r1, #1
 8001af6:	fa01 f202 	lsl.w	r2, r1, r2
 8001afa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	4798      	blx	r3
    }
  }
  return status;
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b36:	e154      	b.n	8001de2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	fa01 f303 	lsl.w	r3, r1, r3
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8146 	beq.w	8001ddc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d005      	beq.n	8001b68 <HAL_GPIO_Init+0x40>
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d130      	bne.n	8001bca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	2203      	movs	r2, #3
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	091b      	lsrs	r3, r3, #4
 8001bb4:	f003 0201 	and.w	r2, r3, #1
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d017      	beq.n	8001c06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	2203      	movs	r2, #3
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43db      	mvns	r3, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d123      	bne.n	8001c5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	08da      	lsrs	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3208      	adds	r2, #8
 8001c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	220f      	movs	r2, #15
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	691a      	ldr	r2, [r3, #16]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	6939      	ldr	r1, [r7, #16]
 8001c56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	2203      	movs	r2, #3
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0203 	and.w	r2, r3, #3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 80a0 	beq.w	8001ddc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9c:	4b58      	ldr	r3, [pc, #352]	@ (8001e00 <HAL_GPIO_Init+0x2d8>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	4a57      	ldr	r2, [pc, #348]	@ (8001e00 <HAL_GPIO_Init+0x2d8>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6193      	str	r3, [r2, #24]
 8001ca8:	4b55      	ldr	r3, [pc, #340]	@ (8001e00 <HAL_GPIO_Init+0x2d8>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cb4:	4a53      	ldr	r2, [pc, #332]	@ (8001e04 <HAL_GPIO_Init+0x2dc>)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	089b      	lsrs	r3, r3, #2
 8001cba:	3302      	adds	r3, #2
 8001cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	220f      	movs	r2, #15
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cde:	d019      	beq.n	8001d14 <HAL_GPIO_Init+0x1ec>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a49      	ldr	r2, [pc, #292]	@ (8001e08 <HAL_GPIO_Init+0x2e0>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d013      	beq.n	8001d10 <HAL_GPIO_Init+0x1e8>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a48      	ldr	r2, [pc, #288]	@ (8001e0c <HAL_GPIO_Init+0x2e4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d00d      	beq.n	8001d0c <HAL_GPIO_Init+0x1e4>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a47      	ldr	r2, [pc, #284]	@ (8001e10 <HAL_GPIO_Init+0x2e8>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d007      	beq.n	8001d08 <HAL_GPIO_Init+0x1e0>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a46      	ldr	r2, [pc, #280]	@ (8001e14 <HAL_GPIO_Init+0x2ec>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d101      	bne.n	8001d04 <HAL_GPIO_Init+0x1dc>
 8001d00:	2304      	movs	r3, #4
 8001d02:	e008      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d04:	2305      	movs	r3, #5
 8001d06:	e006      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e004      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e002      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d14:	2300      	movs	r3, #0
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	f002 0203 	and.w	r2, r2, #3
 8001d1c:	0092      	lsls	r2, r2, #2
 8001d1e:	4093      	lsls	r3, r2
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d26:	4937      	ldr	r1, [pc, #220]	@ (8001e04 <HAL_GPIO_Init+0x2dc>)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	3302      	adds	r3, #2
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d34:	4b38      	ldr	r3, [pc, #224]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d58:	4a2f      	ldr	r2, [pc, #188]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	43db      	mvns	r3, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d82:	4a25      	ldr	r2, [pc, #148]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d88:	4b23      	ldr	r3, [pc, #140]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001dac:	4a1a      	ldr	r2, [pc, #104]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db2:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dd6:	4a10      	ldr	r2, [pc, #64]	@ (8001e18 <HAL_GPIO_Init+0x2f0>)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	3301      	adds	r3, #1
 8001de0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f47f aea3 	bne.w	8001b38 <HAL_GPIO_Init+0x10>
  }
}
 8001df2:	bf00      	nop
 8001df4:	bf00      	nop
 8001df6:	371c      	adds	r7, #28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40010000 	.word	0x40010000
 8001e08:	48000400 	.word	0x48000400
 8001e0c:	48000800 	.word	0x48000800
 8001e10:	48000c00 	.word	0x48000c00
 8001e14:	48001000 	.word	0x48001000
 8001e18:	40010400 	.word	0x40010400

08001e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e2c:	787b      	ldrb	r3, [r7, #1]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e32:	887a      	ldrh	r2, [r7, #2]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e38:	e002      	b.n	8001e40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e3a:	887a      	ldrh	r2, [r7, #2]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e5c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d102      	bne.n	8001e72 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	f000 bff4 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 816d 	beq.w	8002162 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e88:	4bb4      	ldr	r3, [pc, #720]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
 8001e90:	2b04      	cmp	r3, #4
 8001e92:	d00c      	beq.n	8001eae <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e94:	4bb1      	ldr	r3, [pc, #708]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 030c 	and.w	r3, r3, #12
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d157      	bne.n	8001f50 <HAL_RCC_OscConfig+0x104>
 8001ea0:	4bae      	ldr	r3, [pc, #696]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eac:	d150      	bne.n	8001f50 <HAL_RCC_OscConfig+0x104>
 8001eae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ec2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec6:	fab3 f383 	clz	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ece:	d802      	bhi.n	8001ed6 <HAL_RCC_OscConfig+0x8a>
 8001ed0:	4ba2      	ldr	r3, [pc, #648]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	e015      	b.n	8001f02 <HAL_RCC_OscConfig+0xb6>
 8001ed6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eda:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ede:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001ee2:	fa93 f3a3 	rbit	r3, r3
 8001ee6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001eea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eee:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001ef2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001ef6:	fa93 f3a3 	rbit	r3, r3
 8001efa:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001efe:	4b97      	ldr	r3, [pc, #604]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f02:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f06:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001f0a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001f0e:	fa92 f2a2 	rbit	r2, r2
 8001f12:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001f16:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001f1a:	fab2 f282 	clz	r2, r2
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	f042 0220 	orr.w	r2, r2, #32
 8001f24:	b2d2      	uxtb	r2, r2
 8001f26:	f002 021f 	and.w	r2, r2, #31
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 8114 	beq.w	8002160 <HAL_RCC_OscConfig+0x314>
 8001f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f040 810b 	bne.w	8002160 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f000 bf85 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f60:	d106      	bne.n	8001f70 <HAL_RCC_OscConfig+0x124>
 8001f62:	4b7e      	ldr	r3, [pc, #504]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a7d      	ldr	r2, [pc, #500]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e036      	b.n	8001fde <HAL_RCC_OscConfig+0x192>
 8001f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f74:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10c      	bne.n	8001f9a <HAL_RCC_OscConfig+0x14e>
 8001f80:	4b76      	ldr	r3, [pc, #472]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a75      	ldr	r2, [pc, #468]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b73      	ldr	r3, [pc, #460]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a72      	ldr	r2, [pc, #456]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	e021      	b.n	8001fde <HAL_RCC_OscConfig+0x192>
 8001f9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001faa:	d10c      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x17a>
 8001fac:	4b6b      	ldr	r3, [pc, #428]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a6a      	ldr	r2, [pc, #424]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fb2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b68      	ldr	r3, [pc, #416]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a67      	ldr	r2, [pc, #412]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	e00b      	b.n	8001fde <HAL_RCC_OscConfig+0x192>
 8001fc6:	4b65      	ldr	r3, [pc, #404]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a64      	ldr	r2, [pc, #400]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd0:	6013      	str	r3, [r2, #0]
 8001fd2:	4b62      	ldr	r3, [pc, #392]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a61      	ldr	r2, [pc, #388]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fdc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fde:	4b5f      	ldr	r3, [pc, #380]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe2:	f023 020f 	bic.w	r2, r3, #15
 8001fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	495a      	ldr	r1, [pc, #360]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d054      	beq.n	80020b2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7fe fd4e 	bl	8000aa8 <HAL_GetTick>
 800200c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002010:	e00a      	b.n	8002028 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002012:	f7fe fd49 	bl	8000aa8 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b64      	cmp	r3, #100	@ 0x64
 8002020:	d902      	bls.n	8002028 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	f000 bf19 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 8002028:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800202c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002034:	fa93 f3a3 	rbit	r3, r3
 8002038:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800203c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b3f      	cmp	r3, #63	@ 0x3f
 8002048:	d802      	bhi.n	8002050 <HAL_RCC_OscConfig+0x204>
 800204a:	4b44      	ldr	r3, [pc, #272]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	e015      	b.n	800207c <HAL_RCC_OscConfig+0x230>
 8002050:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002054:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002058:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800205c:	fa93 f3a3 	rbit	r3, r3
 8002060:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002064:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002068:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800206c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002078:	4b38      	ldr	r3, [pc, #224]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002080:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002084:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002088:	fa92 f2a2 	rbit	r2, r2
 800208c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002090:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002094:	fab2 f282 	clz	r2, r2
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	f042 0220 	orr.w	r2, r2, #32
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	f002 021f 	and.w	r2, r2, #31
 80020a4:	2101      	movs	r1, #1
 80020a6:	fa01 f202 	lsl.w	r2, r1, r2
 80020aa:	4013      	ands	r3, r2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0b0      	beq.n	8002012 <HAL_RCC_OscConfig+0x1c6>
 80020b0:	e057      	b.n	8002162 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b2:	f7fe fcf9 	bl	8000aa8 <HAL_GetTick>
 80020b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020bc:	f7fe fcf4 	bl	8000aa8 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b64      	cmp	r3, #100	@ 0x64
 80020ca:	d902      	bls.n	80020d2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	f000 bec4 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 80020d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020d6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80020e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ea:	fab3 f383 	clz	r3, r3
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80020f2:	d802      	bhi.n	80020fa <HAL_RCC_OscConfig+0x2ae>
 80020f4:	4b19      	ldr	r3, [pc, #100]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	e015      	b.n	8002126 <HAL_RCC_OscConfig+0x2da>
 80020fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020fe:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800210e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002112:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002116:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002122:	4b0e      	ldr	r3, [pc, #56]	@ (800215c <HAL_RCC_OscConfig+0x310>)
 8002124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002126:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800212a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800212e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002132:	fa92 f2a2 	rbit	r2, r2
 8002136:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800213a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800213e:	fab2 f282 	clz	r2, r2
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	f042 0220 	orr.w	r2, r2, #32
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	f002 021f 	and.w	r2, r2, #31
 800214e:	2101      	movs	r1, #1
 8002150:	fa01 f202 	lsl.w	r2, r1, r2
 8002154:	4013      	ands	r3, r2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1b0      	bne.n	80020bc <HAL_RCC_OscConfig+0x270>
 800215a:	e002      	b.n	8002162 <HAL_RCC_OscConfig+0x316>
 800215c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002166:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 816c 	beq.w	8002450 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002178:	4bcc      	ldr	r3, [pc, #816]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 030c 	and.w	r3, r3, #12
 8002180:	2b00      	cmp	r3, #0
 8002182:	d00b      	beq.n	800219c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002184:	4bc9      	ldr	r3, [pc, #804]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 030c 	and.w	r3, r3, #12
 800218c:	2b08      	cmp	r3, #8
 800218e:	d16d      	bne.n	800226c <HAL_RCC_OscConfig+0x420>
 8002190:	4bc6      	ldr	r3, [pc, #792]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d167      	bne.n	800226c <HAL_RCC_OscConfig+0x420>
 800219c:	2302      	movs	r3, #2
 800219e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80021a6:	fa93 f3a3 	rbit	r3, r3
 80021aa:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80021ae:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b2:	fab3 f383 	clz	r3, r3
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80021ba:	d802      	bhi.n	80021c2 <HAL_RCC_OscConfig+0x376>
 80021bc:	4bbb      	ldr	r3, [pc, #748]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	e013      	b.n	80021ea <HAL_RCC_OscConfig+0x39e>
 80021c2:	2302      	movs	r3, #2
 80021c4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80021d4:	2302      	movs	r3, #2
 80021d6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80021da:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80021de:	fa93 f3a3 	rbit	r3, r3
 80021e2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80021e6:	4bb1      	ldr	r3, [pc, #708]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ea:	2202      	movs	r2, #2
 80021ec:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80021f0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80021f4:	fa92 f2a2 	rbit	r2, r2
 80021f8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80021fc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002200:	fab2 f282 	clz	r2, r2
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	f042 0220 	orr.w	r2, r2, #32
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	f002 021f 	and.w	r2, r2, #31
 8002210:	2101      	movs	r1, #1
 8002212:	fa01 f202 	lsl.w	r2, r1, r2
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00a      	beq.n	8002232 <HAL_RCC_OscConfig+0x3e6>
 800221c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002220:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d002      	beq.n	8002232 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	f000 be14 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002232:	4b9e      	ldr	r3, [pc, #632]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800223a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	21f8      	movs	r1, #248	@ 0xf8
 8002248:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002250:	fa91 f1a1 	rbit	r1, r1
 8002254:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002258:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800225c:	fab1 f181 	clz	r1, r1
 8002260:	b2c9      	uxtb	r1, r1
 8002262:	408b      	lsls	r3, r1
 8002264:	4991      	ldr	r1, [pc, #580]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226a:	e0f1      	b.n	8002450 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800226c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002270:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 8083 	beq.w	8002384 <HAL_RCC_OscConfig+0x538>
 800227e:	2301      	movs	r3, #1
 8002280:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002288:	fa93 f3a3 	rbit	r3, r3
 800228c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002290:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002294:	fab3 f383 	clz	r3, r3
 8002298:	b2db      	uxtb	r3, r3
 800229a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800229e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	461a      	mov	r2, r3
 80022a6:	2301      	movs	r3, #1
 80022a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe fbfd 	bl	8000aa8 <HAL_GetTick>
 80022ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b2:	e00a      	b.n	80022ca <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022b4:	f7fe fbf8 	bl	8000aa8 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d902      	bls.n	80022ca <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	f000 bdc8 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 80022ca:	2302      	movs	r3, #2
 80022cc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80022d4:	fa93 f3a3 	rbit	r3, r3
 80022d8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80022dc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e0:	fab3 f383 	clz	r3, r3
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80022e8:	d802      	bhi.n	80022f0 <HAL_RCC_OscConfig+0x4a4>
 80022ea:	4b70      	ldr	r3, [pc, #448]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	e013      	b.n	8002318 <HAL_RCC_OscConfig+0x4cc>
 80022f0:	2302      	movs	r3, #2
 80022f2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80022fa:	fa93 f3a3 	rbit	r3, r3
 80022fe:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002302:	2302      	movs	r3, #2
 8002304:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002308:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002314:	4b65      	ldr	r3, [pc, #404]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 8002316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002318:	2202      	movs	r2, #2
 800231a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800231e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002322:	fa92 f2a2 	rbit	r2, r2
 8002326:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800232a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800232e:	fab2 f282 	clz	r2, r2
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	f042 0220 	orr.w	r2, r2, #32
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	f002 021f 	and.w	r2, r2, #31
 800233e:	2101      	movs	r1, #1
 8002340:	fa01 f202 	lsl.w	r2, r1, r2
 8002344:	4013      	ands	r3, r2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0b4      	beq.n	80022b4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800234a:	4b58      	ldr	r3, [pc, #352]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002356:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	21f8      	movs	r1, #248	@ 0xf8
 8002360:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002364:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002368:	fa91 f1a1 	rbit	r1, r1
 800236c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002370:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002374:	fab1 f181 	clz	r1, r1
 8002378:	b2c9      	uxtb	r1, r1
 800237a:	408b      	lsls	r3, r1
 800237c:	494b      	ldr	r1, [pc, #300]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 800237e:	4313      	orrs	r3, r2
 8002380:	600b      	str	r3, [r1, #0]
 8002382:	e065      	b.n	8002450 <HAL_RCC_OscConfig+0x604>
 8002384:	2301      	movs	r3, #1
 8002386:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800238e:	fa93 f3a3 	rbit	r3, r3
 8002392:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002396:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023a4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	461a      	mov	r2, r3
 80023ac:	2300      	movs	r3, #0
 80023ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7fe fb7a 	bl	8000aa8 <HAL_GetTick>
 80023b4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b8:	e00a      	b.n	80023d0 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ba:	f7fe fb75 	bl	8000aa8 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d902      	bls.n	80023d0 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	f000 bd45 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 80023d0:	2302      	movs	r3, #2
 80023d2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80023e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	fab3 f383 	clz	r3, r3
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80023ee:	d802      	bhi.n	80023f6 <HAL_RCC_OscConfig+0x5aa>
 80023f0:	4b2e      	ldr	r3, [pc, #184]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	e013      	b.n	800241e <HAL_RCC_OscConfig+0x5d2>
 80023f6:	2302      	movs	r3, #2
 80023f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002400:	fa93 f3a3 	rbit	r3, r3
 8002404:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002408:	2302      	movs	r3, #2
 800240a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800240e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002412:	fa93 f3a3 	rbit	r3, r3
 8002416:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800241a:	4b24      	ldr	r3, [pc, #144]	@ (80024ac <HAL_RCC_OscConfig+0x660>)
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	2202      	movs	r2, #2
 8002420:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002424:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002428:	fa92 f2a2 	rbit	r2, r2
 800242c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002430:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002434:	fab2 f282 	clz	r2, r2
 8002438:	b2d2      	uxtb	r2, r2
 800243a:	f042 0220 	orr.w	r2, r2, #32
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	f002 021f 	and.w	r2, r2, #31
 8002444:	2101      	movs	r1, #1
 8002446:	fa01 f202 	lsl.w	r2, r1, r2
 800244a:	4013      	ands	r3, r2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1b4      	bne.n	80023ba <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002454:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0308 	and.w	r3, r3, #8
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 8115 	beq.w	8002690 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d07e      	beq.n	8002574 <HAL_RCC_OscConfig+0x728>
 8002476:	2301      	movs	r3, #1
 8002478:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002480:	fa93 f3a3 	rbit	r3, r3
 8002484:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002488:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800248c:	fab3 f383 	clz	r3, r3
 8002490:	b2db      	uxtb	r3, r3
 8002492:	461a      	mov	r2, r3
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <HAL_RCC_OscConfig+0x664>)
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	461a      	mov	r2, r3
 800249c:	2301      	movs	r3, #1
 800249e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a0:	f7fe fb02 	bl	8000aa8 <HAL_GetTick>
 80024a4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a8:	e00f      	b.n	80024ca <HAL_RCC_OscConfig+0x67e>
 80024aa:	bf00      	nop
 80024ac:	40021000 	.word	0x40021000
 80024b0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024b4:	f7fe faf8 	bl	8000aa8 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d902      	bls.n	80024ca <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	f000 bcc8 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 80024ca:	2302      	movs	r3, #2
 80024cc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024d4:	fa93 f3a3 	rbit	r3, r3
 80024d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80024dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80024e4:	2202      	movs	r2, #2
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fa93 f2a3 	rbit	r2, r3
 80024f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002504:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002508:	2202      	movs	r2, #2
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002510:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	fa93 f2a3 	rbit	r2, r3
 800251a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800251e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002522:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002524:	4bb0      	ldr	r3, [pc, #704]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002526:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002530:	2102      	movs	r1, #2
 8002532:	6019      	str	r1, [r3, #0]
 8002534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002538:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	fa93 f1a3 	rbit	r1, r3
 8002542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002546:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800254a:	6019      	str	r1, [r3, #0]
  return result;
 800254c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002550:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	fab3 f383 	clz	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002560:	b2db      	uxtb	r3, r3
 8002562:	f003 031f 	and.w	r3, r3, #31
 8002566:	2101      	movs	r1, #1
 8002568:	fa01 f303 	lsl.w	r3, r1, r3
 800256c:	4013      	ands	r3, r2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0a0      	beq.n	80024b4 <HAL_RCC_OscConfig+0x668>
 8002572:	e08d      	b.n	8002690 <HAL_RCC_OscConfig+0x844>
 8002574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002578:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002584:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	fa93 f2a3 	rbit	r2, r3
 800258e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002592:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002596:	601a      	str	r2, [r3, #0]
  return result;
 8002598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80025a0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	461a      	mov	r2, r3
 80025aa:	4b90      	ldr	r3, [pc, #576]	@ (80027ec <HAL_RCC_OscConfig+0x9a0>)
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	461a      	mov	r2, r3
 80025b2:	2300      	movs	r3, #0
 80025b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b6:	f7fe fa77 	bl	8000aa8 <HAL_GetTick>
 80025ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025be:	e00a      	b.n	80025d6 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025c0:	f7fe fa72 	bl	8000aa8 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d902      	bls.n	80025d6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	f000 bc42 	b.w	8002e5a <HAL_RCC_OscConfig+0x100e>
 80025d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025da:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80025de:	2202      	movs	r2, #2
 80025e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	fa93 f2a3 	rbit	r2, r3
 80025f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002602:	2202      	movs	r2, #2
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	fa93 f2a3 	rbit	r2, r3
 8002614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002618:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002622:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002626:	2202      	movs	r2, #2
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800262e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	fa93 f2a3 	rbit	r2, r3
 8002638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800263c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002640:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002642:	4b69      	ldr	r3, [pc, #420]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800264a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800264e:	2102      	movs	r1, #2
 8002650:	6019      	str	r1, [r3, #0]
 8002652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002656:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	fa93 f1a3 	rbit	r1, r3
 8002660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002664:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002668:	6019      	str	r1, [r3, #0]
  return result;
 800266a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	fab3 f383 	clz	r3, r3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	2101      	movs	r1, #1
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d197      	bne.n	80025c0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002690:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002694:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0304 	and.w	r3, r3, #4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 819e 	beq.w	80029e2 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ac:	4b4e      	ldr	r3, [pc, #312]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d116      	bne.n	80026e6 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b8:	4b4b      	ldr	r3, [pc, #300]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	4a4a      	ldr	r2, [pc, #296]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80026be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c2:	61d3      	str	r3, [r2, #28]
 80026c4:	4b48      	ldr	r3, [pc, #288]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80026cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026da:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80026de:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80026e0:	2301      	movs	r3, #1
 80026e2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e6:	4b42      	ldr	r3, [pc, #264]	@ (80027f0 <HAL_RCC_OscConfig+0x9a4>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d11a      	bne.n	8002728 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f2:	4b3f      	ldr	r3, [pc, #252]	@ (80027f0 <HAL_RCC_OscConfig+0x9a4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a3e      	ldr	r2, [pc, #248]	@ (80027f0 <HAL_RCC_OscConfig+0x9a4>)
 80026f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026fe:	f7fe f9d3 	bl	8000aa8 <HAL_GetTick>
 8002702:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002706:	e009      	b.n	800271c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002708:	f7fe f9ce 	bl	8000aa8 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b64      	cmp	r3, #100	@ 0x64
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e39e      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271c:	4b34      	ldr	r3, [pc, #208]	@ (80027f0 <HAL_RCC_OscConfig+0x9a4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0ef      	beq.n	8002708 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800272c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d106      	bne.n	8002746 <HAL_RCC_OscConfig+0x8fa>
 8002738:	4b2b      	ldr	r3, [pc, #172]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4a2a      	ldr	r2, [pc, #168]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6213      	str	r3, [r2, #32]
 8002744:	e035      	b.n	80027b2 <HAL_RCC_OscConfig+0x966>
 8002746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10c      	bne.n	8002770 <HAL_RCC_OscConfig+0x924>
 8002756:	4b24      	ldr	r3, [pc, #144]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	4a23      	ldr	r2, [pc, #140]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	6213      	str	r3, [r2, #32]
 8002762:	4b21      	ldr	r3, [pc, #132]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	4a20      	ldr	r2, [pc, #128]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002768:	f023 0304 	bic.w	r3, r3, #4
 800276c:	6213      	str	r3, [r2, #32]
 800276e:	e020      	b.n	80027b2 <HAL_RCC_OscConfig+0x966>
 8002770:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002774:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b05      	cmp	r3, #5
 800277e:	d10c      	bne.n	800279a <HAL_RCC_OscConfig+0x94e>
 8002780:	4b19      	ldr	r3, [pc, #100]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4a18      	ldr	r2, [pc, #96]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002786:	f043 0304 	orr.w	r3, r3, #4
 800278a:	6213      	str	r3, [r2, #32]
 800278c:	4b16      	ldr	r3, [pc, #88]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a15      	ldr	r2, [pc, #84]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 8002792:	f043 0301 	orr.w	r3, r3, #1
 8002796:	6213      	str	r3, [r2, #32]
 8002798:	e00b      	b.n	80027b2 <HAL_RCC_OscConfig+0x966>
 800279a:	4b13      	ldr	r3, [pc, #76]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4a12      	ldr	r2, [pc, #72]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80027a0:	f023 0301 	bic.w	r3, r3, #1
 80027a4:	6213      	str	r3, [r2, #32]
 80027a6:	4b10      	ldr	r3, [pc, #64]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4a0f      	ldr	r2, [pc, #60]	@ (80027e8 <HAL_RCC_OscConfig+0x99c>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8087 	beq.w	80028d2 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c4:	f7fe f970 	bl	8000aa8 <HAL_GetTick>
 80027c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027cc:	e012      	b.n	80027f4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ce:	f7fe f96b 	bl	8000aa8 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027de:	4293      	cmp	r3, r2
 80027e0:	d908      	bls.n	80027f4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e339      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 80027e6:	bf00      	nop
 80027e8:	40021000 	.word	0x40021000
 80027ec:	10908120 	.word	0x10908120
 80027f0:	40007000 	.word	0x40007000
 80027f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80027fc:	2202      	movs	r2, #2
 80027fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002804:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	fa93 f2a3 	rbit	r2, r3
 800280e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002812:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002820:	2202      	movs	r2, #2
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002828:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	fa93 f2a3 	rbit	r2, r3
 8002832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002836:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800283a:	601a      	str	r2, [r3, #0]
  return result;
 800283c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002840:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002844:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d102      	bne.n	800285c <HAL_RCC_OscConfig+0xa10>
 8002856:	4b98      	ldr	r3, [pc, #608]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	e013      	b.n	8002884 <HAL_RCC_OscConfig+0xa38>
 800285c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002860:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002864:	2202      	movs	r2, #2
 8002866:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800286c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	fa93 f2a3 	rbit	r2, r3
 8002876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	4b8d      	ldr	r3, [pc, #564]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002888:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800288c:	2102      	movs	r1, #2
 800288e:	6011      	str	r1, [r2, #0]
 8002890:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002894:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	fa92 f1a2 	rbit	r1, r2
 800289e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028a2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80028a6:	6011      	str	r1, [r2, #0]
  return result;
 80028a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028ac:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80028b0:	6812      	ldr	r2, [r2, #0]
 80028b2:	fab2 f282 	clz	r2, r2
 80028b6:	b2d2      	uxtb	r2, r2
 80028b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	f002 021f 	and.w	r2, r2, #31
 80028c2:	2101      	movs	r1, #1
 80028c4:	fa01 f202 	lsl.w	r2, r1, r2
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f43f af7f 	beq.w	80027ce <HAL_RCC_OscConfig+0x982>
 80028d0:	e07d      	b.n	80029ce <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d2:	f7fe f8e9 	bl	8000aa8 <HAL_GetTick>
 80028d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028da:	e00b      	b.n	80028f4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028dc:	f7fe f8e4 	bl	8000aa8 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e2b2      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 80028f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80028fc:	2202      	movs	r2, #2
 80028fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002904:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	fa93 f2a3 	rbit	r2, r3
 800290e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002912:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002920:	2202      	movs	r2, #2
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002928:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	fa93 f2a3 	rbit	r2, r3
 8002932:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002936:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800293a:	601a      	str	r2, [r3, #0]
  return result;
 800293c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002940:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002944:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002946:	fab3 f383 	clz	r3, r3
 800294a:	b2db      	uxtb	r3, r3
 800294c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <HAL_RCC_OscConfig+0xb10>
 8002956:	4b58      	ldr	r3, [pc, #352]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	e013      	b.n	8002984 <HAL_RCC_OscConfig+0xb38>
 800295c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002960:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002964:	2202      	movs	r2, #2
 8002966:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	fa93 f2a3 	rbit	r2, r3
 8002976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	4b4d      	ldr	r3, [pc, #308]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 8002982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002984:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002988:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800298c:	2102      	movs	r1, #2
 800298e:	6011      	str	r1, [r2, #0]
 8002990:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002994:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002998:	6812      	ldr	r2, [r2, #0]
 800299a:	fa92 f1a2 	rbit	r1, r2
 800299e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029a2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80029a6:	6011      	str	r1, [r2, #0]
  return result;
 80029a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029ac:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	fab2 f282 	clz	r2, r2
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029bc:	b2d2      	uxtb	r2, r2
 80029be:	f002 021f 	and.w	r2, r2, #31
 80029c2:	2101      	movs	r1, #1
 80029c4:	fa01 f202 	lsl.w	r2, r1, r2
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d186      	bne.n	80028dc <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029ce:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d105      	bne.n	80029e2 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d6:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	4a37      	ldr	r2, [pc, #220]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 80029dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029e0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 8232 	beq.w	8002e58 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f4:	4b30      	ldr	r3, [pc, #192]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f003 030c 	and.w	r3, r3, #12
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	f000 8201 	beq.w	8002e04 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	f040 8157 	bne.w	8002cc2 <HAL_RCC_OscConfig+0xe76>
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002a1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a26:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	fa93 f2a3 	rbit	r2, r3
 8002a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a34:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002a38:	601a      	str	r2, [r3, #0]
  return result;
 8002a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002a42:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a44:	fab3 f383 	clz	r3, r3
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a4e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	461a      	mov	r2, r3
 8002a56:	2300      	movs	r3, #0
 8002a58:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5a:	f7fe f825 	bl	8000aa8 <HAL_GetTick>
 8002a5e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a62:	e009      	b.n	8002a78 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a64:	f7fe f820 	bl	8000aa8 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e1f0      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	fa93 f2a3 	rbit	r2, r3
 8002a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a98:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a9c:	601a      	str	r2, [r3, #0]
  return result;
 8002a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002aa6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa8:	fab3 f383 	clz	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ab0:	d804      	bhi.n	8002abc <HAL_RCC_OscConfig+0xc70>
 8002ab2:	4b01      	ldr	r3, [pc, #4]	@ (8002ab8 <HAL_RCC_OscConfig+0xc6c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	e029      	b.n	8002b0c <HAL_RCC_OscConfig+0xcc0>
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ac4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ac8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ace:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	fa93 f2a3 	rbit	r2, r3
 8002ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002adc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002aea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	fa93 f2a3 	rbit	r2, r3
 8002afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b02:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	4bc3      	ldr	r3, [pc, #780]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b10:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002b14:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b18:	6011      	str	r1, [r2, #0]
 8002b1a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b1e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	fa92 f1a2 	rbit	r1, r2
 8002b28:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b2c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002b30:	6011      	str	r1, [r2, #0]
  return result;
 8002b32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b36:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	fab2 f282 	clz	r2, r2
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	f042 0220 	orr.w	r2, r2, #32
 8002b46:	b2d2      	uxtb	r2, r2
 8002b48:	f002 021f 	and.w	r2, r2, #31
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d185      	bne.n	8002a64 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b58:	4baf      	ldr	r3, [pc, #700]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	430b      	orrs	r3, r1
 8002b7a:	49a7      	ldr	r1, [pc, #668]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	604b      	str	r3, [r1, #4]
 8002b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b84:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b92:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	fa93 f2a3 	rbit	r2, r3
 8002b9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002ba4:	601a      	str	r2, [r3, #0]
  return result;
 8002ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002baa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002bae:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bba:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc6:	f7fd ff6f 	bl	8000aa8 <HAL_GetTick>
 8002bca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bce:	e009      	b.n	8002be4 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd0:	f7fd ff6a 	bl	8000aa8 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e13a      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 8002be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002bec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	fa93 f2a3 	rbit	r2, r3
 8002c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c04:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c08:	601a      	str	r2, [r3, #0]
  return result;
 8002c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c12:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c1c:	d802      	bhi.n	8002c24 <HAL_RCC_OscConfig+0xdd8>
 8002c1e:	4b7e      	ldr	r3, [pc, #504]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	e027      	b.n	8002c74 <HAL_RCC_OscConfig+0xe28>
 8002c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c28:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002c2c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c36:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	fa93 f2a3 	rbit	r2, r3
 8002c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c44:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	fa93 f2a3 	rbit	r2, r3
 8002c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	4b69      	ldr	r3, [pc, #420]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c78:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c7c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c80:	6011      	str	r1, [r2, #0]
 8002c82:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c86:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c8a:	6812      	ldr	r2, [r2, #0]
 8002c8c:	fa92 f1a2 	rbit	r1, r2
 8002c90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c94:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c98:	6011      	str	r1, [r2, #0]
  return result;
 8002c9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c9e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002ca2:	6812      	ldr	r2, [r2, #0]
 8002ca4:	fab2 f282 	clz	r2, r2
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	f042 0220 	orr.w	r2, r2, #32
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	f002 021f 	and.w	r2, r2, #31
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d087      	beq.n	8002bd0 <HAL_RCC_OscConfig+0xd84>
 8002cc0:	e0ca      	b.n	8002e58 <HAL_RCC_OscConfig+0x100c>
 8002cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002cca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002cce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	fa93 f2a3 	rbit	r2, r3
 8002cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002ce6:	601a      	str	r2, [r3, #0]
  return result;
 8002ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002cf0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cfc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	461a      	mov	r2, r3
 8002d04:	2300      	movs	r3, #0
 8002d06:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fd fece 	bl	8000aa8 <HAL_GetTick>
 8002d0c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d10:	e009      	b.n	8002d26 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d12:	f7fd fec9 	bl	8000aa8 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e099      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 8002d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d2e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d38:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	fa93 f2a3 	rbit	r2, r3
 8002d42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d46:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d4a:	601a      	str	r2, [r3, #0]
  return result;
 8002d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d50:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d54:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d56:	fab3 f383 	clz	r3, r3
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d5e:	d802      	bhi.n	8002d66 <HAL_RCC_OscConfig+0xf1a>
 8002d60:	4b2d      	ldr	r3, [pc, #180]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	e027      	b.n	8002db6 <HAL_RCC_OscConfig+0xf6a>
 8002d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d78:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	fa93 f2a3 	rbit	r2, r3
 8002d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d86:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d90:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	fa93 f2a3 	rbit	r2, r3
 8002da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dac:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <HAL_RCC_OscConfig+0xfcc>)
 8002db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dba:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002dbe:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002dc2:	6011      	str	r1, [r2, #0]
 8002dc4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dc8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002dcc:	6812      	ldr	r2, [r2, #0]
 8002dce:	fa92 f1a2 	rbit	r1, r2
 8002dd2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dd6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002dda:	6011      	str	r1, [r2, #0]
  return result;
 8002ddc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002de0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	fab2 f282 	clz	r2, r2
 8002dea:	b2d2      	uxtb	r2, r2
 8002dec:	f042 0220 	orr.w	r2, r2, #32
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	f002 021f 	and.w	r2, r2, #31
 8002df6:	2101      	movs	r1, #1
 8002df8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d187      	bne.n	8002d12 <HAL_RCC_OscConfig+0xec6>
 8002e02:	e029      	b.n	8002e58 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d103      	bne.n	8002e1c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e020      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
 8002e18:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e1c:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_RCC_OscConfig+0x1018>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e24:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002e28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d10b      	bne.n	8002e54 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002e3c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002e40:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d001      	beq.n	8002e58 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40021000 	.word	0x40021000

08002e68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b09e      	sub	sp, #120	@ 0x78
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e154      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e80:	4b89      	ldr	r3, [pc, #548]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d910      	bls.n	8002eb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8e:	4b86      	ldr	r3, [pc, #536]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f023 0207 	bic.w	r2, r3, #7
 8002e96:	4984      	ldr	r1, [pc, #528]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e9e:	4b82      	ldr	r3, [pc, #520]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d001      	beq.n	8002eb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e13c      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d008      	beq.n	8002ece <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ebc:	4b7b      	ldr	r3, [pc, #492]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	4978      	ldr	r1, [pc, #480]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 80cd 	beq.w	8003076 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d137      	bne.n	8002f54 <HAL_RCC_ClockConfig+0xec>
 8002ee4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ee8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eec:	fa93 f3a3 	rbit	r3, r3
 8002ef0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef4:	fab3 f383 	clz	r3, r3
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b3f      	cmp	r3, #63	@ 0x3f
 8002efc:	d802      	bhi.n	8002f04 <HAL_RCC_ClockConfig+0x9c>
 8002efe:	4b6b      	ldr	r3, [pc, #428]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	e00f      	b.n	8002f24 <HAL_RCC_ClockConfig+0xbc>
 8002f04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f0c:	fa93 f3a3 	rbit	r3, r3
 8002f10:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f12:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f16:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f1a:	fa93 f3a3 	rbit	r3, r3
 8002f1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f20:	4b62      	ldr	r3, [pc, #392]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f24:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002f2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f2c:	fa92 f2a2 	rbit	r2, r2
 8002f30:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002f32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f34:	fab2 f282 	clz	r2, r2
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	f042 0220 	orr.w	r2, r2, #32
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	f002 021f 	and.w	r2, r2, #31
 8002f44:	2101      	movs	r1, #1
 8002f46:	fa01 f202 	lsl.w	r2, r1, r2
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d171      	bne.n	8003034 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e0ea      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d137      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x164>
 8002f5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f60:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f74:	d802      	bhi.n	8002f7c <HAL_RCC_ClockConfig+0x114>
 8002f76:	4b4d      	ldr	r3, [pc, #308]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	e00f      	b.n	8002f9c <HAL_RCC_ClockConfig+0x134>
 8002f7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f84:	fa93 f3a3 	rbit	r3, r3
 8002f88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f98:	4b44      	ldr	r3, [pc, #272]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fa0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002fa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002fa4:	fa92 f2a2 	rbit	r2, r2
 8002fa8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002faa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fac:	fab2 f282 	clz	r2, r2
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	f042 0220 	orr.w	r2, r2, #32
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	f002 021f 	and.w	r2, r2, #31
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d135      	bne.n	8003034 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0ae      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fda:	fab3 f383 	clz	r3, r3
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fe2:	d802      	bhi.n	8002fea <HAL_RCC_ClockConfig+0x182>
 8002fe4:	4b31      	ldr	r3, [pc, #196]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	e00d      	b.n	8003006 <HAL_RCC_ClockConfig+0x19e>
 8002fea:	2302      	movs	r3, #2
 8002fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	623b      	str	r3, [r7, #32]
 8002ffa:	6a3b      	ldr	r3, [r7, #32]
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	4b2a      	ldr	r3, [pc, #168]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	2202      	movs	r2, #2
 8003008:	61ba      	str	r2, [r7, #24]
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	fa92 f2a2 	rbit	r2, r2
 8003010:	617a      	str	r2, [r7, #20]
  return result;
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	fab2 f282 	clz	r2, r2
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	f042 0220 	orr.w	r2, r2, #32
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	f002 021f 	and.w	r2, r2, #31
 8003024:	2101      	movs	r1, #1
 8003026:	fa01 f202 	lsl.w	r2, r1, r2
 800302a:	4013      	ands	r3, r2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e07a      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003034:	4b1d      	ldr	r3, [pc, #116]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f023 0203 	bic.w	r2, r3, #3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	491a      	ldr	r1, [pc, #104]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8003042:	4313      	orrs	r3, r2
 8003044:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003046:	f7fd fd2f 	bl	8000aa8 <HAL_GetTick>
 800304a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304c:	e00a      	b.n	8003064 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800304e:	f7fd fd2b 	bl	8000aa8 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305c:	4293      	cmp	r3, r2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e062      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003064:	4b11      	ldr	r3, [pc, #68]	@ (80030ac <HAL_RCC_ClockConfig+0x244>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 020c 	and.w	r2, r3, #12
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	429a      	cmp	r2, r3
 8003074:	d1eb      	bne.n	800304e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003076:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d215      	bcs.n	80030b0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003084:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 0207 	bic.w	r2, r3, #7
 800308c:	4906      	ldr	r1, [pc, #24]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003094:	4b04      	ldr	r3, [pc, #16]	@ (80030a8 <HAL_RCC_ClockConfig+0x240>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d006      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e041      	b.n	800312a <HAL_RCC_ClockConfig+0x2c2>
 80030a6:	bf00      	nop
 80030a8:	40022000 	.word	0x40022000
 80030ac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003134 <HAL_RCC_ClockConfig+0x2cc>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	491a      	ldr	r1, [pc, #104]	@ (8003134 <HAL_RCC_ClockConfig+0x2cc>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d009      	beq.n	80030ee <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030da:	4b16      	ldr	r3, [pc, #88]	@ (8003134 <HAL_RCC_ClockConfig+0x2cc>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4912      	ldr	r1, [pc, #72]	@ (8003134 <HAL_RCC_ClockConfig+0x2cc>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030ee:	f000 f829 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 80030f2:	4601      	mov	r1, r0
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <HAL_RCC_ClockConfig+0x2cc>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030fc:	22f0      	movs	r2, #240	@ 0xf0
 80030fe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	fa92 f2a2 	rbit	r2, r2
 8003106:	60fa      	str	r2, [r7, #12]
  return result;
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	fab2 f282 	clz	r2, r2
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	40d3      	lsrs	r3, r2
 8003112:	4a09      	ldr	r2, [pc, #36]	@ (8003138 <HAL_RCC_ClockConfig+0x2d0>)
 8003114:	5cd3      	ldrb	r3, [r2, r3]
 8003116:	fa21 f303 	lsr.w	r3, r1, r3
 800311a:	4a08      	ldr	r2, [pc, #32]	@ (800313c <HAL_RCC_ClockConfig+0x2d4>)
 800311c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800311e:	4b08      	ldr	r3, [pc, #32]	@ (8003140 <HAL_RCC_ClockConfig+0x2d8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7fd fc7c 	bl	8000a20 <HAL_InitTick>
  
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3778      	adds	r7, #120	@ 0x78
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40021000 	.word	0x40021000
 8003138:	080052bc 	.word	0x080052bc
 800313c:	20000000 	.word	0x20000000
 8003140:	20000004 	.word	0x20000004

08003144 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	2300      	movs	r3, #0
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	2300      	movs	r3, #0
 8003158:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800315e:	4b1e      	ldr	r3, [pc, #120]	@ (80031d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	2b04      	cmp	r3, #4
 800316c:	d002      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0x30>
 800316e:	2b08      	cmp	r3, #8
 8003170:	d003      	beq.n	800317a <HAL_RCC_GetSysClockFreq+0x36>
 8003172:	e026      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003174:	4b19      	ldr	r3, [pc, #100]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 8003176:	613b      	str	r3, [r7, #16]
      break;
 8003178:	e026      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	0c9b      	lsrs	r3, r3, #18
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	4a17      	ldr	r2, [pc, #92]	@ (80031e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003184:	5cd3      	ldrb	r3, [r2, r3]
 8003186:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003188:	4b13      	ldr	r3, [pc, #76]	@ (80031d8 <HAL_RCC_GetSysClockFreq+0x94>)
 800318a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800318c:	f003 030f 	and.w	r3, r3, #15
 8003190:	4a14      	ldr	r2, [pc, #80]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003192:	5cd3      	ldrb	r3, [r2, r3]
 8003194:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d008      	beq.n	80031b2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031a0:	4a0e      	ldr	r2, [pc, #56]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	fb02 f303 	mul.w	r3, r2, r3
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	e004      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a0c      	ldr	r2, [pc, #48]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	613b      	str	r3, [r7, #16]
      break;
 80031c0:	e002      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c2:	4b06      	ldr	r3, [pc, #24]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x98>)
 80031c4:	613b      	str	r3, [r7, #16]
      break;
 80031c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031c8:	693b      	ldr	r3, [r7, #16]
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	371c      	adds	r7, #28
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	007a1200 	.word	0x007a1200
 80031e0:	080052d4 	.word	0x080052d4
 80031e4:	080052e4 	.word	0x080052e4
 80031e8:	003d0900 	.word	0x003d0900

080031ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f0:	4b03      	ldr	r3, [pc, #12]	@ (8003200 <HAL_RCC_GetHCLKFreq+0x14>)
 80031f2:	681b      	ldr	r3, [r3, #0]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	20000000 	.word	0x20000000

08003204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800320a:	f7ff ffef 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 800320e:	4601      	mov	r1, r0
 8003210:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003218:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800321c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	fa92 f2a2 	rbit	r2, r2
 8003224:	603a      	str	r2, [r7, #0]
  return result;
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	fab2 f282 	clz	r2, r2
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	40d3      	lsrs	r3, r2
 8003230:	4a04      	ldr	r2, [pc, #16]	@ (8003244 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003232:	5cd3      	ldrb	r3, [r2, r3]
 8003234:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000
 8003244:	080052cc 	.word	0x080052cc

08003248 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800324e:	f7ff ffcd 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003252:	4601      	mov	r1, r0
 8003254:	4b0b      	ldr	r3, [pc, #44]	@ (8003284 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800325c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003260:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	fa92 f2a2 	rbit	r2, r2
 8003268:	603a      	str	r2, [r7, #0]
  return result;
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	fab2 f282 	clz	r2, r2
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	40d3      	lsrs	r3, r2
 8003274:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003276:	5cd3      	ldrb	r3, [r2, r3]
 8003278:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800327c:	4618      	mov	r0, r3
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000
 8003288:	080052cc 	.word	0x080052cc

0800328c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b092      	sub	sp, #72	@ 0x48
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003298:	2300      	movs	r3, #0
 800329a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800329c:	2300      	movs	r3, #0
 800329e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 80d2 	beq.w	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032b0:	4b4d      	ldr	r3, [pc, #308]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10e      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032bc:	4b4a      	ldr	r3, [pc, #296]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	4a49      	ldr	r2, [pc, #292]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c6:	61d3      	str	r3, [r2, #28]
 80032c8:	4b47      	ldr	r3, [pc, #284]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032da:	4b44      	ldr	r3, [pc, #272]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d118      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032e6:	4b41      	ldr	r3, [pc, #260]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a40      	ldr	r2, [pc, #256]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032f2:	f7fd fbd9 	bl	8000aa8 <HAL_GetTick>
 80032f6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f8:	e008      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032fa:	f7fd fbd5 	bl	8000aa8 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b64      	cmp	r3, #100	@ 0x64
 8003306:	d901      	bls.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e167      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330c:	4b37      	ldr	r3, [pc, #220]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003318:	4b33      	ldr	r3, [pc, #204]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003320:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 8082 	beq.w	800342e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003332:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003334:	429a      	cmp	r2, r3
 8003336:	d07a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003338:	4b2b      	ldr	r3, [pc, #172]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003340:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003342:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003346:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	4b25      	ldr	r3, [pc, #148]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800335c:	4413      	add	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	461a      	mov	r2, r3
 8003362:	2301      	movs	r3, #1
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800336a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336e:	fa93 f3a3 	rbit	r3, r3
 8003372:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003376:	fab3 f383 	clz	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	4b1c      	ldr	r3, [pc, #112]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	461a      	mov	r2, r3
 8003386:	2300      	movs	r3, #0
 8003388:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800338a:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800338c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800338e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d049      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339a:	f7fd fb85 	bl	8000aa8 <HAL_GetTick>
 800339e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a0:	e00a      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a2:	f7fd fb81 	bl	8000aa8 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e111      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x350>
 80033b8:	2302      	movs	r3, #2
 80033ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033be:	fa93 f3a3 	rbit	r3, r3
 80033c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033c4:	2302      	movs	r3, #2
 80033c6:	623b      	str	r3, [r7, #32]
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	fa93 f3a3 	rbit	r3, r3
 80033ce:	61fb      	str	r3, [r7, #28]
  return result;
 80033d0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d108      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80033e2:	4b01      	ldr	r3, [pc, #4]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	e00d      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40007000 	.word	0x40007000
 80033f0:	10908100 	.word	0x10908100
 80033f4:	2302      	movs	r3, #2
 80033f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	4b78      	ldr	r3, [pc, #480]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	2202      	movs	r2, #2
 8003406:	613a      	str	r2, [r7, #16]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	fa92 f2a2 	rbit	r2, r2
 800340e:	60fa      	str	r2, [r7, #12]
  return result;
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	fab2 f282 	clz	r2, r2
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	f002 021f 	and.w	r2, r2, #31
 8003422:	2101      	movs	r1, #1
 8003424:	fa01 f202 	lsl.w	r2, r1, r2
 8003428:	4013      	ands	r3, r2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0b9      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800342e:	4b6d      	ldr	r3, [pc, #436]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	496a      	ldr	r1, [pc, #424]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800343c:	4313      	orrs	r3, r2
 800343e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003440:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003444:	2b01      	cmp	r3, #1
 8003446:	d105      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003448:	4b66      	ldr	r3, [pc, #408]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	4a65      	ldr	r2, [pc, #404]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800344e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003452:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d008      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003460:	4b60      	ldr	r3, [pc, #384]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003464:	f023 0203 	bic.w	r2, r3, #3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	495d      	ldr	r1, [pc, #372]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800346e:	4313      	orrs	r3, r2
 8003470:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d008      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800347e:	4b59      	ldr	r3, [pc, #356]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003482:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	4956      	ldr	r1, [pc, #344]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800348c:	4313      	orrs	r3, r2
 800348e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0304 	and.w	r3, r3, #4
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800349c:	4b51      	ldr	r3, [pc, #324]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800349e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	494e      	ldr	r1, [pc, #312]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0320 	and.w	r3, r3, #32
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d008      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034ba:	4b4a      	ldr	r3, [pc, #296]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034be:	f023 0210 	bic.w	r2, r3, #16
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	4947      	ldr	r1, [pc, #284]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d008      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80034d8:	4b42      	ldr	r3, [pc, #264]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e4:	493f      	ldr	r1, [pc, #252]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d008      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034f6:	4b3b      	ldr	r3, [pc, #236]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	f023 0220 	bic.w	r2, r3, #32
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	4938      	ldr	r1, [pc, #224]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003504:	4313      	orrs	r3, r2
 8003506:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003514:	4b33      	ldr	r3, [pc, #204]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	4930      	ldr	r1, [pc, #192]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003522:	4313      	orrs	r3, r2
 8003524:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0310 	and.w	r3, r3, #16
 800352e:	2b00      	cmp	r3, #0
 8003530:	d008      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003532:	4b2c      	ldr	r3, [pc, #176]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	4929      	ldr	r1, [pc, #164]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003540:	4313      	orrs	r3, r2
 8003542:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003550:	4b24      	ldr	r3, [pc, #144]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355c:	4921      	ldr	r1, [pc, #132]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800356e:	4b1d      	ldr	r3, [pc, #116]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357a:	491a      	ldr	r1, [pc, #104]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800357c:	4313      	orrs	r3, r2
 800357e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800358c:	4b15      	ldr	r3, [pc, #84]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	4912      	ldr	r1, [pc, #72]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800359a:	4313      	orrs	r3, r2
 800359c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80035aa:	4b0e      	ldr	r3, [pc, #56]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	490b      	ldr	r1, [pc, #44]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80035c8:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d4:	4903      	ldr	r1, [pc, #12]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3748      	adds	r7, #72	@ 0x48
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40021000 	.word	0x40021000

080035e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e049      	b.n	800368e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7fd f8cc 	bl	80007ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f000 fa4a 	bl	8003ac0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <HAL_TIM_PWM_Start+0x24>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	bf14      	ite	ne
 80036b4:	2301      	movne	r3, #1
 80036b6:	2300      	moveq	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	e03c      	b.n	8003736 <HAL_TIM_PWM_Start+0x9e>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d109      	bne.n	80036d6 <HAL_TIM_PWM_Start+0x3e>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	bf14      	ite	ne
 80036ce:	2301      	movne	r3, #1
 80036d0:	2300      	moveq	r3, #0
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	e02f      	b.n	8003736 <HAL_TIM_PWM_Start+0x9e>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d109      	bne.n	80036f0 <HAL_TIM_PWM_Start+0x58>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	bf14      	ite	ne
 80036e8:	2301      	movne	r3, #1
 80036ea:	2300      	moveq	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	e022      	b.n	8003736 <HAL_TIM_PWM_Start+0x9e>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d109      	bne.n	800370a <HAL_TIM_PWM_Start+0x72>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b01      	cmp	r3, #1
 8003700:	bf14      	ite	ne
 8003702:	2301      	movne	r3, #1
 8003704:	2300      	moveq	r3, #0
 8003706:	b2db      	uxtb	r3, r3
 8003708:	e015      	b.n	8003736 <HAL_TIM_PWM_Start+0x9e>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b10      	cmp	r3, #16
 800370e:	d109      	bne.n	8003724 <HAL_TIM_PWM_Start+0x8c>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b01      	cmp	r3, #1
 800371a:	bf14      	ite	ne
 800371c:	2301      	movne	r3, #1
 800371e:	2300      	moveq	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e008      	b.n	8003736 <HAL_TIM_PWM_Start+0x9e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b01      	cmp	r3, #1
 800372e:	bf14      	ite	ne
 8003730:	2301      	movne	r3, #1
 8003732:	2300      	moveq	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e097      	b.n	800386e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d104      	bne.n	800374e <HAL_TIM_PWM_Start+0xb6>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2202      	movs	r2, #2
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800374c:	e023      	b.n	8003796 <HAL_TIM_PWM_Start+0xfe>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b04      	cmp	r3, #4
 8003752:	d104      	bne.n	800375e <HAL_TIM_PWM_Start+0xc6>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800375c:	e01b      	b.n	8003796 <HAL_TIM_PWM_Start+0xfe>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b08      	cmp	r3, #8
 8003762:	d104      	bne.n	800376e <HAL_TIM_PWM_Start+0xd6>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800376c:	e013      	b.n	8003796 <HAL_TIM_PWM_Start+0xfe>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	2b0c      	cmp	r3, #12
 8003772:	d104      	bne.n	800377e <HAL_TIM_PWM_Start+0xe6>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800377c:	e00b      	b.n	8003796 <HAL_TIM_PWM_Start+0xfe>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b10      	cmp	r3, #16
 8003782:	d104      	bne.n	800378e <HAL_TIM_PWM_Start+0xf6>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800378c:	e003      	b.n	8003796 <HAL_TIM_PWM_Start+0xfe>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2202      	movs	r2, #2
 8003792:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2201      	movs	r2, #1
 800379c:	6839      	ldr	r1, [r7, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 fd00 	bl	80041a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a33      	ldr	r2, [pc, #204]	@ (8003878 <HAL_TIM_PWM_Start+0x1e0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x13e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a32      	ldr	r2, [pc, #200]	@ (800387c <HAL_TIM_PWM_Start+0x1e4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00e      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x13e>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a30      	ldr	r2, [pc, #192]	@ (8003880 <HAL_TIM_PWM_Start+0x1e8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d009      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x13e>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a2f      	ldr	r2, [pc, #188]	@ (8003884 <HAL_TIM_PWM_Start+0x1ec>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d004      	beq.n	80037d6 <HAL_TIM_PWM_Start+0x13e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003888 <HAL_TIM_PWM_Start+0x1f0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d101      	bne.n	80037da <HAL_TIM_PWM_Start+0x142>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <HAL_TIM_PWM_Start+0x144>
 80037da:	2300      	movs	r3, #0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d007      	beq.n	80037f0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a20      	ldr	r2, [pc, #128]	@ (8003878 <HAL_TIM_PWM_Start+0x1e0>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d018      	beq.n	800382c <HAL_TIM_PWM_Start+0x194>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003802:	d013      	beq.n	800382c <HAL_TIM_PWM_Start+0x194>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a20      	ldr	r2, [pc, #128]	@ (800388c <HAL_TIM_PWM_Start+0x1f4>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00e      	beq.n	800382c <HAL_TIM_PWM_Start+0x194>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1f      	ldr	r2, [pc, #124]	@ (8003890 <HAL_TIM_PWM_Start+0x1f8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d009      	beq.n	800382c <HAL_TIM_PWM_Start+0x194>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a17      	ldr	r2, [pc, #92]	@ (800387c <HAL_TIM_PWM_Start+0x1e4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d004      	beq.n	800382c <HAL_TIM_PWM_Start+0x194>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a16      	ldr	r2, [pc, #88]	@ (8003880 <HAL_TIM_PWM_Start+0x1e8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d115      	bne.n	8003858 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	4b18      	ldr	r3, [pc, #96]	@ (8003894 <HAL_TIM_PWM_Start+0x1fc>)
 8003834:	4013      	ands	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d015      	beq.n	800386a <HAL_TIM_PWM_Start+0x1d2>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003844:	d011      	beq.n	800386a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0201 	orr.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003856:	e008      	b.n	800386a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	e000      	b.n	800386c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800386a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40012c00 	.word	0x40012c00
 800387c:	40013400 	.word	0x40013400
 8003880:	40014000 	.word	0x40014000
 8003884:	40014400 	.word	0x40014400
 8003888:	40014800 	.word	0x40014800
 800388c:	40000400 	.word	0x40000400
 8003890:	40000800 	.word	0x40000800
 8003894:	00010007 	.word	0x00010007

08003898 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a4:	2300      	movs	r3, #0
 80038a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e0ff      	b.n	8003ab6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b14      	cmp	r3, #20
 80038c2:	f200 80f0 	bhi.w	8003aa6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80038c6:	a201      	add	r2, pc, #4	@ (adr r2, 80038cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80038c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038cc:	08003921 	.word	0x08003921
 80038d0:	08003aa7 	.word	0x08003aa7
 80038d4:	08003aa7 	.word	0x08003aa7
 80038d8:	08003aa7 	.word	0x08003aa7
 80038dc:	08003961 	.word	0x08003961
 80038e0:	08003aa7 	.word	0x08003aa7
 80038e4:	08003aa7 	.word	0x08003aa7
 80038e8:	08003aa7 	.word	0x08003aa7
 80038ec:	080039a3 	.word	0x080039a3
 80038f0:	08003aa7 	.word	0x08003aa7
 80038f4:	08003aa7 	.word	0x08003aa7
 80038f8:	08003aa7 	.word	0x08003aa7
 80038fc:	080039e3 	.word	0x080039e3
 8003900:	08003aa7 	.word	0x08003aa7
 8003904:	08003aa7 	.word	0x08003aa7
 8003908:	08003aa7 	.word	0x08003aa7
 800390c:	08003a25 	.word	0x08003a25
 8003910:	08003aa7 	.word	0x08003aa7
 8003914:	08003aa7 	.word	0x08003aa7
 8003918:	08003aa7 	.word	0x08003aa7
 800391c:	08003a65 	.word	0x08003a65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	4618      	mov	r0, r3
 8003928:	f000 f966 	bl	8003bf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	699a      	ldr	r2, [r3, #24]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0208 	orr.w	r2, r2, #8
 800393a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699a      	ldr	r2, [r3, #24]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0204 	bic.w	r2, r2, #4
 800394a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6999      	ldr	r1, [r3, #24]
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	691a      	ldr	r2, [r3, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	430a      	orrs	r2, r1
 800395c:	619a      	str	r2, [r3, #24]
      break;
 800395e:	e0a5      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68b9      	ldr	r1, [r7, #8]
 8003966:	4618      	mov	r0, r3
 8003968:	f000 f9d6 	bl	8003d18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699a      	ldr	r2, [r3, #24]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800397a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699a      	ldr	r2, [r3, #24]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6999      	ldr	r1, [r3, #24]
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	021a      	lsls	r2, r3, #8
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	619a      	str	r2, [r3, #24]
      break;
 80039a0:	e084      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68b9      	ldr	r1, [r7, #8]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f000 fa3f 	bl	8003e2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69da      	ldr	r2, [r3, #28]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f042 0208 	orr.w	r2, r2, #8
 80039bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	69da      	ldr	r2, [r3, #28]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0204 	bic.w	r2, r2, #4
 80039cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	69d9      	ldr	r1, [r3, #28]
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	430a      	orrs	r2, r1
 80039de:	61da      	str	r2, [r3, #28]
      break;
 80039e0:	e064      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68b9      	ldr	r1, [r7, #8]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 faa7 	bl	8003f3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	69da      	ldr	r2, [r3, #28]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	69da      	ldr	r2, [r3, #28]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	69d9      	ldr	r1, [r3, #28]
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	021a      	lsls	r2, r3, #8
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	61da      	str	r2, [r3, #28]
      break;
 8003a22:	e043      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 faf0 	bl	8004010 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0208 	orr.w	r2, r2, #8
 8003a3e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0204 	bic.w	r2, r2, #4
 8003a4e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	691a      	ldr	r2, [r3, #16]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003a62:	e023      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68b9      	ldr	r1, [r7, #8]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 fb34 	bl	80040d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	021a      	lsls	r2, r3, #8
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003aa4:	e002      	b.n	8003aac <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	75fb      	strb	r3, [r7, #23]
      break;
 8003aaa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop

08003ac0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a42      	ldr	r2, [pc, #264]	@ (8003bdc <TIM_Base_SetConfig+0x11c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d00f      	beq.n	8003af8 <TIM_Base_SetConfig+0x38>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ade:	d00b      	beq.n	8003af8 <TIM_Base_SetConfig+0x38>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a3f      	ldr	r2, [pc, #252]	@ (8003be0 <TIM_Base_SetConfig+0x120>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d007      	beq.n	8003af8 <TIM_Base_SetConfig+0x38>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a3e      	ldr	r2, [pc, #248]	@ (8003be4 <TIM_Base_SetConfig+0x124>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d003      	beq.n	8003af8 <TIM_Base_SetConfig+0x38>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a3d      	ldr	r2, [pc, #244]	@ (8003be8 <TIM_Base_SetConfig+0x128>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d108      	bne.n	8003b0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003afe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a33      	ldr	r2, [pc, #204]	@ (8003bdc <TIM_Base_SetConfig+0x11c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01b      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b18:	d017      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a30      	ldr	r2, [pc, #192]	@ (8003be0 <TIM_Base_SetConfig+0x120>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d013      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a2f      	ldr	r2, [pc, #188]	@ (8003be4 <TIM_Base_SetConfig+0x124>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00f      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003be8 <TIM_Base_SetConfig+0x128>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00b      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a2d      	ldr	r2, [pc, #180]	@ (8003bec <TIM_Base_SetConfig+0x12c>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d007      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003bf0 <TIM_Base_SetConfig+0x130>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d003      	beq.n	8003b4a <TIM_Base_SetConfig+0x8a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a2b      	ldr	r2, [pc, #172]	@ (8003bf4 <TIM_Base_SetConfig+0x134>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d108      	bne.n	8003b5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a16      	ldr	r2, [pc, #88]	@ (8003bdc <TIM_Base_SetConfig+0x11c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00f      	beq.n	8003ba8 <TIM_Base_SetConfig+0xe8>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a17      	ldr	r2, [pc, #92]	@ (8003be8 <TIM_Base_SetConfig+0x128>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d00b      	beq.n	8003ba8 <TIM_Base_SetConfig+0xe8>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a16      	ldr	r2, [pc, #88]	@ (8003bec <TIM_Base_SetConfig+0x12c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d007      	beq.n	8003ba8 <TIM_Base_SetConfig+0xe8>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a15      	ldr	r2, [pc, #84]	@ (8003bf0 <TIM_Base_SetConfig+0x130>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d003      	beq.n	8003ba8 <TIM_Base_SetConfig+0xe8>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a14      	ldr	r2, [pc, #80]	@ (8003bf4 <TIM_Base_SetConfig+0x134>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d103      	bne.n	8003bb0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	691a      	ldr	r2, [r3, #16]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d105      	bne.n	8003bce <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	f023 0201 	bic.w	r2, r3, #1
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	611a      	str	r2, [r3, #16]
  }
}
 8003bce:	bf00      	nop
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40012c00 	.word	0x40012c00
 8003be0:	40000400 	.word	0x40000400
 8003be4:	40000800 	.word	0x40000800
 8003be8:	40013400 	.word	0x40013400
 8003bec:	40014000 	.word	0x40014000
 8003bf0:	40014400 	.word	0x40014400
 8003bf4:	40014800 	.word	0x40014800

08003bf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	f023 0201 	bic.w	r2, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f023 0303 	bic.w	r3, r3, #3
 8003c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f023 0302 	bic.w	r3, r3, #2
 8003c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a2c      	ldr	r2, [pc, #176]	@ (8003d04 <TIM_OC1_SetConfig+0x10c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d00f      	beq.n	8003c78 <TIM_OC1_SetConfig+0x80>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d08 <TIM_OC1_SetConfig+0x110>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d00b      	beq.n	8003c78 <TIM_OC1_SetConfig+0x80>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a2a      	ldr	r2, [pc, #168]	@ (8003d0c <TIM_OC1_SetConfig+0x114>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d007      	beq.n	8003c78 <TIM_OC1_SetConfig+0x80>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a29      	ldr	r2, [pc, #164]	@ (8003d10 <TIM_OC1_SetConfig+0x118>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d003      	beq.n	8003c78 <TIM_OC1_SetConfig+0x80>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a28      	ldr	r2, [pc, #160]	@ (8003d14 <TIM_OC1_SetConfig+0x11c>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d10c      	bne.n	8003c92 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f023 0308 	bic.w	r3, r3, #8
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f023 0304 	bic.w	r3, r3, #4
 8003c90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a1b      	ldr	r2, [pc, #108]	@ (8003d04 <TIM_OC1_SetConfig+0x10c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00f      	beq.n	8003cba <TIM_OC1_SetConfig+0xc2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003d08 <TIM_OC1_SetConfig+0x110>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d00b      	beq.n	8003cba <TIM_OC1_SetConfig+0xc2>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a19      	ldr	r2, [pc, #100]	@ (8003d0c <TIM_OC1_SetConfig+0x114>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d007      	beq.n	8003cba <TIM_OC1_SetConfig+0xc2>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a18      	ldr	r2, [pc, #96]	@ (8003d10 <TIM_OC1_SetConfig+0x118>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d003      	beq.n	8003cba <TIM_OC1_SetConfig+0xc2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a17      	ldr	r2, [pc, #92]	@ (8003d14 <TIM_OC1_SetConfig+0x11c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d111      	bne.n	8003cde <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	621a      	str	r2, [r3, #32]
}
 8003cf8:	bf00      	nop
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40012c00 	.word	0x40012c00
 8003d08:	40013400 	.word	0x40013400
 8003d0c:	40014000 	.word	0x40014000
 8003d10:	40014400 	.word	0x40014400
 8003d14:	40014800 	.word	0x40014800

08003d18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f023 0210 	bic.w	r2, r3, #16
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	021b      	lsls	r3, r3, #8
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	f023 0320 	bic.w	r3, r3, #32
 8003d66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a28      	ldr	r2, [pc, #160]	@ (8003e18 <TIM_OC2_SetConfig+0x100>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d003      	beq.n	8003d84 <TIM_OC2_SetConfig+0x6c>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a27      	ldr	r2, [pc, #156]	@ (8003e1c <TIM_OC2_SetConfig+0x104>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d10d      	bne.n	8003da0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e18 <TIM_OC2_SetConfig+0x100>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d00f      	beq.n	8003dc8 <TIM_OC2_SetConfig+0xb0>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e1c <TIM_OC2_SetConfig+0x104>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00b      	beq.n	8003dc8 <TIM_OC2_SetConfig+0xb0>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a1b      	ldr	r2, [pc, #108]	@ (8003e20 <TIM_OC2_SetConfig+0x108>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d007      	beq.n	8003dc8 <TIM_OC2_SetConfig+0xb0>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a1a      	ldr	r2, [pc, #104]	@ (8003e24 <TIM_OC2_SetConfig+0x10c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d003      	beq.n	8003dc8 <TIM_OC2_SetConfig+0xb0>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a19      	ldr	r2, [pc, #100]	@ (8003e28 <TIM_OC2_SetConfig+0x110>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d113      	bne.n	8003df0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003dce:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003dd6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	621a      	str	r2, [r3, #32]
}
 8003e0a:	bf00      	nop
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40012c00 	.word	0x40012c00
 8003e1c:	40013400 	.word	0x40013400
 8003e20:	40014000 	.word	0x40014000
 8003e24:	40014400 	.word	0x40014400
 8003e28:	40014800 	.word	0x40014800

08003e2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0303 	bic.w	r3, r3, #3
 8003e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a27      	ldr	r2, [pc, #156]	@ (8003f28 <TIM_OC3_SetConfig+0xfc>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d003      	beq.n	8003e96 <TIM_OC3_SetConfig+0x6a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a26      	ldr	r2, [pc, #152]	@ (8003f2c <TIM_OC3_SetConfig+0x100>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d10d      	bne.n	8003eb2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	021b      	lsls	r3, r3, #8
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003eb0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a1c      	ldr	r2, [pc, #112]	@ (8003f28 <TIM_OC3_SetConfig+0xfc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d00f      	beq.n	8003eda <TIM_OC3_SetConfig+0xae>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f2c <TIM_OC3_SetConfig+0x100>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d00b      	beq.n	8003eda <TIM_OC3_SetConfig+0xae>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a1a      	ldr	r2, [pc, #104]	@ (8003f30 <TIM_OC3_SetConfig+0x104>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d007      	beq.n	8003eda <TIM_OC3_SetConfig+0xae>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a19      	ldr	r2, [pc, #100]	@ (8003f34 <TIM_OC3_SetConfig+0x108>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d003      	beq.n	8003eda <TIM_OC3_SetConfig+0xae>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a18      	ldr	r2, [pc, #96]	@ (8003f38 <TIM_OC3_SetConfig+0x10c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d113      	bne.n	8003f02 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ee0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	621a      	str	r2, [r3, #32]
}
 8003f1c:	bf00      	nop
 8003f1e:	371c      	adds	r7, #28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	40012c00 	.word	0x40012c00
 8003f2c:	40013400 	.word	0x40013400
 8003f30:	40014000 	.word	0x40014000
 8003f34:	40014400 	.word	0x40014400
 8003f38:	40014800 	.word	0x40014800

08003f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	021b      	lsls	r3, r3, #8
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	031b      	lsls	r3, r3, #12
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <TIM_OC4_SetConfig+0xc0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00f      	beq.n	8003fc0 <TIM_OC4_SetConfig+0x84>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a17      	ldr	r2, [pc, #92]	@ (8004000 <TIM_OC4_SetConfig+0xc4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d00b      	beq.n	8003fc0 <TIM_OC4_SetConfig+0x84>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a16      	ldr	r2, [pc, #88]	@ (8004004 <TIM_OC4_SetConfig+0xc8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d007      	beq.n	8003fc0 <TIM_OC4_SetConfig+0x84>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a15      	ldr	r2, [pc, #84]	@ (8004008 <TIM_OC4_SetConfig+0xcc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <TIM_OC4_SetConfig+0x84>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a14      	ldr	r2, [pc, #80]	@ (800400c <TIM_OC4_SetConfig+0xd0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d109      	bne.n	8003fd4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003fc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	019b      	lsls	r3, r3, #6
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	621a      	str	r2, [r3, #32]
}
 8003fee:	bf00      	nop
 8003ff0:	371c      	adds	r7, #28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	40012c00 	.word	0x40012c00
 8004000:	40013400 	.word	0x40013400
 8004004:	40014000 	.word	0x40014000
 8004008:	40014400 	.word	0x40014400
 800400c:	40014800 	.word	0x40014800

08004010 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800403e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004054:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	041b      	lsls	r3, r3, #16
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a17      	ldr	r2, [pc, #92]	@ (80040c4 <TIM_OC5_SetConfig+0xb4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00f      	beq.n	800408a <TIM_OC5_SetConfig+0x7a>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a16      	ldr	r2, [pc, #88]	@ (80040c8 <TIM_OC5_SetConfig+0xb8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00b      	beq.n	800408a <TIM_OC5_SetConfig+0x7a>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a15      	ldr	r2, [pc, #84]	@ (80040cc <TIM_OC5_SetConfig+0xbc>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d007      	beq.n	800408a <TIM_OC5_SetConfig+0x7a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a14      	ldr	r2, [pc, #80]	@ (80040d0 <TIM_OC5_SetConfig+0xc0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d003      	beq.n	800408a <TIM_OC5_SetConfig+0x7a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a13      	ldr	r2, [pc, #76]	@ (80040d4 <TIM_OC5_SetConfig+0xc4>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d109      	bne.n	800409e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004090:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	021b      	lsls	r3, r3, #8
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	621a      	str	r2, [r3, #32]
}
 80040b8:	bf00      	nop
 80040ba:	371c      	adds	r7, #28
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	40012c00 	.word	0x40012c00
 80040c8:	40013400 	.word	0x40013400
 80040cc:	40014000 	.word	0x40014000
 80040d0:	40014400 	.word	0x40014400
 80040d4:	40014800 	.word	0x40014800

080040d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800410a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	021b      	lsls	r3, r3, #8
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4313      	orrs	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800411e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	051b      	lsls	r3, r3, #20
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a18      	ldr	r2, [pc, #96]	@ (8004190 <TIM_OC6_SetConfig+0xb8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d00f      	beq.n	8004154 <TIM_OC6_SetConfig+0x7c>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a17      	ldr	r2, [pc, #92]	@ (8004194 <TIM_OC6_SetConfig+0xbc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00b      	beq.n	8004154 <TIM_OC6_SetConfig+0x7c>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a16      	ldr	r2, [pc, #88]	@ (8004198 <TIM_OC6_SetConfig+0xc0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d007      	beq.n	8004154 <TIM_OC6_SetConfig+0x7c>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a15      	ldr	r2, [pc, #84]	@ (800419c <TIM_OC6_SetConfig+0xc4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d003      	beq.n	8004154 <TIM_OC6_SetConfig+0x7c>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a14      	ldr	r2, [pc, #80]	@ (80041a0 <TIM_OC6_SetConfig+0xc8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d109      	bne.n	8004168 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800415a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	029b      	lsls	r3, r3, #10
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	621a      	str	r2, [r3, #32]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40012c00 	.word	0x40012c00
 8004194:	40013400 	.word	0x40013400
 8004198:	40014000 	.word	0x40014000
 800419c:	40014400 	.word	0x40014400
 80041a0:	40014800 	.word	0x40014800

080041a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 031f 	and.w	r3, r3, #31
 80041b6:	2201      	movs	r2, #1
 80041b8:	fa02 f303 	lsl.w	r3, r2, r3
 80041bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6a1a      	ldr	r2, [r3, #32]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	401a      	ands	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a1a      	ldr	r2, [r3, #32]
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 031f 	and.w	r3, r3, #31
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	fa01 f303 	lsl.w	r3, r1, r3
 80041dc:	431a      	orrs	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	621a      	str	r2, [r3, #32]
}
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
	...

080041f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004200:	2b01      	cmp	r3, #1
 8004202:	d101      	bne.n	8004208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004204:	2302      	movs	r3, #2
 8004206:	e063      	b.n	80042d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2b      	ldr	r2, [pc, #172]	@ (80042dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d004      	beq.n	800423c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a2a      	ldr	r2, [pc, #168]	@ (80042e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d108      	bne.n	800424e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004242:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004254:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	4313      	orrs	r3, r2
 800425e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1b      	ldr	r2, [pc, #108]	@ (80042dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d018      	beq.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800427a:	d013      	beq.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a18      	ldr	r2, [pc, #96]	@ (80042e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d00e      	beq.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a17      	ldr	r2, [pc, #92]	@ (80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d009      	beq.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a12      	ldr	r2, [pc, #72]	@ (80042e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d004      	beq.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a13      	ldr	r2, [pc, #76]	@ (80042ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d10c      	bne.n	80042be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40013400 	.word	0x40013400
 80042e4:	40000400 	.word	0x40000400
 80042e8:	40000800 	.word	0x40000800
 80042ec:	40014000 	.word	0x40014000

080042f0 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e05f      	b.n	80043c4 <HAL_LIN_Init+0xd4>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800430c:	d101      	bne.n	8004312 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e058      	b.n	80043c4 <HAL_LIN_Init+0xd4>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e052      	b.n	80043c4 <HAL_LIN_Init+0xd4>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004322:	2b00      	cmp	r3, #0
 8004324:	d106      	bne.n	8004334 <HAL_LIN_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7fc fa94 	bl	800085c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	@ 0x24
 8004338:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0201 	bic.w	r2, r2, #1
 8004348:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <HAL_LIN_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 fd14 	bl	8004d80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 fb3d 	bl	80049d8 <UART_SetConfig>
 800435e:	4603      	mov	r3, r0
 8004360:	2b01      	cmp	r3, #1
 8004362:	d101      	bne.n	8004368 <HAL_LIN_Init+0x78>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e02d      	b.n	80043c4 <HAL_LIN_Init+0xd4>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004376:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004386:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004396:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f023 0120 	bic.w	r1, r3, #32
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fd81 	bl	8004ec4 <UART_CheckIdleState>
 80043c2:	4603      	mov	r3, r0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b0ba      	sub	sp, #232	@ 0xe8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80043f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80043f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80043fa:	4013      	ands	r3, r2
 80043fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004400:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004404:	2b00      	cmp	r3, #0
 8004406:	d115      	bne.n	8004434 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00f      	beq.n	8004434 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004418:	f003 0320 	and.w	r3, r3, #32
 800441c:	2b00      	cmp	r3, #0
 800441e:	d009      	beq.n	8004434 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 82ab 	beq.w	8004980 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	4798      	blx	r3
      }
      return;
 8004432:	e2a5      	b.n	8004980 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004434:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8117 	beq.w	800466c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800443e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800444a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800444e:	4b85      	ldr	r3, [pc, #532]	@ (8004664 <HAL_UART_IRQHandler+0x298>)
 8004450:	4013      	ands	r3, r2
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 810a 	beq.w	800466c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d011      	beq.n	8004488 <HAL_UART_IRQHandler+0xbc>
 8004464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00b      	beq.n	8004488 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2201      	movs	r2, #1
 8004476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800447e:	f043 0201 	orr.w	r2, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d011      	beq.n	80044b8 <HAL_UART_IRQHandler+0xec>
 8004494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00b      	beq.n	80044b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2202      	movs	r2, #2
 80044a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ae:	f043 0204 	orr.w	r2, r3, #4
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d011      	beq.n	80044e8 <HAL_UART_IRQHandler+0x11c>
 80044c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00b      	beq.n	80044e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2204      	movs	r2, #4
 80044d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044de:	f043 0202 	orr.w	r2, r3, #2
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80044e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d017      	beq.n	8004524 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80044f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d105      	bne.n	800450c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004504:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00b      	beq.n	8004524 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2208      	movs	r2, #8
 8004512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800451a:	f043 0208 	orr.w	r2, r3, #8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004528:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800452c:	2b00      	cmp	r3, #0
 800452e:	d012      	beq.n	8004556 <HAL_UART_IRQHandler+0x18a>
 8004530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00c      	beq.n	8004556 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800454c:	f043 0220 	orr.w	r2, r3, #32
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 8211 	beq.w	8004984 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00d      	beq.n	800458a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800456e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b00      	cmp	r3, #0
 8004578:	d007      	beq.n	800458a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004590:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459e:	2b40      	cmp	r3, #64	@ 0x40
 80045a0:	d005      	beq.n	80045ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80045a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d04f      	beq.n	800464e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fd9d 	bl	80050ee <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045be:	2b40      	cmp	r3, #64	@ 0x40
 80045c0:	d141      	bne.n	8004646 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	3308      	adds	r3, #8
 80045c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80045d0:	e853 3f00 	ldrex	r3, [r3]
 80045d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80045d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3308      	adds	r3, #8
 80045ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80045ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80045f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80045fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80045fe:	e841 2300 	strex	r3, r2, [r1]
 8004602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1d9      	bne.n	80045c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004612:	2b00      	cmp	r3, #0
 8004614:	d013      	beq.n	800463e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800461a:	4a13      	ldr	r2, [pc, #76]	@ (8004668 <HAL_UART_IRQHandler+0x29c>)
 800461c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004622:	4618      	mov	r0, r3
 8004624:	f7fd fa41 	bl	8001aaa <HAL_DMA_Abort_IT>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d017      	beq.n	800465e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004638:	4610      	mov	r0, r2
 800463a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800463c:	e00f      	b.n	800465e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f9b4 	bl	80049ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004644:	e00b      	b.n	800465e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f9b0 	bl	80049ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800464c:	e007      	b.n	800465e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f9ac 	bl	80049ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800465c:	e192      	b.n	8004984 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800465e:	bf00      	nop
    return;
 8004660:	e190      	b.n	8004984 <HAL_UART_IRQHandler+0x5b8>
 8004662:	bf00      	nop
 8004664:	04000120 	.word	0x04000120
 8004668:	080051b7 	.word	0x080051b7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004670:	2b01      	cmp	r3, #1
 8004672:	f040 814b 	bne.w	800490c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 8144 	beq.w	800490c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 813d 	beq.w	800490c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2210      	movs	r2, #16
 8004698:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a4:	2b40      	cmp	r3, #64	@ 0x40
 80046a6:	f040 80b5 	bne.w	8004814 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80046b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 8164 	beq.w	8004988 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046ca:	429a      	cmp	r2, r3
 80046cc:	f080 815c 	bcs.w	8004988 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	f000 8086 	beq.w	80047f2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046f2:	e853 3f00 	ldrex	r3, [r3]
 80046f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80046fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004702:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	461a      	mov	r2, r3
 800470c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004710:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004714:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004718:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800471c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004720:	e841 2300 	strex	r3, r2, [r1]
 8004724:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004728:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1da      	bne.n	80046e6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3308      	adds	r3, #8
 8004736:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004740:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004742:	f023 0301 	bic.w	r3, r3, #1
 8004746:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	3308      	adds	r3, #8
 8004750:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004754:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004758:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800475c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004760:	e841 2300 	strex	r3, r2, [r1]
 8004764:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004766:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1e1      	bne.n	8004730 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	3308      	adds	r3, #8
 8004772:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004774:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004776:	e853 3f00 	ldrex	r3, [r3]
 800477a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800477c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800477e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004782:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	3308      	adds	r3, #8
 800478c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004790:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004792:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004794:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004796:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004798:	e841 2300 	strex	r3, r2, [r1]
 800479c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800479e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1e3      	bne.n	800476c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047ba:	e853 3f00 	ldrex	r3, [r3]
 80047be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047c2:	f023 0310 	bic.w	r3, r3, #16
 80047c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047d6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047dc:	e841 2300 	strex	r3, r2, [r1]
 80047e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1e4      	bne.n	80047b2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fd f91e 	bl	8001a2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004804:	b29b      	uxth	r3, r3
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	b29b      	uxth	r3, r3
 800480a:	4619      	mov	r1, r3
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 f8d7 	bl	80049c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004812:	e0b9      	b.n	8004988 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004820:	b29b      	uxth	r3, r3
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800482e:	b29b      	uxth	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 80ab 	beq.w	800498c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004836:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 80a6 	beq.w	800498c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800484e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004854:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004862:	647b      	str	r3, [r7, #68]	@ 0x44
 8004864:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004866:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004868:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800486a:	e841 2300 	strex	r3, r2, [r1]
 800486e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1e4      	bne.n	8004840 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3308      	adds	r3, #8
 800487c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	e853 3f00 	ldrex	r3, [r3]
 8004884:	623b      	str	r3, [r7, #32]
   return(result);
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	f023 0301 	bic.w	r3, r3, #1
 800488c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3308      	adds	r3, #8
 8004896:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800489a:	633a      	str	r2, [r7, #48]	@ 0x30
 800489c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048a2:	e841 2300 	strex	r3, r2, [r1]
 80048a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1e3      	bne.n	8004876 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	e853 3f00 	ldrex	r3, [r3]
 80048ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 0310 	bic.w	r3, r3, #16
 80048d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	461a      	mov	r2, r3
 80048e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048e4:	61fb      	str	r3, [r7, #28]
 80048e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e8:	69b9      	ldr	r1, [r7, #24]
 80048ea:	69fa      	ldr	r2, [r7, #28]
 80048ec:	e841 2300 	strex	r3, r2, [r1]
 80048f0:	617b      	str	r3, [r7, #20]
   return(result);
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e4      	bne.n	80048c2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004902:	4619      	mov	r1, r3
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f85b 	bl	80049c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800490a:	e03f      	b.n	800498c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800490c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00e      	beq.n	8004936 <HAL_UART_IRQHandler+0x56a>
 8004918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800491c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800492c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 fc81 	bl	8005236 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004934:	e02d      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800493a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00e      	beq.n	8004960 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01c      	beq.n	8004990 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	4798      	blx	r3
    }
    return;
 800495e:	e017      	b.n	8004990 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004968:	2b00      	cmp	r3, #0
 800496a:	d012      	beq.n	8004992 <HAL_UART_IRQHandler+0x5c6>
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00c      	beq.n	8004992 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fc32 	bl	80051e2 <UART_EndTransmit_IT>
    return;
 800497e:	e008      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004980:	bf00      	nop
 8004982:	e006      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004984:	bf00      	nop
 8004986:	e004      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004988:	bf00      	nop
 800498a:	e002      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
      return;
 800498c:	bf00      	nop
 800498e:	e000      	b.n	8004992 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004990:	bf00      	nop
  }

}
 8004992:	37e8      	adds	r7, #232	@ 0xe8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	431a      	orrs	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004a06:	f023 030c 	bic.w	r3, r3, #12
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6812      	ldr	r2, [r2, #0]
 8004a0e:	6979      	ldr	r1, [r7, #20]
 8004a10:	430b      	orrs	r3, r1
 8004a12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4aa7      	ldr	r2, [pc, #668]	@ (8004cf0 <UART_SetConfig+0x318>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d120      	bne.n	8004a9a <UART_SetConfig+0xc2>
 8004a58:	4ba6      	ldr	r3, [pc, #664]	@ (8004cf4 <UART_SetConfig+0x31c>)
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	2b03      	cmp	r3, #3
 8004a62:	d817      	bhi.n	8004a94 <UART_SetConfig+0xbc>
 8004a64:	a201      	add	r2, pc, #4	@ (adr r2, 8004a6c <UART_SetConfig+0x94>)
 8004a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6a:	bf00      	nop
 8004a6c:	08004a7d 	.word	0x08004a7d
 8004a70:	08004a89 	.word	0x08004a89
 8004a74:	08004a8f 	.word	0x08004a8f
 8004a78:	08004a83 	.word	0x08004a83
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	77fb      	strb	r3, [r7, #31]
 8004a80:	e0b5      	b.n	8004bee <UART_SetConfig+0x216>
 8004a82:	2302      	movs	r3, #2
 8004a84:	77fb      	strb	r3, [r7, #31]
 8004a86:	e0b2      	b.n	8004bee <UART_SetConfig+0x216>
 8004a88:	2304      	movs	r3, #4
 8004a8a:	77fb      	strb	r3, [r7, #31]
 8004a8c:	e0af      	b.n	8004bee <UART_SetConfig+0x216>
 8004a8e:	2308      	movs	r3, #8
 8004a90:	77fb      	strb	r3, [r7, #31]
 8004a92:	e0ac      	b.n	8004bee <UART_SetConfig+0x216>
 8004a94:	2310      	movs	r3, #16
 8004a96:	77fb      	strb	r3, [r7, #31]
 8004a98:	e0a9      	b.n	8004bee <UART_SetConfig+0x216>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a96      	ldr	r2, [pc, #600]	@ (8004cf8 <UART_SetConfig+0x320>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d124      	bne.n	8004aee <UART_SetConfig+0x116>
 8004aa4:	4b93      	ldr	r3, [pc, #588]	@ (8004cf4 <UART_SetConfig+0x31c>)
 8004aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004aac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ab0:	d011      	beq.n	8004ad6 <UART_SetConfig+0xfe>
 8004ab2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ab6:	d817      	bhi.n	8004ae8 <UART_SetConfig+0x110>
 8004ab8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004abc:	d011      	beq.n	8004ae2 <UART_SetConfig+0x10a>
 8004abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac2:	d811      	bhi.n	8004ae8 <UART_SetConfig+0x110>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <UART_SetConfig+0xf8>
 8004ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004acc:	d006      	beq.n	8004adc <UART_SetConfig+0x104>
 8004ace:	e00b      	b.n	8004ae8 <UART_SetConfig+0x110>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	77fb      	strb	r3, [r7, #31]
 8004ad4:	e08b      	b.n	8004bee <UART_SetConfig+0x216>
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	77fb      	strb	r3, [r7, #31]
 8004ada:	e088      	b.n	8004bee <UART_SetConfig+0x216>
 8004adc:	2304      	movs	r3, #4
 8004ade:	77fb      	strb	r3, [r7, #31]
 8004ae0:	e085      	b.n	8004bee <UART_SetConfig+0x216>
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	77fb      	strb	r3, [r7, #31]
 8004ae6:	e082      	b.n	8004bee <UART_SetConfig+0x216>
 8004ae8:	2310      	movs	r3, #16
 8004aea:	77fb      	strb	r3, [r7, #31]
 8004aec:	e07f      	b.n	8004bee <UART_SetConfig+0x216>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a82      	ldr	r2, [pc, #520]	@ (8004cfc <UART_SetConfig+0x324>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d124      	bne.n	8004b42 <UART_SetConfig+0x16a>
 8004af8:	4b7e      	ldr	r3, [pc, #504]	@ (8004cf4 <UART_SetConfig+0x31c>)
 8004afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b00:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b04:	d011      	beq.n	8004b2a <UART_SetConfig+0x152>
 8004b06:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b0a:	d817      	bhi.n	8004b3c <UART_SetConfig+0x164>
 8004b0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b10:	d011      	beq.n	8004b36 <UART_SetConfig+0x15e>
 8004b12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b16:	d811      	bhi.n	8004b3c <UART_SetConfig+0x164>
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <UART_SetConfig+0x14c>
 8004b1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b20:	d006      	beq.n	8004b30 <UART_SetConfig+0x158>
 8004b22:	e00b      	b.n	8004b3c <UART_SetConfig+0x164>
 8004b24:	2300      	movs	r3, #0
 8004b26:	77fb      	strb	r3, [r7, #31]
 8004b28:	e061      	b.n	8004bee <UART_SetConfig+0x216>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	77fb      	strb	r3, [r7, #31]
 8004b2e:	e05e      	b.n	8004bee <UART_SetConfig+0x216>
 8004b30:	2304      	movs	r3, #4
 8004b32:	77fb      	strb	r3, [r7, #31]
 8004b34:	e05b      	b.n	8004bee <UART_SetConfig+0x216>
 8004b36:	2308      	movs	r3, #8
 8004b38:	77fb      	strb	r3, [r7, #31]
 8004b3a:	e058      	b.n	8004bee <UART_SetConfig+0x216>
 8004b3c:	2310      	movs	r3, #16
 8004b3e:	77fb      	strb	r3, [r7, #31]
 8004b40:	e055      	b.n	8004bee <UART_SetConfig+0x216>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a6e      	ldr	r2, [pc, #440]	@ (8004d00 <UART_SetConfig+0x328>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d124      	bne.n	8004b96 <UART_SetConfig+0x1be>
 8004b4c:	4b69      	ldr	r3, [pc, #420]	@ (8004cf4 <UART_SetConfig+0x31c>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004b54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b58:	d011      	beq.n	8004b7e <UART_SetConfig+0x1a6>
 8004b5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b5e:	d817      	bhi.n	8004b90 <UART_SetConfig+0x1b8>
 8004b60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b64:	d011      	beq.n	8004b8a <UART_SetConfig+0x1b2>
 8004b66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b6a:	d811      	bhi.n	8004b90 <UART_SetConfig+0x1b8>
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d003      	beq.n	8004b78 <UART_SetConfig+0x1a0>
 8004b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b74:	d006      	beq.n	8004b84 <UART_SetConfig+0x1ac>
 8004b76:	e00b      	b.n	8004b90 <UART_SetConfig+0x1b8>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	77fb      	strb	r3, [r7, #31]
 8004b7c:	e037      	b.n	8004bee <UART_SetConfig+0x216>
 8004b7e:	2302      	movs	r3, #2
 8004b80:	77fb      	strb	r3, [r7, #31]
 8004b82:	e034      	b.n	8004bee <UART_SetConfig+0x216>
 8004b84:	2304      	movs	r3, #4
 8004b86:	77fb      	strb	r3, [r7, #31]
 8004b88:	e031      	b.n	8004bee <UART_SetConfig+0x216>
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	77fb      	strb	r3, [r7, #31]
 8004b8e:	e02e      	b.n	8004bee <UART_SetConfig+0x216>
 8004b90:	2310      	movs	r3, #16
 8004b92:	77fb      	strb	r3, [r7, #31]
 8004b94:	e02b      	b.n	8004bee <UART_SetConfig+0x216>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a5a      	ldr	r2, [pc, #360]	@ (8004d04 <UART_SetConfig+0x32c>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d124      	bne.n	8004bea <UART_SetConfig+0x212>
 8004ba0:	4b54      	ldr	r3, [pc, #336]	@ (8004cf4 <UART_SetConfig+0x31c>)
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004ba8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004bac:	d011      	beq.n	8004bd2 <UART_SetConfig+0x1fa>
 8004bae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004bb2:	d817      	bhi.n	8004be4 <UART_SetConfig+0x20c>
 8004bb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bb8:	d011      	beq.n	8004bde <UART_SetConfig+0x206>
 8004bba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bbe:	d811      	bhi.n	8004be4 <UART_SetConfig+0x20c>
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d003      	beq.n	8004bcc <UART_SetConfig+0x1f4>
 8004bc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bc8:	d006      	beq.n	8004bd8 <UART_SetConfig+0x200>
 8004bca:	e00b      	b.n	8004be4 <UART_SetConfig+0x20c>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	77fb      	strb	r3, [r7, #31]
 8004bd0:	e00d      	b.n	8004bee <UART_SetConfig+0x216>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	77fb      	strb	r3, [r7, #31]
 8004bd6:	e00a      	b.n	8004bee <UART_SetConfig+0x216>
 8004bd8:	2304      	movs	r3, #4
 8004bda:	77fb      	strb	r3, [r7, #31]
 8004bdc:	e007      	b.n	8004bee <UART_SetConfig+0x216>
 8004bde:	2308      	movs	r3, #8
 8004be0:	77fb      	strb	r3, [r7, #31]
 8004be2:	e004      	b.n	8004bee <UART_SetConfig+0x216>
 8004be4:	2310      	movs	r3, #16
 8004be6:	77fb      	strb	r3, [r7, #31]
 8004be8:	e001      	b.n	8004bee <UART_SetConfig+0x216>
 8004bea:	2310      	movs	r3, #16
 8004bec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bf6:	d15b      	bne.n	8004cb0 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004bf8:	7ffb      	ldrb	r3, [r7, #31]
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d827      	bhi.n	8004c4e <UART_SetConfig+0x276>
 8004bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8004c04 <UART_SetConfig+0x22c>)
 8004c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c04:	08004c29 	.word	0x08004c29
 8004c08:	08004c31 	.word	0x08004c31
 8004c0c:	08004c39 	.word	0x08004c39
 8004c10:	08004c4f 	.word	0x08004c4f
 8004c14:	08004c3f 	.word	0x08004c3f
 8004c18:	08004c4f 	.word	0x08004c4f
 8004c1c:	08004c4f 	.word	0x08004c4f
 8004c20:	08004c4f 	.word	0x08004c4f
 8004c24:	08004c47 	.word	0x08004c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c28:	f7fe faec 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 8004c2c:	61b8      	str	r0, [r7, #24]
        break;
 8004c2e:	e013      	b.n	8004c58 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c30:	f7fe fb0a 	bl	8003248 <HAL_RCC_GetPCLK2Freq>
 8004c34:	61b8      	str	r0, [r7, #24]
        break;
 8004c36:	e00f      	b.n	8004c58 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c38:	4b33      	ldr	r3, [pc, #204]	@ (8004d08 <UART_SetConfig+0x330>)
 8004c3a:	61bb      	str	r3, [r7, #24]
        break;
 8004c3c:	e00c      	b.n	8004c58 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c3e:	f7fe fa81 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8004c42:	61b8      	str	r0, [r7, #24]
        break;
 8004c44:	e008      	b.n	8004c58 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c4a:	61bb      	str	r3, [r7, #24]
        break;
 8004c4c:	e004      	b.n	8004c58 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	77bb      	strb	r3, [r7, #30]
        break;
 8004c56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 8082 	beq.w	8004d64 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	005a      	lsls	r2, r3, #1
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	085b      	lsrs	r3, r3, #1
 8004c6a:	441a      	add	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	2b0f      	cmp	r3, #15
 8004c7a:	d916      	bls.n	8004caa <UART_SetConfig+0x2d2>
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c82:	d212      	bcs.n	8004caa <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	f023 030f 	bic.w	r3, r3, #15
 8004c8c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	085b      	lsrs	r3, r3, #1
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	89fb      	ldrh	r3, [r7, #14]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	89fa      	ldrh	r2, [r7, #14]
 8004ca6:	60da      	str	r2, [r3, #12]
 8004ca8:	e05c      	b.n	8004d64 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	77bb      	strb	r3, [r7, #30]
 8004cae:	e059      	b.n	8004d64 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cb0:	7ffb      	ldrb	r3, [r7, #31]
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	d835      	bhi.n	8004d22 <UART_SetConfig+0x34a>
 8004cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cbc <UART_SetConfig+0x2e4>)
 8004cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbc:	08004ce1 	.word	0x08004ce1
 8004cc0:	08004ce9 	.word	0x08004ce9
 8004cc4:	08004d0d 	.word	0x08004d0d
 8004cc8:	08004d23 	.word	0x08004d23
 8004ccc:	08004d13 	.word	0x08004d13
 8004cd0:	08004d23 	.word	0x08004d23
 8004cd4:	08004d23 	.word	0x08004d23
 8004cd8:	08004d23 	.word	0x08004d23
 8004cdc:	08004d1b 	.word	0x08004d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ce0:	f7fe fa90 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 8004ce4:	61b8      	str	r0, [r7, #24]
        break;
 8004ce6:	e021      	b.n	8004d2c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ce8:	f7fe faae 	bl	8003248 <HAL_RCC_GetPCLK2Freq>
 8004cec:	61b8      	str	r0, [r7, #24]
        break;
 8004cee:	e01d      	b.n	8004d2c <UART_SetConfig+0x354>
 8004cf0:	40013800 	.word	0x40013800
 8004cf4:	40021000 	.word	0x40021000
 8004cf8:	40004400 	.word	0x40004400
 8004cfc:	40004800 	.word	0x40004800
 8004d00:	40004c00 	.word	0x40004c00
 8004d04:	40005000 	.word	0x40005000
 8004d08:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d7c <UART_SetConfig+0x3a4>)
 8004d0e:	61bb      	str	r3, [r7, #24]
        break;
 8004d10:	e00c      	b.n	8004d2c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d12:	f7fe fa17 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8004d16:	61b8      	str	r0, [r7, #24]
        break;
 8004d18:	e008      	b.n	8004d2c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d1e:	61bb      	str	r3, [r7, #24]
        break;
 8004d20:	e004      	b.n	8004d2c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	77bb      	strb	r3, [r7, #30]
        break;
 8004d2a:	bf00      	nop
    }

    if (pclk != 0U)
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d018      	beq.n	8004d64 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	085a      	lsrs	r2, r3, #1
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	441a      	add	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d44:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	2b0f      	cmp	r3, #15
 8004d4a:	d909      	bls.n	8004d60 <UART_SetConfig+0x388>
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d52:	d205      	bcs.n	8004d60 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60da      	str	r2, [r3, #12]
 8004d5e:	e001      	b.n	8004d64 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d70:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3720      	adds	r7, #32
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	007a1200 	.word	0x007a1200

08004d80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00a      	beq.n	8004daa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	f003 0310 	and.w	r3, r3, #16
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d01a      	beq.n	8004e96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7e:	d10a      	bne.n	8004e96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	605a      	str	r2, [r3, #4]
  }
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b098      	sub	sp, #96	@ 0x60
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ed4:	f7fb fde8 	bl	8000aa8 <HAL_GetTick>
 8004ed8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0308 	and.w	r3, r3, #8
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d12e      	bne.n	8004f46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ee8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f88c 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d021      	beq.n	8004f46 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f20:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f28:	e841 2300 	strex	r3, r2, [r1]
 8004f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1e6      	bne.n	8004f02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e062      	b.n	800500c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b04      	cmp	r3, #4
 8004f52:	d149      	bne.n	8004fe8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f856 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d03c      	beq.n	8004fe8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	e853 3f00 	ldrex	r3, [r3]
 8004f7a:	623b      	str	r3, [r7, #32]
   return(result);
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	461a      	mov	r2, r3
 8004f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f94:	e841 2300 	strex	r3, r2, [r1]
 8004f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1e6      	bne.n	8004f6e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3308      	adds	r3, #8
 8004fa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	e853 3f00 	ldrex	r3, [r3]
 8004fae:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3308      	adds	r3, #8
 8004fbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fc0:	61fa      	str	r2, [r7, #28]
 8004fc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	69b9      	ldr	r1, [r7, #24]
 8004fc6:	69fa      	ldr	r2, [r7, #28]
 8004fc8:	e841 2300 	strex	r3, r2, [r1]
 8004fcc:	617b      	str	r3, [r7, #20]
   return(result);
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1e5      	bne.n	8004fa0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e011      	b.n	800500c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2220      	movs	r2, #32
 8004fec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3758      	adds	r7, #88	@ 0x58
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	4613      	mov	r3, r2
 8005022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005024:	e04f      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	d04b      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fb fd3b 	bl	8000aa8 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	429a      	cmp	r2, r3
 800503c:	d302      	bcc.n	8005044 <UART_WaitOnFlagUntilTimeout+0x30>
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e04e      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0304 	and.w	r3, r3, #4
 8005052:	2b00      	cmp	r3, #0
 8005054:	d037      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2b80      	cmp	r3, #128	@ 0x80
 800505a:	d034      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b40      	cmp	r3, #64	@ 0x40
 8005060:	d031      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b08      	cmp	r3, #8
 800506e:	d110      	bne.n	8005092 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2208      	movs	r2, #8
 8005076:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f838 	bl	80050ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2208      	movs	r2, #8
 8005082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e029      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800509c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a0:	d111      	bne.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 f81e 	bl	80050ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e00f      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69da      	ldr	r2, [r3, #28]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	4013      	ands	r3, r2
 80050d0:	68ba      	ldr	r2, [r7, #8]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	bf0c      	ite	eq
 80050d6:	2301      	moveq	r3, #1
 80050d8:	2300      	movne	r3, #0
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	461a      	mov	r2, r3
 80050de:	79fb      	ldrb	r3, [r7, #7]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d0a0      	beq.n	8005026 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b095      	sub	sp, #84	@ 0x54
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050fe:	e853 3f00 	ldrex	r3, [r3]
 8005102:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800510a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	461a      	mov	r2, r3
 8005112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005114:	643b      	str	r3, [r7, #64]	@ 0x40
 8005116:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005118:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800511a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800511c:	e841 2300 	strex	r3, r2, [r1]
 8005120:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1e6      	bne.n	80050f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3308      	adds	r3, #8
 800512e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	e853 3f00 	ldrex	r3, [r3]
 8005136:	61fb      	str	r3, [r7, #28]
   return(result);
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	f023 0301 	bic.w	r3, r3, #1
 800513e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3308      	adds	r3, #8
 8005146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005148:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800514a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800514e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005150:	e841 2300 	strex	r3, r2, [r1]
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1e5      	bne.n	8005128 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005160:	2b01      	cmp	r3, #1
 8005162:	d118      	bne.n	8005196 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	e853 3f00 	ldrex	r3, [r3]
 8005170:	60bb      	str	r3, [r7, #8]
   return(result);
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f023 0310 	bic.w	r3, r3, #16
 8005178:	647b      	str	r3, [r7, #68]	@ 0x44
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	461a      	mov	r2, r3
 8005180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005182:	61bb      	str	r3, [r7, #24]
 8005184:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005186:	6979      	ldr	r1, [r7, #20]
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	613b      	str	r3, [r7, #16]
   return(result);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e6      	bne.n	8005164 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2220      	movs	r2, #32
 800519a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051aa:	bf00      	nop
 80051ac:	3754      	adds	r7, #84	@ 0x54
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b084      	sub	sp, #16
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f7ff fbe9 	bl	80049ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051da:	bf00      	nop
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b088      	sub	sp, #32
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	e853 3f00 	ldrex	r3, [r3]
 80051f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051fe:	61fb      	str	r3, [r7, #28]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	461a      	mov	r2, r3
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	61bb      	str	r3, [r7, #24]
 800520a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520c:	6979      	ldr	r1, [r7, #20]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	e841 2300 	strex	r3, r2, [r1]
 8005214:	613b      	str	r3, [r7, #16]
   return(result);
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1e6      	bne.n	80051ea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2220      	movs	r2, #32
 8005220:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff fbb5 	bl	8004998 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800522e:	bf00      	nop
 8005230:	3720      	adds	r7, #32
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <memset>:
 800524a:	4402      	add	r2, r0
 800524c:	4603      	mov	r3, r0
 800524e:	4293      	cmp	r3, r2
 8005250:	d100      	bne.n	8005254 <memset+0xa>
 8005252:	4770      	bx	lr
 8005254:	f803 1b01 	strb.w	r1, [r3], #1
 8005258:	e7f9      	b.n	800524e <memset+0x4>
	...

0800525c <__libc_init_array>:
 800525c:	b570      	push	{r4, r5, r6, lr}
 800525e:	4d0d      	ldr	r5, [pc, #52]	@ (8005294 <__libc_init_array+0x38>)
 8005260:	4c0d      	ldr	r4, [pc, #52]	@ (8005298 <__libc_init_array+0x3c>)
 8005262:	1b64      	subs	r4, r4, r5
 8005264:	10a4      	asrs	r4, r4, #2
 8005266:	2600      	movs	r6, #0
 8005268:	42a6      	cmp	r6, r4
 800526a:	d109      	bne.n	8005280 <__libc_init_array+0x24>
 800526c:	4d0b      	ldr	r5, [pc, #44]	@ (800529c <__libc_init_array+0x40>)
 800526e:	4c0c      	ldr	r4, [pc, #48]	@ (80052a0 <__libc_init_array+0x44>)
 8005270:	f000 f818 	bl	80052a4 <_init>
 8005274:	1b64      	subs	r4, r4, r5
 8005276:	10a4      	asrs	r4, r4, #2
 8005278:	2600      	movs	r6, #0
 800527a:	42a6      	cmp	r6, r4
 800527c:	d105      	bne.n	800528a <__libc_init_array+0x2e>
 800527e:	bd70      	pop	{r4, r5, r6, pc}
 8005280:	f855 3b04 	ldr.w	r3, [r5], #4
 8005284:	4798      	blx	r3
 8005286:	3601      	adds	r6, #1
 8005288:	e7ee      	b.n	8005268 <__libc_init_array+0xc>
 800528a:	f855 3b04 	ldr.w	r3, [r5], #4
 800528e:	4798      	blx	r3
 8005290:	3601      	adds	r6, #1
 8005292:	e7f2      	b.n	800527a <__libc_init_array+0x1e>
 8005294:	080052f4 	.word	0x080052f4
 8005298:	080052f4 	.word	0x080052f4
 800529c:	080052f4 	.word	0x080052f4
 80052a0:	080052f8 	.word	0x080052f8

080052a4 <_init>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr

080052b0 <_fini>:
 80052b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b2:	bf00      	nop
 80052b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052b6:	bc08      	pop	{r3}
 80052b8:	469e      	mov	lr, r3
 80052ba:	4770      	bx	lr
