# FPGA-Fabric, Design and Architecture
## Implementation of a counter in Vivado
#### Adding Design and Simulation sources
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/1.%20Adding%20Design%20and%20Simulation%20Sources.png)
#### Simulation of a Designed Counter
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/2.%20Counter%20Simulation.png)
#### Implemented Schematic
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/3.%20Implemented%20Schematic.png)
#### Design Package
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/4.%20Design%20Package.png)
#### Defining Constraints
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/5.%20Defining%20Constraints.png)
#### Unavailibity of slack due to absence of clk
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/6.%20Slack%20is%20not%20available%20due%20to%20absence%20of%20clk.png)
#### Creating a clk
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/7.%20Creating%20a%20clk.png)
#### Synthesized Schematic
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/8.%20Synthesized%20Schematic.png)
#### Slack got defined
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/9.%20Slack%20was%20defined.png)
#### Resource Utilization report
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/11.%20Resource%20utilization%20report%20for%20counter.png)
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/10.%20Resource%20utilization%20in%20the%20for%20of%20a%20graph.png)
#### Power Analysis Summary
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/12.%20Power%20Analysis%20Summary.png)
## Intro to Open FPGA, VPR and  VTR
#### Running VPR
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/13.%20Running%20VPR.png)
#### Nets
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/14.%20Nets.png)
#### Logical Connections
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/15.%20Logical%20Connections.png)
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/16.png)
#### Congestion Analysis
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/17.%20Congesion%20Abalysis.png)
#### VPR Succeded
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/18.%20VPR%20Succeded.png)
#### Timing Report
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/19.%20Timing%20Report.png)
#### Running VTR Flow
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/20.%20Running%20VTR%20Flow.png)
#### VTR Flow Complete
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/21.%20VTR%20flow%20complete.png)
#### Generating Post Synthesis Netlist
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/22.%20Generating%20Post%20synthesis%20Netlist.png)
#### Vivado Simulation
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/23.%20Vivado%20Simulation.png)
#### Violated Slack
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/24.%20Violated%20Slack.png)
#### Run with clk period Update
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/25.%20Run%20with%20clk%20period%20update.png)
#### Slack Met
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/26.%20Slack%20Met.png)
#### Power Analysis
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/27.%20Power%20Analysis.png)
## Programming RISCV Core on Vivado
#### RISCV I/O Planning
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/28.%20RISCV%20IO%20Planning.png)
#### RISCV Simulation
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/31.%20RISCV%20Simulation.png)
#### Synthesized Schematic
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/29.%20Synthesized%20Schematic.png)
#### Implemented Schematic
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/30.%20Implemented%20Schematic.png)
## Implementation of SOFA
#### SOFA Flow
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/32.%20SOFA%20Flow.png)
#### Log File
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/33.%20Log%20File.png)
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/34.%20Log%20file.png)
#### Timing Analysis
![Image](https://github.com/ppattanaik/FPGA-Fabric-Design-and-Architecture-/blob/main/35.%20Timing%20Analysis.png)


## Acknowledgement
1. Kunal Ghosh - Founder, VSD
2. Shivani Shah - Course Instructor

   

