{"llvm/utils/gn/secondary/clang-tools-extra/clang-tidy/modernize":{"BUILD.gn":{"r":[57,[1],70,[1],126,[1],220,[2,1],227,[1],274,[1],286,[1],291,[1],309,[4],321,[1],329,[1,0,0,1],340,[1],362,[1],391,[1],402,[1,1],414,[1],420,[1]],"f":1}},"llvm/test/tools/llc":{"new-pm":{"r":[316,[1,0,1,0,1],325,[5],330,[2,0,0,0,2,4,0,0,2],348,[1],362,[1],374,[2,1,1,0,0,0,1],391,[1,2,2],409,[1],420,[1]]},"save-stats.ll":{"r":[409,[2,3]],"f":1},"instprinter-options.ll":{"r":[379,[1]],"f":1},"invalid-target.ll":{"r":[224,[1],363,[1]],"f":1},"aix-pic-setting.ll":{"r":[106,[3],160,[1],302,[1]],"f":1},"codemodel-1.ll":{"r":[234,[1],256,[1]],"f":1},"codemodel-2.ll":{"r":[234,[1],256,[1]],"f":1},"binutils-version.ll":{"r":[160,[1],213,[1,1]],"f":1},"filetype-null-stop-after.ll":{"r":[145,[1],213,[1,1]],"f":1},"time-trace.ll":{"r":[197,[1],213,[1,1]],"f":1}},"lldb/test/API/functionalities/data-formatter/nsdictionarysynth":{"TestNSDictionarySynthetic.py":{"r":[110,[1],187,[3],232,[1],242,[1],281,[1],349,[1],393,[1]],"f":1},"main.m":{"r":[110,[1,1]],"f":1},"Makefile":{"r":[110,[1]],"f":1}},"lldb/test/API/benchmarks/libcxxlist":{"Makefile":{"r":[110,[1],350,[1]],"d":1726478152000,"f":1},"TestBenchmarkLibcxxList.py":{"r":[110,[1],232,[1],240,[1],281,[1],350,[1]],"d":1726478152000,"f":1},"main.cpp":{"r":[110,[1],350,[1]],"d":1726478152000,"f":1}},"lldb/test/API/macosx/ptrauth-address-expressions":{"TestPtrauthAddressExpressions.py":{"r":[264,[1],281,[1]],"f":1},"Makefile":{"r":[264,[1]],"f":1},"main.c":{"r":[264,[1]],"f":1}},"clang-tools-extra/test/clang-tidy/checkers/altera/Inputs/kernel-name-restriction":{"Verilog.cl":{"r":[232,[1]],"f":1},"kernel.cl":{"r":[232,[1]],"f":1},"kernel.h":{"r":[232,[1]],"f":1},"other_Verilog.cl":{"r":[232,[1]],"f":1},"otherdir":{"r":[232,[1]]},"otherthing.cl":{"r":[232,[1]],"f":1},"some":{"r":[232,[1]]},"some_kernel.cl":{"r":[232,[1]],"f":1},"somedir":{"r":[232,[1]]},"thing.h":{"r":[232,[1]],"f":1},"uppercase":{"r":[232,[1]]},"verilog.h":{"r":[232,[1]],"f":1},"vhdl.CL":{"r":[232,[1]],"f":1},"vhdl.h":{"r":[232,[1]],"f":1},"vhdl_number_two.cl":{"r":[232,[1]],"f":1}}}