// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simpleALU,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.887437,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=65,HLS_VERSION=2018_2}" *)

module simpleALU (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inA_V,
        inB_V,
        op_V,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [16:0] inA_V;
input  [16:0] inB_V;
input  [0:0] op_V;
output  [16:0] ap_return;

wire   [16:0] agg_result_V_assign_fu_42_p2;
wire   [16:0] tmp_1_fu_36_p2;

assign agg_result_V_assign_fu_42_p2 = (inB_V + inA_V);

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = ((op_V[0:0] === 1'b1) ? agg_result_V_assign_fu_42_p2 : tmp_1_fu_36_p2);

assign tmp_1_fu_36_p2 = (inA_V - inB_V);

endmodule //simpleALU
