Generate the report at 2024-07-13T10:24:22, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+-------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+-------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| _271_:D                 | core_clock  | max        | 0.608f     | 9.961         | 0.000 | 9.352 | 1544.337  |
| _271_:D                 | core_clock  | max        | 0.607r     | 9.969         | 0.000 | 9.362 | 1567.440  |
| _270_:D                 | core_clock  | max        | 0.575r     | 9.969         | 0.000 | 9.394 | 1649.787  |
| u_ps2_keyboard/_1063_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| u_ps2_keyboard/_1062_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| u_ps2_keyboard/_1062_:D | core_clock  | min        | 0.086r     | 0.006         | 0.000 | 0.080 | NA        |
+-------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                             | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_0983_:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| u_ps2_keyboard/r_ptr[0] (net)     | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0782_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| u_ps2_keyboard/_0782_:Z (BUF_X1)  |        | 0.051       | 0.000      | 0.057      |             | 0.090  | 0.167f          |
| u_ps2_keyboard/_0433_ (net)       | 28     |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0544_:S (MUX2_X1) |        | 0.002       | 0.000      | 0.057      |             | 0.000  | 0.167f          |
| u_ps2_keyboard/_0544_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.066  | 0.233f          |
| u_ps2_keyboard/_0284_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0545_:B (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.233f          |
| u_ps2_keyboard/_0545_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.057  | 0.290f          |
| u_ps2_keyboard/_0285_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0549_:A (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.290f          |
| u_ps2_keyboard/_0549_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.056  | 0.346f          |
| u_ps2_keyboard/_0440_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0809_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.346f          |
| u_ps2_keyboard/_0809_:Z (BUF_X1)  |        | 0.001       | 0.000      | 0.005      |             | 0.025  | 0.371f          |
| scan_code[2] (net)                | 1      |             |            |            | 0.000       |        |                 |
| _217_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.371f          |
| _217_:Z (BUF_X1)                  |        | 0.007       | 0.000      | 0.011      |             | 0.033  | 0.404f          |
| _117_ (net)                       | 2      |             |            |            | 0.000       |        |                 |
| _145_:A4 (NOR4_X4)                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.404f          |
| _145_:ZN (NOR4_X4)                |        | 0.005       | 0.000      | 0.041      |             | 0.078  | 0.482r          |
| _087_ (net)                       | 3      |             |            |            | 0.000       |        |                 |
| _149_:A2 (AND2_X2)                |        | 0.002       | 0.000      | 0.041      |             | 0.000  | 0.482r          |
| _149_:ZN (AND2_X2)                |        | 0.002       | 0.000      | 0.008      |             | 0.036  | 0.518r          |
| _090_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _150_:A1 (AND2_X2)                |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.518r          |
| _150_:ZN (AND2_X2)                |        | 0.002       | 0.000      | 0.008      |             | 0.026  | 0.544r          |
| _091_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _152_:A1 (OR3_X2)                 |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.544r          |
| _152_:ZN (OR3_X2)                 |        | 0.002       | 0.000      | 0.007      |             | 0.021  | 0.565r          |
| _093_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _153_:A (OAI21_X1)                |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.565r          |
| _153_:ZN (OAI21_X1)               |        | 0.001       | 0.000      | 0.009      |             | 0.016  | 0.581f          |
| _047_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _226_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.581f          |
| _226_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.027  | 0.608f          |
| _018_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _271_:D (DFF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.608f          |
|                                   |        |             |            |            |             |        |                 |
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| _271_:CK (DFF_X1)                 |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 10.000          |
| _271_:CK (DFF_X1)                 |        |             |            |            |             |        | 10.000r         |
| library setup time                |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism     |        |             |            |            |             | 0.000  | 9.961           |
|                                   |        |             |            |            |             |        |                 |
| path cell delay                   |        |             |            |            |             |        | 0.608(100.000%) |
| path net delay                    |        |             |            |            |             |        | 0.000(0.000%)   |
|                                   |        |             |            |            |             |        |                 |
| data require time                 |        |             |            |            |             |        | 9.961           |
| data arrival time                 |        |             |            |            |             |        | 0.608           |
| slack (MET)                       |        |             |            |            |             |        | 9.352           |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                             | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_0983_:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| u_ps2_keyboard/r_ptr[0] (net)     | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0782_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| u_ps2_keyboard/_0782_:Z (BUF_X1)  |        | 0.051       | 0.000      | 0.057      |             | 0.090  | 0.167f          |
| u_ps2_keyboard/_0433_ (net)       | 28     |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0558_:S (MUX2_X1) |        | 0.002       | 0.000      | 0.057      |             | 0.000  | 0.167f          |
| u_ps2_keyboard/_0558_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.066  | 0.233f          |
| u_ps2_keyboard/_0296_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0559_:B (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.233f          |
| u_ps2_keyboard/_0559_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.057  | 0.290f          |
| u_ps2_keyboard/_0297_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0563_:A (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.290f          |
| u_ps2_keyboard/_0563_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.056  | 0.346f          |
| u_ps2_keyboard/_0442_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0827_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.346f          |
| u_ps2_keyboard/_0827_:Z (BUF_X1)  |        | 0.001       | 0.000      | 0.005      |             | 0.025  | 0.371f          |
| scan_code[4] (net)                | 1      |             |            |            | 0.000       |        |                 |
| _219_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.371f          |
| _219_:Z (BUF_X1)                  |        | 0.004       | 0.000      | 0.009      |             | 0.030  | 0.401f          |
| _119_ (net)                       | 2      |             |            |            | 0.000       |        |                 |
| _143_:A2 (AND2_X4)                |        | 0.004       | 0.000      | 0.009      |             | 0.000  | 0.401f          |
| _143_:ZN (AND2_X4)                |        | 0.002       | 0.000      | 0.005      |             | 0.026  | 0.428f          |
| _085_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _144_:A1 (AND3_X2)                |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.428f          |
| _144_:ZN (AND3_X2)                |        | 0.005       | 0.000      | 0.007      |             | 0.029  | 0.457f          |
| _086_ (net)                       | 3      |             |            |            | 0.000       |        |                 |
| _149_:A1 (AND2_X2)                |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.457f          |
| _149_:ZN (AND2_X2)                |        | 0.002       | 0.000      | 0.005      |             | 0.025  | 0.482f          |
| _090_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _150_:A1 (AND2_X2)                |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.482f          |
| _150_:ZN (AND2_X2)                |        | 0.001       | 0.000      | 0.006      |             | 0.024  | 0.506f          |
| _091_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _152_:A1 (OR3_X2)                 |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.506f          |
| _152_:ZN (OR3_X2)                 |        | 0.002       | 0.000      | 0.012      |             | 0.057  | 0.563f          |
| _093_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _153_:A (OAI21_X1)                |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.563f          |
| _153_:ZN (OAI21_X1)               |        | 0.001       | 0.000      | 0.015      |             | 0.019  | 0.582r          |
| _047_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _226_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.015      |             | 0.000  | 0.582r          |
| _226_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.025  | 0.607r          |
| _018_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _271_:D (DFF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.607r          |
|                                   |        |             |            |            |             |        |                 |
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| _271_:CK (DFF_X1)                 |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 10.000          |
| _271_:CK (DFF_X1)                 |        |             |            |            |             |        | 10.000r         |
| library setup time                |        |             |            |            |             | -0.031 | 9.969           |
| clock reconvergence pessimism     |        |             |            |            |             | 0.000  | 9.969           |
|                                   |        |             |            |            |             |        |                 |
| path cell delay                   |        |             |            |            |             |        | 0.607(100.000%) |
| path net delay                    |        |             |            |            |             |        | 0.000(0.000%)   |
|                                   |        |             |            |            |             |        |                 |
| data require time                 |        |             |            |            |             |        | 9.969           |
| data arrival time                 |        |             |            |            |             |        | 0.607           |
| slack (MET)                       |        |             |            |            |             |        | 9.362           |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                             | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_0983_:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_0983_:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| u_ps2_keyboard/r_ptr[0] (net)     | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0782_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| u_ps2_keyboard/_0782_:Z (BUF_X1)  |        | 0.051       | 0.000      | 0.057      |             | 0.090  | 0.167f          |
| u_ps2_keyboard/_0433_ (net)       | 28     |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0544_:S (MUX2_X1) |        | 0.002       | 0.000      | 0.057      |             | 0.000  | 0.167f          |
| u_ps2_keyboard/_0544_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.066  | 0.233f          |
| u_ps2_keyboard/_0284_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0545_:B (MUX2_X1) |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.233f          |
| u_ps2_keyboard/_0545_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.057  | 0.290f          |
| u_ps2_keyboard/_0285_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0549_:A (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.290f          |
| u_ps2_keyboard/_0549_:Z (MUX2_X1) |        | 0.001       | 0.000      | 0.009      |             | 0.056  | 0.346f          |
| u_ps2_keyboard/_0440_ (net)       | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_0809_:A (BUF_X1)  |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.346f          |
| u_ps2_keyboard/_0809_:Z (BUF_X1)  |        | 0.001       | 0.000      | 0.005      |             | 0.025  | 0.371f          |
| scan_code[2] (net)                | 1      |             |            |            | 0.000       |        |                 |
| _217_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.371f          |
| _217_:Z (BUF_X1)                  |        | 0.007       | 0.000      | 0.011      |             | 0.033  | 0.404f          |
| _117_ (net)                       | 2      |             |            |            | 0.000       |        |                 |
| _145_:A4 (NOR4_X4)                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.404f          |
| _145_:ZN (NOR4_X4)                |        | 0.005       | 0.000      | 0.041      |             | 0.078  | 0.482r          |
| _087_ (net)                       | 3      |             |            |            | 0.000       |        |                 |
| _146_:A3 (NAND4_X1)               |        | 0.002       | 0.000      | 0.041      |             | 0.000  | 0.482r          |
| _146_:ZN (NAND4_X1)               |        | 0.001       | 0.000      | 0.020      |             | 0.037  | 0.519f          |
| _088_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _148_:A1 (OAI22_X1)               |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.519f          |
| _148_:ZN (OAI22_X1)               |        | 0.001       | 0.000      | 0.026      |             | 0.028  | 0.547r          |
| _046_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _224_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.026      |             | 0.000  | 0.547r          |
| _224_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.028  | 0.575r          |
| _017_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| _270_:D (DFF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.575r          |
|                                   |        |             |            |            |             |        |                 |
| clk (port)                        |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                   | 108    |             |            |            | NA          |        |                 |
| _270_:CK (DFF_X1)                 |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)      |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)       |        |             |            |            |             | 0.000  | 10.000          |
| _270_:CK (DFF_X1)                 |        |             |            |            |             |        | 10.000r         |
| library setup time                |        |             |            |            |             | -0.031 | 9.969           |
| clock reconvergence pessimism     |        |             |            |            |             | 0.000  | 9.969           |
|                                   |        |             |            |            |             |        |                 |
| path cell delay                   |        |             |            |            |             |        | 0.575(100.000%) |
| path net delay                    |        |             |            |            |             |        | 0.000(0.000%)   |
|                                   |        |             |            |            |             |        |                 |
| data require time                 |        |             |            |            |             |        | 9.969           |
| data arrival time                 |        |             |            |            |             |        | 0.575           |
| slack (MET)                       |        |             |            |            |             |        | 9.394           |
+-----------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_1062_:Q (DFF_X1)     |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u_ps2_keyboard/ps2_clk_sync[1] (net) | 2      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_1063_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1063_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1063_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | 0.002           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 0.002           |
| data arrival time                    |        |             |            |            |             |        | 0.079           |
| slack (MET)                          |        |             |            |            |             |        | 0.078           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_1061_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u_ps2_keyboard/ps2_clk_sync[0] (net) | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_1062_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | 0.002           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 0.002           |
| data arrival time                    |        |             |            |            |             |        | 0.079           |
| slack (MET)                          |        |             |            |            |             |        | 0.078           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_ps2_keyboard/_1061_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| u_ps2_keyboard/ps2_clk_sync[0] (net) | 1      |             |            |            | 0.000       |        |                 |
| u_ps2_keyboard/_1062_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.103       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 108    |             |            |            | NA          |        |                 |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| u_ps2_keyboard/_1062_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | 0.006  | 0.006           |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | 0.006           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.086(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 0.006           |
| data arrival time                    |        |             |            |            |             |        | 0.086           |
| slack (MET)                          |        |             |            |            |             |        | 0.080           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
