==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:3: error: multiple conversions from switch condition type 'sc_out<int>' to an integral or enumeration type
  switch(current_state){
  ^      ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:3: error: multiple conversions from switch condition type 'sc_out<int>' to an integral or enumeration type
  switch(current_state){
  ^      ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:8: error: no viable conversion from 'sc_out<int>' to 'STATE'
 STATE _currentState = current_state;
       ^               ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: candidate function
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: candidate function
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:8: error: no viable conversion from 'sc_out<int>' to 'STATE'
 STATE _currentState = current_state;
       ^               ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: candidate function
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: candidate function
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:8: error: cannot initialize a variable of type 'STATE' with an rvalue of type 'data_type' (aka 'int')
 STATE _currentState = current_state.read();
       ^               ~~~~~~~~~~~~~~~~~~~~
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:33:8: error: cannot initialize a variable of type 'STATE' with an rvalue of type 'data_type' (aka 'int')
 STATE _currentState = current_state.read();
       ^               ~~~~~~~~~~~~~~~~~~~~
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:34:3: error: multiple conversions from switch condition type 'sc_out<int>' to an integral or enumeration type
  switch(current_state){
  ^      ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
../Proyecto1/StateMachine/StateMachine.cpp:34:3: error: multiple conversions from switch condition type 'sc_out<int>' to an integral or enumeration type
  switch(current_state){
  ^      ~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:422:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type& () const {
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:425:9: note: conversion to integral type 'const data_type' (aka 'const int')
        operator const data_type () { return this->read(); }
        ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:423:20: error: const_cast to '_ap_sc_::sc_core::sc_inout<int>', which is not a reference, pointer-to-object, or pointer-to-data-member
            return const_cast<sc_inout>(this)->read();
                   ^~~~~~~~~~~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:419:101: note: in instantiation of member function '_ap_sc_::sc_core::sc_inout<int>::operator const int &' requested here
        inline __attribute__((always_inline)) void operator = ( const _T2& v) { Base::m_if.write(_T(v)); }
                                                                                                    ^
../Proyecto1/StateMachine/StateMachine.cpp:90:17: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_inout<int>::operator=<_ap_sc_::sc_core::sc_out<int> >' requested here
  current_state = next_state;
                ^
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:423:20: warning: returning reference to local temporary object [-Wreturn-stack-address]
            return const_cast<sc_inout>(this)->read();
                   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:423:20: error: const_cast to '_ap_sc_::sc_core::sc_inout<int>', which is not a reference, pointer-to-object, or pointer-to-data-member
            return const_cast<sc_inout>(this)->read();
                   ^~~~~~~~~~~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:419:101: note: in instantiation of member function '_ap_sc_::sc_core::sc_inout<int>::operator const int &' requested here
        inline __attribute__((always_inline)) void operator = ( const _T2& v) { Base::m_if.write(_T(v)); }
                                                                                                    ^
../Proyecto1/StateMachine/StateMachine.cpp:90:17: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_inout<int>::operator=<_ap_sc_::sc_core::sc_out<int> >' requested here
  current_state = next_state;
                ^
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:423:20: warning: returning reference to local temporary object [-Wreturn-stack-address]
            return const_cast<sc_inout>(this)->read();
                   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../Proyecto1/StateMachine/StateMachine.cpp' ... 
WARNING: [HLS 200-40] In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../Proyecto1/StateMachine/StateMachine.cpp:1:
In file included from ../Proyecto1/StateMachine/StateMachine.cpp:7:
In file included from ../Proyecto1/StateMachine/StateMachine.h:6:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_systemc.h:51:
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:193:15: error: no viable conversion from 'const _ap_sc_::sc_core::sc_signal_inout_if<int>' to 'int'
            T v = v2;
              ^   ~~
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:187:13: note: in instantiation of function template specialization '_ap_sc_::sc_core::sc_signal_inout_if<int>::write<_ap_sc_::sc_core::sc_signal_inout_if<int> >' requested here
            write(v);
            ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:268:11: note: in instantiation of member function '_ap_sc_::sc_core::sc_signal_inout_if<int>::operator=' requested here
    class sc_port_b : public sc_port_base {
          ^
/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc/ap_sc_core.h:174:9: note: candidate function not viable: 'this' argument has type 'const _ap_sc_::sc_core::sc_signal_inout_if<int>', but method is not marked const
        operator const T () { return this->read(); }
        ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

