# Microsemi Corp.
# Date: 2023-Oct-17 19:38:26
# This file was generated based on the following SDC source files:
#   X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project2/Module1/SmartTimeTutorial/Shift32/Shift32/constraint/user.sdc
#

create_clock -name {CLK} -period 1.66667 -waveform {0 0.833329 } [ get_ports { CLK } ]
