// Seed: 1540908620
module module_0 ();
  logic id_1;
  wire  id_2;
  wire  id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    output tri0  id_0,
    output tri   id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri0  id_4,
    output wire  id_5,
    input  uwire id_6,
    output tri0  id_7,
    output tri   id_8,
    input  tri0  id_9,
    output wand  id_10,
    output tri0  id_11,
    input  tri1  id_12,
    output wand  id_13,
    input  tri0  id_14,
    input  wire  id_15,
    input  wand  id_16,
    output wire  id_17,
    input  tri1  id_18
);
  logic [-1 : 1] id_20 = -1'h0, id_21;
  module_0 modCall_1 ();
endmodule
