{"module_name": ["alu"], "inputs": ["in"], "output": ["ou"], "wireorreg": ["wire"], "wireorregname": ["name"]}