// Seed: 4038979580
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4
);
  wire id_6;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    output supply0 id_6,
    output uwire id_7
);
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_10, id_11;
  wire id_12;
  import id_13::*;
  assign id_8[-1'b0] = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  module_2 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_9,
      id_4,
      id_13,
      id_6
  );
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  assign id_13[""] = 1;
endmodule
