// Seed: 3935044122
module module_0 (
    output logic id_0,
    output logic id_1,
    input reg id_2,
    input id_3
);
  logic id_4;
  type_10(
      id_0, 1, 1
  );
  reg id_5 = id_2;
  always @(*) id_5 <= "";
endmodule
