`timescale 1ns/1ps

module {{ module_name }}_tb;
    reg clk, rst;

    // DUT Instantiation
    {{ module_name }} uut (
        .clk(clk),
        .rst(rst)
    );

    always #5 clk = ~clk;

    initial begin
        $dumpfile("{{ module_name }}.vcd");
        $dumpvars(0, {{ module_name }}_tb);

        clk = 0; rst = 1;
        #10 rst = 0;

        #100 $finish;
    end
endmodule