"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7988],{7597:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>c,contentTitle:()=>i,default:()=>l,frontMatter:()=>a,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"layout/route","title":"Route (add tracks)","description":"","source":"@site/docs/04_layout/5_route.md","sourceDirName":"04_layout","slug":"/layout/route","permalink":"/PCB-Design-with-KiCad/docs/layout/route","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/docs/04_layout/5_route.md","tags":[],"version":"current","sidebarPosition":5,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Component placement","permalink":"/PCB-Design-with-KiCad/docs/layout/component-placement"},"next":{"title":"Refine the outline","permalink":"/PCB-Design-with-KiCad/docs/layout/refine-outline"}}');var r=n(4848),s=n(8453);const a={},i="Route (add tracks)",c={},u=[];function d(t){const e={h1:"h1",header:"header",...(0,s.R)(),...t.components};return(0,r.jsx)(e.header,{children:(0,r.jsx)(e.h1,{id:"route-add-tracks",children:"Route (add tracks)"})})}function l(t={}){const{wrapper:e}={...(0,s.R)(),...t.components};return e?(0,r.jsx)(e,{...t,children:(0,r.jsx)(d,{...t})}):d(t)}},8453:(t,e,n)=>{n.d(e,{R:()=>a,x:()=>i});var o=n(6540);const r={},s=o.createContext(r);function a(t){const e=o.useContext(s);return o.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function i(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(r):t.components||r:a(t.components),o.createElement(s.Provider,{value:e},t.children)}}}]);