-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/IEEE_8021513_TX_src_h_crc.vhd
-- Created: 2024-11-21 09:59:25
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_TX_src_h_crc
-- Source Path: HDLTx/full_tx/header_full/h_crc
-- Hierarchy Level: 2
-- Model version: 4.222
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_TX_src_h_crc IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        data_in                           :   IN    std_logic;
        ctrl_in_start                     :   IN    std_logic;
        ctrl_in_end                       :   IN    std_logic;
        ctrl_in_valid                     :   IN    std_logic;
        data_out                          :   OUT   std_logic;
        ctrl_out_start                    :   OUT   std_logic;
        ctrl_out_end                      :   OUT   std_logic;
        ctrl_out_valid                    :   OUT   std_logic
        );
END IEEE_8021513_TX_src_h_crc;


ARCHITECTURE rtl OF IEEE_8021513_TX_src_h_crc IS

  -- Component Declarations
  COMPONENT IEEE_8021513_TX_src_General_CRC_Generator_HDL_Optimized
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn                          :   IN    std_logic;
          startIn                         :   IN    std_logic;
          endIn                           :   IN    std_logic;
          validIn                         :   IN    std_logic;
          dataOut                         :   OUT   std_logic;
          startOut                        :   OUT   std_logic;
          endOut                          :   OUT   std_logic;
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_TX_src_Sample_Control_Bus_Creator_block
    PORT( In1                             :   IN    std_logic;
          In2                             :   IN    std_logic;
          In3                             :   IN    std_logic;
          Out1_start                      :   OUT   std_logic;
          Out1_end                        :   OUT   std_logic;
          Out1_valid                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : IEEE_8021513_TX_src_General_CRC_Generator_HDL_Optimized
    USE ENTITY work.IEEE_8021513_TX_src_General_CRC_Generator_HDL_Optimized(rtl);

  FOR ALL : IEEE_8021513_TX_src_Sample_Control_Bus_Creator_block
    USE ENTITY work.IEEE_8021513_TX_src_Sample_Control_Bus_Creator_block(rtl);

  -- Signals
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Delay3_out1_start                : std_logic;
  SIGNAL start                            : std_logic;
  SIGNAL Delay3_out1_end                  : std_logic;
  SIGNAL end_rsvd                         : std_logic;
  SIGNAL Delay3_out1_valid                : std_logic;
  SIGNAL valid                            : std_logic;
  SIGNAL General_CRC_Generator_HDL_Optimized_out1 : std_logic;
  SIGNAL General_CRC_Generator_HDL_Optimized_out2 : std_logic;
  SIGNAL General_CRC_Generator_HDL_Optimized_out3 : std_logic;
  SIGNAL General_CRC_Generator_HDL_Optimized_out4 : std_logic;
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_start : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_end : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_valid : std_logic;
  SIGNAL Delay1_out1_start                : std_logic;
  SIGNAL Delay1_out1_end                  : std_logic;
  SIGNAL Delay1_out1_valid                : std_logic;

BEGIN
  u_General_CRC_Generator_HDL_Optimized : IEEE_8021513_TX_src_General_CRC_Generator_HDL_Optimized
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn => Delay2_out1,
              startIn => start,
              endIn => end_rsvd,
              validIn => valid,
              dataOut => General_CRC_Generator_HDL_Optimized_out1,
              startOut => General_CRC_Generator_HDL_Optimized_out2,
              endOut => General_CRC_Generator_HDL_Optimized_out3,
              validOut => General_CRC_Generator_HDL_Optimized_out4
              );

  u_Sample_Control_Bus_Creator : IEEE_8021513_TX_src_Sample_Control_Bus_Creator_block
    PORT MAP( In1 => General_CRC_Generator_HDL_Optimized_out2,
              In2 => General_CRC_Generator_HDL_Optimized_out3,
              In3 => General_CRC_Generator_HDL_Optimized_out4,
              Out1_start => Sample_Control_Bus_Creator_out1_start,
              Out1_end => Sample_Control_Bus_Creator_out1_end,
              Out1_valid => Sample_Control_Bus_Creator_out1_valid
              );

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay2_out1 <= data_in;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  c_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1_start <= '0';
      ELSIF enb = '1' THEN
        Delay3_out1_start <= ctrl_in_start;
      END IF;
    END IF;
  END PROCESS c_process;


  start <= Delay3_out1_start;

  c_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1_end <= '0';
      ELSIF enb = '1' THEN
        Delay3_out1_end <= ctrl_in_end;
      END IF;
    END IF;
  END PROCESS c_1_process;


  end_rsvd <= Delay3_out1_end;

  c_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1_valid <= '0';
      ELSIF enb = '1' THEN
        Delay3_out1_valid <= ctrl_in_valid;
      END IF;
    END IF;
  END PROCESS c_2_process;


  valid <= Delay3_out1_valid;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay_out1 <= General_CRC_Generator_HDL_Optimized_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  c_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_start <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1_start <= Sample_Control_Bus_Creator_out1_start;
      END IF;
    END IF;
  END PROCESS c_3_process;


  c_4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_end <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1_end <= Sample_Control_Bus_Creator_out1_end;
      END IF;
    END IF;
  END PROCESS c_4_process;


  c_5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_valid <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1_valid <= Sample_Control_Bus_Creator_out1_valid;
      END IF;
    END IF;
  END PROCESS c_5_process;


  data_out <= Delay_out1;

  ctrl_out_start <= Delay1_out1_start;

  ctrl_out_end <= Delay1_out1_end;

  ctrl_out_valid <= Delay1_out1_valid;

END rtl;

