// Seed: 2563530820
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input tri1 sample,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8
);
  logic module_0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    output supply1 id_5
);
  logic [-1 : 1] id_7;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_1
  );
  logic [1 : 1] id_8;
  assign id_8[1+:-1] = id_7;
  logic id_9;
  ;
endmodule
