#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2CS_I2C_Prim */
#define I2CS_I2C_Prim__ADR CYREG_I2C_ADR
#define I2CS_I2C_Prim__CFG CYREG_I2C_CFG
#define I2CS_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CS_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CS_I2C_Prim__CSR CYREG_I2C_CSR
#define I2CS_I2C_Prim__D CYREG_I2C_D
#define I2CS_I2C_Prim__MCSR CYREG_I2C_MCSR
#define I2CS_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CS_I2C_Prim__PM_ACT_MSK 0x04u
#define I2CS_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CS_I2C_Prim__PM_STBY_MSK 0x04u
#define I2CS_I2C_Prim__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CS_I2C_Prim__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CS_I2C_Prim__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CS_I2C_Prim__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CS_I2C_Prim__XCFG CYREG_I2C_XCFG

/* I2CS_isr */
#define I2CS_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CS_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CS_isr__INTC_MASK 0x8000u
#define I2CS_isr__INTC_NUMBER 15u
#define I2CS_isr__INTC_PRIOR_NUM 7u
#define I2CS_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CS_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CS_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWMB1_PWMUDB */
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWMB1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMB1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMB1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWMB1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWMB1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMB1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWMB1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMB1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMB1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMB1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMB1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMB1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWMB1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWMB1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWMB1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWMB1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PWMB1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB03_F1

/* PWMB2_PWMUDB */
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWMB2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMB2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMB2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWMB2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define PWMB2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMB2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWMB2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMB2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMB2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMB2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMB2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMB2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWMB2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWMB2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWMB2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWMB2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWMB2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1

/* PWMF1_PWMUDB */
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWMF1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMF1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMF1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWMF1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWMF1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMF1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWMF1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMF1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMF1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMF1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMF1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMF1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWMF1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWMF1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWMF1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWMF1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWMF1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWMF1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWMF1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWMF1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWMF1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWMF1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* PWMF2_PWMUDB */
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWMF2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMF2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMF2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWMF2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWMF2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMF2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWMF2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMF2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMF2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMF2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMF2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMF2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWMF2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWMF2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWMF2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWMF2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PWMF2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PWMF2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB07_A0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB07_A1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB07_D0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB07_D1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWMF2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB07_F0
#define PWMF2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB07_F1
#define PWMF2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWMF2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWMSB_PWMUDB */
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWMSB_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMSB_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMSB_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMSB_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWMSB_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMSB_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWMSB_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMSB_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMSB_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMSB_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMSB_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMSB_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWMSB_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMSB_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMSB_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMSB_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWMSB_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWMSB_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMSB_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWMSB_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWMSB_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMSB_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL

/* PWMSF_PWMUDB */
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWMSF_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMSF_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMSF_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWMSF_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWMSF_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMSF_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWMSF_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMSF_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMSF_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMSF_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMSF_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMSF_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWMSF_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWMSF_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWMSF_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWMSF_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWMSF_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWMSF_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWMSF_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWMSF_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWMSF_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWMSF_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_1__0__MASK 0x10u
#define Pin_1__0__PC CYREG_PRT12_PC4
#define Pin_1__0__PORT 12u
#define Pin_1__0__SHIFT 4u
#define Pin_1__1__INTTYPE CYREG_PICU12_INTTYPE5
#define Pin_1__1__MASK 0x20u
#define Pin_1__1__PC CYREG_PRT12_PC5
#define Pin_1__1__PORT 12u
#define Pin_1__1__SHIFT 5u
#define Pin_1__AG CYREG_PRT12_AG
#define Pin_1__BIE CYREG_PRT12_BIE
#define Pin_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_1__BYP CYREG_PRT12_BYP
#define Pin_1__DM0 CYREG_PRT12_DM0
#define Pin_1__DM1 CYREG_PRT12_DM1
#define Pin_1__DM2 CYREG_PRT12_DM2
#define Pin_1__DR CYREG_PRT12_DR
#define Pin_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_1__MASK 0x30u
#define Pin_1__PORT 12u
#define Pin_1__PRT CYREG_PRT12_PRT
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_1__PS CYREG_PRT12_PS
#define Pin_1__scl__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_1__scl__MASK 0x10u
#define Pin_1__scl__PC CYREG_PRT12_PC4
#define Pin_1__scl__PORT 12u
#define Pin_1__scl__SHIFT 4u
#define Pin_1__sda__INTTYPE CYREG_PICU12_INTTYPE5
#define Pin_1__sda__MASK 0x20u
#define Pin_1__sda__PC CYREG_PRT12_PC5
#define Pin_1__sda__PORT 12u
#define Pin_1__sda__SHIFT 5u
#define Pin_1__SHIFT 4u
#define Pin_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_1__SLW CYREG_PRT12_SLW

/* stepB */
#define stepB__0__INTTYPE CYREG_PICU2_INTTYPE3
#define stepB__0__MASK 0x08u
#define stepB__0__PC CYREG_PRT2_PC3
#define stepB__0__PORT 2u
#define stepB__0__SHIFT 3u
#define stepB__AG CYREG_PRT2_AG
#define stepB__AMUX CYREG_PRT2_AMUX
#define stepB__BIE CYREG_PRT2_BIE
#define stepB__BIT_MASK CYREG_PRT2_BIT_MASK
#define stepB__BYP CYREG_PRT2_BYP
#define stepB__CTL CYREG_PRT2_CTL
#define stepB__DM0 CYREG_PRT2_DM0
#define stepB__DM1 CYREG_PRT2_DM1
#define stepB__DM2 CYREG_PRT2_DM2
#define stepB__DR CYREG_PRT2_DR
#define stepB__INP_DIS CYREG_PRT2_INP_DIS
#define stepB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define stepB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define stepB__LCD_EN CYREG_PRT2_LCD_EN
#define stepB__MASK 0x08u
#define stepB__PORT 2u
#define stepB__PRT CYREG_PRT2_PRT
#define stepB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define stepB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define stepB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define stepB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define stepB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define stepB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define stepB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define stepB__PS CYREG_PRT2_PS
#define stepB__SHIFT 3u
#define stepB__SLW CYREG_PRT2_SLW

/* stepF */
#define stepF__0__INTTYPE CYREG_PICU0_INTTYPE0
#define stepF__0__MASK 0x01u
#define stepF__0__PC CYREG_PRT0_PC0
#define stepF__0__PORT 0u
#define stepF__0__SHIFT 0u
#define stepF__AG CYREG_PRT0_AG
#define stepF__AMUX CYREG_PRT0_AMUX
#define stepF__BIE CYREG_PRT0_BIE
#define stepF__BIT_MASK CYREG_PRT0_BIT_MASK
#define stepF__BYP CYREG_PRT0_BYP
#define stepF__CTL CYREG_PRT0_CTL
#define stepF__DM0 CYREG_PRT0_DM0
#define stepF__DM1 CYREG_PRT0_DM1
#define stepF__DM2 CYREG_PRT0_DM2
#define stepF__DR CYREG_PRT0_DR
#define stepF__INP_DIS CYREG_PRT0_INP_DIS
#define stepF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define stepF__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define stepF__LCD_EN CYREG_PRT0_LCD_EN
#define stepF__MASK 0x01u
#define stepF__PORT 0u
#define stepF__PRT CYREG_PRT0_PRT
#define stepF__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define stepF__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define stepF__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define stepF__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define stepF__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define stepF__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define stepF__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define stepF__PS CYREG_PRT0_PS
#define stepF__SHIFT 0u
#define stepF__SLW CYREG_PRT0_SLW

/* MicroB */
#define MicroB__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MicroB__0__MASK 0x02u
#define MicroB__0__PC CYREG_PRT2_PC1
#define MicroB__0__PORT 2u
#define MicroB__0__SHIFT 1u
#define MicroB__AG CYREG_PRT2_AG
#define MicroB__AMUX CYREG_PRT2_AMUX
#define MicroB__BIE CYREG_PRT2_BIE
#define MicroB__BIT_MASK CYREG_PRT2_BIT_MASK
#define MicroB__BYP CYREG_PRT2_BYP
#define MicroB__CTL CYREG_PRT2_CTL
#define MicroB__DM0 CYREG_PRT2_DM0
#define MicroB__DM1 CYREG_PRT2_DM1
#define MicroB__DM2 CYREG_PRT2_DM2
#define MicroB__DR CYREG_PRT2_DR
#define MicroB__INP_DIS CYREG_PRT2_INP_DIS
#define MicroB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MicroB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MicroB__LCD_EN CYREG_PRT2_LCD_EN
#define MicroB__MASK 0x02u
#define MicroB__PORT 2u
#define MicroB__PRT CYREG_PRT2_PRT
#define MicroB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MicroB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MicroB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MicroB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MicroB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MicroB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MicroB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MicroB__PS CYREG_PRT2_PS
#define MicroB__SHIFT 1u
#define MicroB__SLW CYREG_PRT2_SLW

/* MicroF */
#define MicroF__0__INTTYPE CYREG_PICU2_INTTYPE0
#define MicroF__0__MASK 0x01u
#define MicroF__0__PC CYREG_PRT2_PC0
#define MicroF__0__PORT 2u
#define MicroF__0__SHIFT 0u
#define MicroF__AG CYREG_PRT2_AG
#define MicroF__AMUX CYREG_PRT2_AMUX
#define MicroF__BIE CYREG_PRT2_BIE
#define MicroF__BIT_MASK CYREG_PRT2_BIT_MASK
#define MicroF__BYP CYREG_PRT2_BYP
#define MicroF__CTL CYREG_PRT2_CTL
#define MicroF__DM0 CYREG_PRT2_DM0
#define MicroF__DM1 CYREG_PRT2_DM1
#define MicroF__DM2 CYREG_PRT2_DM2
#define MicroF__DR CYREG_PRT2_DR
#define MicroF__INP_DIS CYREG_PRT2_INP_DIS
#define MicroF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MicroF__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MicroF__LCD_EN CYREG_PRT2_LCD_EN
#define MicroF__MASK 0x01u
#define MicroF__PORT 2u
#define MicroF__PRT CYREG_PRT2_PRT
#define MicroF__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MicroF__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MicroF__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MicroF__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MicroF__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MicroF__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MicroF__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MicroF__PS CYREG_PRT2_PS
#define MicroF__SHIFT 0u
#define MicroF__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x01u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x02u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x02u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x02u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x04u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x04u

/* CounterB_CounterUDB */
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define CounterB_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define CounterB_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define CounterB_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define CounterB_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define CounterB_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define CounterB_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define CounterB_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CounterB_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define CounterB_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define CounterB_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define CounterB_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define CounterB_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define CounterB_CounterUDB_sSTSReg_stsreg__0__POS 0
#define CounterB_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define CounterB_CounterUDB_sSTSReg_stsreg__1__POS 1
#define CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define CounterB_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define CounterB_CounterUDB_sSTSReg_stsreg__2__POS 2
#define CounterB_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define CounterB_CounterUDB_sSTSReg_stsreg__3__POS 3
#define CounterB_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define CounterB_CounterUDB_sSTSReg_stsreg__5__POS 5
#define CounterB_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define CounterB_CounterUDB_sSTSReg_stsreg__6__POS 6
#define CounterB_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define CounterB_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define CounterB_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define CounterB_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define CounterB_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB00_ST

/* CounterF_CounterUDB */
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define CounterF_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define CounterF_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB05_A0
#define CounterF_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB05_A1
#define CounterF_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define CounterF_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB05_D0
#define CounterF_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB05_D1
#define CounterF_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CounterF_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define CounterF_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB05_F0
#define CounterF_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB05_F1
#define CounterF_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define CounterF_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define CounterF_CounterUDB_sSTSReg_stsreg__0__POS 0
#define CounterF_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define CounterF_CounterUDB_sSTSReg_stsreg__1__POS 1
#define CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define CounterF_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define CounterF_CounterUDB_sSTSReg_stsreg__2__POS 2
#define CounterF_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define CounterF_CounterUDB_sSTSReg_stsreg__3__POS 3
#define CounterF_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define CounterF_CounterUDB_sSTSReg_stsreg__5__POS 5
#define CounterF_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define CounterF_CounterUDB_sSTSReg_stsreg__6__POS 6
#define CounterF_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define CounterF_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define CounterF_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CounterF_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define CounterF_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* Dir_stepB */
#define Dir_stepB__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Dir_stepB__0__MASK 0x04u
#define Dir_stepB__0__PC CYREG_PRT2_PC2
#define Dir_stepB__0__PORT 2u
#define Dir_stepB__0__SHIFT 2u
#define Dir_stepB__AG CYREG_PRT2_AG
#define Dir_stepB__AMUX CYREG_PRT2_AMUX
#define Dir_stepB__BIE CYREG_PRT2_BIE
#define Dir_stepB__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dir_stepB__BYP CYREG_PRT2_BYP
#define Dir_stepB__CTL CYREG_PRT2_CTL
#define Dir_stepB__DM0 CYREG_PRT2_DM0
#define Dir_stepB__DM1 CYREG_PRT2_DM1
#define Dir_stepB__DM2 CYREG_PRT2_DM2
#define Dir_stepB__DR CYREG_PRT2_DR
#define Dir_stepB__INP_DIS CYREG_PRT2_INP_DIS
#define Dir_stepB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dir_stepB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dir_stepB__LCD_EN CYREG_PRT2_LCD_EN
#define Dir_stepB__MASK 0x04u
#define Dir_stepB__PORT 2u
#define Dir_stepB__PRT CYREG_PRT2_PRT
#define Dir_stepB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dir_stepB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dir_stepB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dir_stepB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dir_stepB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dir_stepB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dir_stepB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dir_stepB__PS CYREG_PRT2_PS
#define Dir_stepB__SHIFT 2u
#define Dir_stepB__SLW CYREG_PRT2_SLW

/* Dir_stepF */
#define Dir_stepF__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Dir_stepF__0__MASK 0x02u
#define Dir_stepF__0__PC CYREG_PRT0_PC1
#define Dir_stepF__0__PORT 0u
#define Dir_stepF__0__SHIFT 1u
#define Dir_stepF__AG CYREG_PRT0_AG
#define Dir_stepF__AMUX CYREG_PRT0_AMUX
#define Dir_stepF__BIE CYREG_PRT0_BIE
#define Dir_stepF__BIT_MASK CYREG_PRT0_BIT_MASK
#define Dir_stepF__BYP CYREG_PRT0_BYP
#define Dir_stepF__CTL CYREG_PRT0_CTL
#define Dir_stepF__DM0 CYREG_PRT0_DM0
#define Dir_stepF__DM1 CYREG_PRT0_DM1
#define Dir_stepF__DM2 CYREG_PRT0_DM2
#define Dir_stepF__DR CYREG_PRT0_DR
#define Dir_stepF__INP_DIS CYREG_PRT0_INP_DIS
#define Dir_stepF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Dir_stepF__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Dir_stepF__LCD_EN CYREG_PRT0_LCD_EN
#define Dir_stepF__MASK 0x02u
#define Dir_stepF__PORT 0u
#define Dir_stepF__PRT CYREG_PRT0_PRT
#define Dir_stepF__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Dir_stepF__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Dir_stepF__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Dir_stepF__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Dir_stepF__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Dir_stepF__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Dir_stepF__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Dir_stepF__PS CYREG_PRT0_PS
#define Dir_stepF__SHIFT 1u
#define Dir_stepF__SLW CYREG_PRT0_SLW

/* SpeedForW */
#define SpeedForW__0__INTTYPE CYREG_PICU3_INTTYPE6
#define SpeedForW__0__MASK 0x40u
#define SpeedForW__0__PC CYREG_PRT3_PC6
#define SpeedForW__0__PORT 3u
#define SpeedForW__0__SHIFT 6u
#define SpeedForW__AG CYREG_PRT3_AG
#define SpeedForW__AMUX CYREG_PRT3_AMUX
#define SpeedForW__BIE CYREG_PRT3_BIE
#define SpeedForW__BIT_MASK CYREG_PRT3_BIT_MASK
#define SpeedForW__BYP CYREG_PRT3_BYP
#define SpeedForW__CTL CYREG_PRT3_CTL
#define SpeedForW__DM0 CYREG_PRT3_DM0
#define SpeedForW__DM1 CYREG_PRT3_DM1
#define SpeedForW__DM2 CYREG_PRT3_DM2
#define SpeedForW__DR CYREG_PRT3_DR
#define SpeedForW__INP_DIS CYREG_PRT3_INP_DIS
#define SpeedForW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SpeedForW__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SpeedForW__LCD_EN CYREG_PRT3_LCD_EN
#define SpeedForW__MASK 0x40u
#define SpeedForW__PORT 3u
#define SpeedForW__PRT CYREG_PRT3_PRT
#define SpeedForW__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SpeedForW__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SpeedForW__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SpeedForW__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SpeedForW__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SpeedForW__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SpeedForW__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SpeedForW__PS CYREG_PRT3_PS
#define SpeedForW__SHIFT 6u
#define SpeedForW__SLW CYREG_PRT3_SLW

/* SpeedBackW */
#define SpeedBackW__0__INTTYPE CYREG_PICU3_INTTYPE7
#define SpeedBackW__0__MASK 0x80u
#define SpeedBackW__0__PC CYREG_PRT3_PC7
#define SpeedBackW__0__PORT 3u
#define SpeedBackW__0__SHIFT 7u
#define SpeedBackW__AG CYREG_PRT3_AG
#define SpeedBackW__AMUX CYREG_PRT3_AMUX
#define SpeedBackW__BIE CYREG_PRT3_BIE
#define SpeedBackW__BIT_MASK CYREG_PRT3_BIT_MASK
#define SpeedBackW__BYP CYREG_PRT3_BYP
#define SpeedBackW__CTL CYREG_PRT3_CTL
#define SpeedBackW__DM0 CYREG_PRT3_DM0
#define SpeedBackW__DM1 CYREG_PRT3_DM1
#define SpeedBackW__DM2 CYREG_PRT3_DM2
#define SpeedBackW__DR CYREG_PRT3_DR
#define SpeedBackW__INP_DIS CYREG_PRT3_INP_DIS
#define SpeedBackW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SpeedBackW__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SpeedBackW__LCD_EN CYREG_PRT3_LCD_EN
#define SpeedBackW__MASK 0x80u
#define SpeedBackW__PORT 3u
#define SpeedBackW__PRT CYREG_PRT3_PRT
#define SpeedBackW__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SpeedBackW__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SpeedBackW__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SpeedBackW__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SpeedBackW__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SpeedBackW__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SpeedBackW__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SpeedBackW__PS CYREG_PRT3_PS
#define SpeedBackW__SHIFT 7u
#define SpeedBackW__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "version_01"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
