

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11'
================================================================
* Date:           Wed Dec 14 18:56:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        krnl_helm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.44 ns|  3.169 ns|     1.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14698|    14698|  65.318 us|  65.318 us|  14698|  14698|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11  |    14696|    14696|        67|         11|          1|  1331|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      512|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      131|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      589|    -|
|Register             |        -|     -|     3233|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     3233|     1488|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U81   |mul_4ns_5ns_7_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U82   |mul_4ns_5ns_7_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U83   |mul_4ns_5ns_7_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_8ns_11_1_1_U79  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    |mul_4ns_8ns_11_1_1_U80  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 131|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_4ns_11ns_11_4_1_U84  |mac_muladd_4ns_4ns_11ns_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_4ns_7ns_7ns_11_4_1_U85   |mac_muladd_4ns_7ns_7ns_11_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln25_10_fu_763_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln25_11_fu_516_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln25_1_fu_574_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln25_2_fu_593_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_3_fu_648_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_4_fu_668_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln25_5_fu_688_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln25_6_fu_708_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln25_7_fu_728_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln25_8_fu_748_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln25_9_fu_758_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln25_fu_569_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln26_1_fu_778_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln26_fu_478_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln27_fu_455_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln29_1_fu_628_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln32_10_fu_823_p2    |         +|   0|  0|  18|          11|           4|
    |add_ln32_1_fu_638_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln32_2_fu_658_p2     |         +|   0|  0|  18|          11|           2|
    |add_ln32_3_fu_678_p2     |         +|   0|  0|  18|          11|           2|
    |add_ln32_4_fu_698_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln32_5_fu_718_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln32_6_fu_738_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln32_7_fu_768_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln32_8_fu_799_p2     |         +|   0|  0|  18|          11|           4|
    |add_ln32_9_fu_813_p2     |         +|   0|  0|  18|          11|           4|
    |and_ln25_fu_431_p2       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |icmp_ln25_fu_401_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln26_fu_413_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln27_fu_425_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln26_fu_437_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln25_1_fu_522_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln25_3_fu_533_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln25_4_fu_603_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln25_5_fu_472_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln25_fu_466_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln26_1_fu_618_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln26_2_fu_494_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln26_3_fu_501_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln26_4_fu_783_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_443_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_419_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 512|         261|         139|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |S_buf_address0                           |  65|         12|    7|         84|
    |ap_NS_fsm                                |  65|         12|    1|         12|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_c2                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_c3_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten106_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten143_load  |   9|          2|   11|         22|
    |c1_fu_118                                |   9|          2|    4|          8|
    |c2_2_fu_110                              |   9|          2|    4|          8|
    |c3_fu_106                                |   9|          2|    4|          8|
    |grp_fu_325_p0                            |  37|          7|   64|        448|
    |grp_fu_325_p1                            |  65|         12|   64|        768|
    |grp_fu_330_p0                            |  65|         12|   64|        768|
    |grp_fu_330_p1                            |  65|         12|   64|        768|
    |indvar_flatten106_fu_114                 |   9|          2|    8|         16|
    |indvar_flatten143_fu_122                 |   9|          2|   11|         22|
    |t0_address0                              |  65|         12|   11|        132|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 589|        115|  342|       3114|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |S_buf_load_22_reg_979              |  64|   0|   64|          0|
    |S_buf_load_23_reg_1008             |  64|   0|   64|          0|
    |S_buf_load_24_reg_1033             |  64|   0|   64|          0|
    |S_buf_load_25_reg_1058             |  64|   0|   64|          0|
    |S_buf_load_26_reg_1078             |  64|   0|   64|          0|
    |S_buf_load_27_reg_1098             |  64|   0|   64|          0|
    |S_buf_load_28_reg_1118             |  64|   0|   64|          0|
    |S_buf_load_29_reg_1138             |  64|   0|   64|          0|
    |S_buf_load_30_reg_1173             |  64|   0|   64|          0|
    |S_buf_load_31_reg_1198             |  64|   0|   64|          0|
    |S_buf_load_32_reg_1223             |  64|   0|   64|          0|
    |add_ln25_10_reg_1153               |   7|   0|    7|          0|
    |add_ln25_9_reg_1148                |   7|   0|    7|          0|
    |add_ln26_reg_940                   |   4|   0|    4|          0|
    |add_ln29_reg_1043                  |  11|   0|   11|          0|
    |add_ln32_reg_989                   |  11|   0|   11|          0|
    |and_ln25_reg_923                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |c1_fu_118                          |   4|   0|    4|          0|
    |c2_2_fu_110                        |   4|   0|    4|          0|
    |c2_reg_888                         |   4|   0|    4|          0|
    |c3_fu_106                          |   4|   0|    4|          0|
    |empty_68_reg_899                   |  11|   0|   11|          0|
    |empty_reg_974                      |   7|   0|    7|          0|
    |icmp_ln25_reg_904                  |   1|   0|    1|          0|
    |icmp_ln26_reg_913                  |   1|   0|    1|          0|
    |indvar_flatten106_fu_114           |   8|   0|    8|          0|
    |indvar_flatten106_load_reg_908     |   8|   0|    8|          0|
    |indvar_flatten143_fu_122           |  11|   0|   11|          0|
    |indvar_flatten143_load_reg_894     |  11|   0|   11|          0|
    |mul153_i_1_reg_1183                |  64|   0|   64|          0|
    |mul153_i_2_reg_1208                |  64|   0|   64|          0|
    |mul153_i_3_reg_1228                |  64|   0|   64|          0|
    |mul153_i_3_reg_1228_pp0_iter2_reg  |  64|   0|   64|          0|
    |mul153_i_4_reg_1243                |  64|   0|   64|          0|
    |mul153_i_4_reg_1243_pp0_iter2_reg  |  64|   0|   64|          0|
    |mul153_i_5_reg_1253                |  64|   0|   64|          0|
    |mul153_i_6_reg_1258                |  64|   0|   64|          0|
    |mul153_i_7_reg_1263                |  64|   0|   64|          0|
    |mul153_i_8_reg_1268                |  64|   0|   64|          0|
    |mul153_i_9_reg_1273                |  64|   0|   64|          0|
    |mul153_i_reg_1158                  |  64|   0|   64|          0|
    |mul153_i_s_reg_1278                |  64|   0|   64|          0|
    |mul_ln25_1_reg_955                 |   7|   0|    7|          0|
    |reg_334                            |  64|   0|   64|          0|
    |reg_339                            |  64|   0|   64|          0|
    |reg_344                            |  64|   0|   64|          0|
    |reg_349                            |  64|   0|   64|          0|
    |reg_354                            |  64|   0|   64|          0|
    |select_ln26_2_reg_945              |  11|   0|   11|          0|
    |select_ln26_reg_930                |   4|   0|    4|          0|
    |t0_load_10_reg_1248                |  64|   0|   64|          0|
    |t0_load_1_reg_1048                 |  64|   0|   64|          0|
    |t0_load_2_reg_1068                 |  64|   0|   64|          0|
    |t0_load_3_reg_1088                 |  64|   0|   64|          0|
    |t0_load_4_reg_1108                 |  64|   0|   64|          0|
    |t0_load_5_reg_1128                 |  64|   0|   64|          0|
    |t0_load_6_reg_1163                 |  64|   0|   64|          0|
    |t0_load_7_reg_1188                 |  64|   0|   64|          0|
    |t0_load_8_reg_1213                 |  64|   0|   64|          0|
    |t0_load_9_reg_1233                 |  64|   0|   64|          0|
    |t0_load_reg_1023                   |  64|   0|   64|          0|
    |add_ln29_reg_1043                  |  64|  32|   11|          0|
    |icmp_ln25_reg_904                  |  64|  32|    1|          0|
    |mul153_i_5_reg_1253                |  64|  32|   64|          0|
    |mul153_i_6_reg_1258                |  64|  32|   64|          0|
    |mul153_i_7_reg_1263                |  64|  32|   64|          0|
    |mul153_i_8_reg_1268                |  64|  32|   64|          0|
    |mul153_i_9_reg_1273                |  64|  32|   64|          0|
    |mul153_i_s_reg_1278                |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3233| 256| 3117|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_170_p_din0    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_170_p_din1    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_170_p_opcode  |  out|    2|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_170_p_dout0   |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_174_p_din0    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_174_p_din1    |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_174_p_dout0   |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|grp_fu_174_p_ce      |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11|  return value|
|S_buf_address0       |  out|    7|   ap_memory|                                                                 S_buf|         array|
|S_buf_ce0            |  out|    1|   ap_memory|                                                                 S_buf|         array|
|S_buf_q0             |   in|   64|   ap_memory|                                                                 S_buf|         array|
|t_address0           |  out|   11|   ap_memory|                                                                     t|         array|
|t_ce0                |  out|    1|   ap_memory|                                                                     t|         array|
|t_we0                |  out|    1|   ap_memory|                                                                     t|         array|
|t_d0                 |  out|   64|   ap_memory|                                                                     t|         array|
|t0_address0          |  out|   11|   ap_memory|                                                                    t0|         array|
|t0_ce0               |  out|    1|   ap_memory|                                                                    t0|         array|
|t0_q0                |   in|   64|   ap_memory|                                                                    t0|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

