#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19c61a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19e3f50 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x19c4080 .functor NOT 1, L_0x1a3ccc0, C4<0>, C4<0>, C4<0>;
L_0x19f0050 .functor XOR 3, L_0x1a3c900, L_0x1a3ca30, C4<000>, C4<000>;
L_0x1a06f00 .functor XOR 3, L_0x19f0050, L_0x1a3cb50, C4<000>, C4<000>;
v0x1a2acf0_0 .net *"_ivl_10", 2 0, L_0x1a3cb50;  1 drivers
v0x1a2adf0_0 .net *"_ivl_12", 2 0, L_0x1a06f00;  1 drivers
v0x1a2aed0_0 .net *"_ivl_2", 2 0, L_0x1a3c860;  1 drivers
v0x1a2af90_0 .net *"_ivl_4", 2 0, L_0x1a3c900;  1 drivers
v0x1a2b070_0 .net *"_ivl_6", 2 0, L_0x1a3ca30;  1 drivers
v0x1a2b1a0_0 .net *"_ivl_8", 2 0, L_0x19f0050;  1 drivers
v0x1a2b280_0 .var "clk", 0 0;
v0x1a2b320_0 .net "g_dut", 3 1, L_0x1a3c680;  1 drivers
v0x1a2b3e0_0 .net "g_ref", 3 1, L_0x1a3c1e0;  1 drivers
v0x1a2b510_0 .net "r", 3 1, v0x1a29440_0;  1 drivers
v0x1a2b5b0_0 .net "resetn", 0 0, L_0x19c42c0;  1 drivers
v0x1a2b650_0 .var/2u "stats1", 159 0;
v0x1a2b730_0 .var/2u "strobe", 0 0;
v0x1a2b7f0_0 .net "tb_match", 0 0, L_0x1a3ccc0;  1 drivers
v0x1a2b890_0 .net "tb_mismatch", 0 0, L_0x19c4080;  1 drivers
v0x1a2b930_0 .net "wavedrom_enable", 0 0, v0x1a297a0_0;  1 drivers
v0x1a2b9d0_0 .net "wavedrom_title", 511 0, v0x1a29840_0;  1 drivers
E_0x19df540/0 .event negedge, v0x1a28050_0;
E_0x19df540/1 .event posedge, v0x1a28050_0;
E_0x19df540 .event/or E_0x19df540/0, E_0x19df540/1;
L_0x1a3c860 .concat [ 3 0 0 0], L_0x1a3c1e0;
L_0x1a3c900 .concat [ 3 0 0 0], L_0x1a3c1e0;
L_0x1a3ca30 .concat [ 3 0 0 0], L_0x1a3c680;
L_0x1a3cb50 .concat [ 3 0 0 0], L_0x1a3c1e0;
L_0x1a3ccc0 .cmp/eeq 3, L_0x1a3c860, L_0x1a06f00;
S_0x19e40e0 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x19e3f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1a06200 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1a06240 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1a06280 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1a062c0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x19cb890_0 .net *"_ivl_12", 31 0, L_0x1a3bf00;  1 drivers
L_0x7f36a9da80a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19cccc0_0 .net *"_ivl_15", 29 0, L_0x7f36a9da80a8;  1 drivers
L_0x7f36a9da80f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x19c40f0_0 .net/2u *"_ivl_16", 31 0, L_0x7f36a9da80f0;  1 drivers
v0x19c4390_0 .net *"_ivl_18", 0 0, L_0x1a3c040;  1 drivers
v0x19c4650_0 .net *"_ivl_2", 31 0, L_0x1a2bc00;  1 drivers
v0x19c4e50_0 .net *"_ivl_23", 31 0, L_0x1a3c370;  1 drivers
L_0x7f36a9da8138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19c5310_0 .net *"_ivl_26", 29 0, L_0x7f36a9da8138;  1 drivers
L_0x7f36a9da8180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1a27ba0_0 .net/2u *"_ivl_27", 31 0, L_0x7f36a9da8180;  1 drivers
v0x1a27c80_0 .net *"_ivl_29", 0 0, L_0x1a3c4f0;  1 drivers
L_0x7f36a9da8018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a27dd0_0 .net *"_ivl_5", 29 0, L_0x7f36a9da8018;  1 drivers
L_0x7f36a9da8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a27eb0_0 .net/2u *"_ivl_6", 31 0, L_0x7f36a9da8060;  1 drivers
v0x1a27f90_0 .net *"_ivl_8", 0 0, L_0x1a3bd90;  1 drivers
v0x1a28050_0 .net "clk", 0 0, v0x1a2b280_0;  1 drivers
v0x1a28110_0 .net "g", 3 1, L_0x1a3c1e0;  alias, 1 drivers
v0x1a281f0_0 .var "next", 1 0;
v0x1a282d0_0 .net "r", 3 1, v0x1a29440_0;  alias, 1 drivers
v0x1a283b0_0 .net "resetn", 0 0, L_0x19c42c0;  alias, 1 drivers
v0x1a28580_0 .var "state", 1 0;
E_0x19df130 .event anyedge, v0x1a282d0_0, v0x1a28580_0;
E_0x19e03c0 .event posedge, v0x1a28050_0;
L_0x1a2bc00 .concat [ 2 30 0 0], v0x1a28580_0, L_0x7f36a9da8018;
L_0x1a3bd90 .cmp/eq 32, L_0x1a2bc00, L_0x7f36a9da8060;
L_0x1a3bf00 .concat [ 2 30 0 0], v0x1a28580_0, L_0x7f36a9da80a8;
L_0x1a3c040 .cmp/eq 32, L_0x1a3bf00, L_0x7f36a9da80f0;
L_0x1a3c1e0 .concat8 [ 1 1 1 0], L_0x1a3bd90, L_0x1a3c040, L_0x1a3c4f0;
L_0x1a3c370 .concat [ 2 30 0 0], v0x1a28580_0, L_0x7f36a9da8138;
L_0x1a3c4f0 .cmp/eq 32, L_0x1a3c370, L_0x7f36a9da8180;
S_0x1a286e0 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x19e3f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x19c42c0 .functor NOT 1, v0x1a29510_0, C4<0>, C4<0>, C4<0>;
v0x1a29370_0 .net "clk", 0 0, v0x1a2b280_0;  alias, 1 drivers
v0x1a29440_0 .var "r", 3 1;
v0x1a29510_0 .var "reset", 0 0;
v0x1a295e0_0 .net "resetn", 0 0, L_0x19c42c0;  alias, 1 drivers
v0x1a296b0_0 .net "tb_match", 0 0, L_0x1a3ccc0;  alias, 1 drivers
v0x1a297a0_0 .var "wavedrom_enable", 0 0;
v0x1a29840_0 .var "wavedrom_title", 511 0;
S_0x1a28960 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1a286e0;
 .timescale -12 -12;
v0x1a28b80_0 .var/2u "arfail", 0 0;
v0x1a28c60_0 .var "async", 0 0;
v0x1a28d20_0 .var/2u "datafail", 0 0;
v0x1a28dc0_0 .var/2u "srfail", 0 0;
E_0x1a0b200 .event negedge, v0x1a28050_0;
TD_tb.stim1.reset_test ;
    %wait E_0x19e03c0;
    %wait E_0x19e03c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a29510_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19e03c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1a0b200;
    %load/vec4 v0x1a296b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a28d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a29510_0, 0;
    %wait E_0x19e03c0;
    %load/vec4 v0x1a296b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a28b80_0, 0, 1;
    %wait E_0x19e03c0;
    %load/vec4 v0x1a296b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a28dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a29510_0, 0;
    %load/vec4 v0x1a28dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1a28b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1a28c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1a28d20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1a28c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1a28e80 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1a286e0;
 .timescale -12 -12;
v0x1a29080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a29160 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1a286e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a299e0 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x19e3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1a29bc0 .param/l "A" 0 4 9, C4<00>;
P_0x1a29c00 .param/l "B" 0 4 10, C4<01>;
P_0x1a29c40 .param/l "C" 0 4 11, C4<10>;
P_0x1a29c80 .param/l "D" 0 4 12, C4<11>;
v0x1a29ee0_0 .net *"_ivl_12", 0 0, v0x1a2a550_0;  1 drivers
v0x1a29fe0_0 .net *"_ivl_3", 0 0, v0x1a2a3d0_0;  1 drivers
v0x1a2a0c0_0 .net *"_ivl_7", 0 0, v0x1a2a490_0;  1 drivers
v0x1a2a1b0_0 .net "clk", 0 0, v0x1a2b280_0;  alias, 1 drivers
v0x1a2a2a0_0 .net "g", 3 1, L_0x1a3c680;  alias, 1 drivers
v0x1a2a3d0_0 .var "grant1", 0 0;
v0x1a2a490_0 .var "grant2", 0 0;
v0x1a2a550_0 .var "grant3", 0 0;
v0x1a2a610_0 .var "next_state", 1 0;
v0x1a2a780_0 .net "r", 3 1, v0x1a29440_0;  alias, 1 drivers
v0x1a2a840_0 .net "resetn", 0 0, L_0x19c42c0;  alias, 1 drivers
v0x1a2a930_0 .var "state", 1 0;
E_0x19bb9f0/0 .event negedge, v0x1a283b0_0;
E_0x19bb9f0/1 .event posedge, v0x1a28050_0;
E_0x19bb9f0 .event/or E_0x19bb9f0/0, E_0x19bb9f0/1;
L_0x1a3c680 .concat8 [ 1 1 1 0], v0x1a2a3d0_0, v0x1a2a490_0, v0x1a2a550_0;
S_0x1a2aa90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x19e3f50;
 .timescale -12 -12;
E_0x1a2ac70 .event anyedge, v0x1a2b730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a2b730_0;
    %nor/r;
    %assign/vec4 v0x1a2b730_0, 0;
    %wait E_0x1a2ac70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a286e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a29510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1a28c60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1a28960;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x19e03c0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1a29440_0, 0;
    %wait E_0x1a0b200;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a29160;
    %join;
    %wait E_0x19e03c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a29510_0, 0;
    %wait E_0x19e03c0;
    %wait E_0x19e03c0;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a0b200;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1a29510_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1a29440_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x19e40e0;
T_5 ;
    %wait E_0x19e03c0;
    %load/vec4 v0x1a283b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a28580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1a281f0_0;
    %assign/vec4 v0x1a28580_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x19e40e0;
T_6 ;
    %wait E_0x19df130;
    %load/vec4 v0x1a28580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1a282d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1a281f0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1a299e0;
T_7 ;
    %wait E_0x19bb9f0;
    %load/vec4 v0x1a2a840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a2a930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1a2a610_0;
    %assign/vec4 v0x1a2a930_0, 0;
    %load/vec4 v0x1a2a930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_7.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.9 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v0x1a2a930_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_7.27, 8;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.27;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.26 ;
T_7.22 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %load/vec4 v0x1a2a930_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %jmp T_7.31;
T_7.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.31 ;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_7.34, 8;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.34;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.33 ;
T_7.29 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_7.38, 8;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.38;
    %jmp/1 T_7.37, 8;
    %load/vec4 v0x1a2a780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.37;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
    %jmp T_7.36;
T_7.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2a550_0, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1a2a610_0, 0, 2;
T_7.36 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x19e3f50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2b730_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x19e3f50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a2b280_0;
    %inv;
    %store/vec4 v0x1a2b280_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x19e3f50;
T_10 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a29370_0, v0x1a2b890_0, v0x1a2b280_0, v0x1a2b5b0_0, v0x1a2b510_0, v0x1a2b3e0_0, v0x1a2b320_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x19e3f50;
T_11 ;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x19e3f50;
T_12 ;
    %wait E_0x19df540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2b650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2b650_0, 4, 32;
    %load/vec4 v0x1a2b7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2b650_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2b650_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2b650_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1a2b3e0_0;
    %load/vec4 v0x1a2b3e0_0;
    %load/vec4 v0x1a2b320_0;
    %xor;
    %load/vec4 v0x1a2b3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2b650_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1a2b650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2b650_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/2013_q2afsm/iter5/response0/top_module.sv";
