// Seed: 1773001646
module module_0 (
    output tri0  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output wand  id_5,
    output uwire id_6,
    input  wire  id_7
);
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
);
  wand id_3;
  tri0 id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5
  );
  assign modCall_1.id_4 = 0;
  tri id_6 = 1;
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    id_4 = -1;
  end
  id_7(
      id_1, id_5 < 1'h0, id_3, 1, id_4, -1'b0
  );
  wire id_8;
endmodule
