// Seed: 842229612
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5, id_6;
  logic id_7;
  type_13(
      (1 - id_4), id_5
  );
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_6 = id_5;
endmodule
