A SystemVerilog calculater that performs 64-bit unsigned integer addition by combining two 32-bit sums ignoring overflow and stores the results in SRAM modules. 
full_adder.sv, adder32.sv, result_buffer.sv, controller.sv, top_lvl.sv are included.
