module i_MAC_tx_Ctrl(
input           Clk                 ,
input             MAC_tx_addr_rd      ,
input             Tx_apply_rmon_tmp   ,
input [3:0]       Next_state,
input [7:0]       IPLengthCounter     ,//for pad append
input           Fifo_data_err_full  ,
input  [3:0]   RetryCnt            ,
input           xoff_gen            ,
input             TxEn_tmp            ,   
input            Collision           , 
input [1:0]       PADCounter          ,
input             PktDrpEvenPtr       ,
input             pause_frame_send_en_dl1 ,               
input   [7:0]   CRC_out             ,
input             Random_init         ,
input          pause_quanta_sub    ,
input             CRC_init            ,
input          xoff_gen_complete   ,
input          MAC_tx_addr_init    ,
input [3:0]       Current_state   ,
input [7:0]       TxD                 ,   
input             Data_en             ,
input [7:0]       pause_counter       ,
input             Tx_apply_rmon       ,
input             CRC_rd              ,
input           Fifo_ra             ,
input          TxEn                ,   
input           xon_gen             ,
input          Fifo_rd             ,
input             Fifo_rd_finish      ,
input  [7:0]   Frame_data          ,
input             MAC_header_slot     ,
input   [15:0]  pause_quanta_set    ,
input             xon_gen_complete    ,
input [7:0]       TxD_tmp             ,   
input [2:0]       Tx_pkt_err_type_rmon,   
input           MAC_tx_add_en       ,               
input             Fifo_rd_retry       ,
input [7:0]       JamCounter          ,
input           CRS                 ,
input [5:0]       IFG_counter,
input   [5:0]   IFGset              ,
input           Fifo_eop            ,
input             Src_MAC_ptr         ,
input [15:0]      pause_quanta_set_dl1    ,
input           pause_frame_send_en ,               
input           Reset               ,
input           Fifo_da             ,
input [4:0]       Preamble_counter,//
input   [3:0]   MaxRetry            ,
input [2:0]       Tx_pkt_type_rmon    ,
input           pause_apply         ,
input   [7:0]   Fifo_data           ,
input           FullDuplex          ,
input             Tx_apply_rmon_tmp_pl1,
input           Fifo_data_err_empty ,
input             MAC_header_slot_tmp ,
input           Random_time_meet    ,//levle hight indicate random time passed away
input           CRC_end             ,
input   [7:0]   MAC_tx_addr_data    ,
input  [15:0]  Tx_pkt_length_rmon  
);

assert property(@(posedge Clk)  (Reset) |-> (pause_frame_send_en_dl1 == 0 && pause_quanta_set_dl1 == 0));assert property(@(posedge Clk)  (Reset) |-> (pause_counter == 0));assert property(@(posedge Clk)  (Current_state != StatePause) |-> (pause_counter == 0));assert property(@(posedge Clk)  (Current_state == StatePause) |-> (pause_counter == pause_counter + 1));assert property(@(posedge Clk)  (Reset) |-> (IPLengthCounter == 0));assert property(@(posedge Clk)  (Current_state == StateDefer) |-> (IPLengthCounter == 0));assert property(@(posedge Clk)  (IPLengthCounter != 8'hff && (Current_state == StateData || Current_state == StateSendPauseFrame || Current_state == StatePAD)) |-> (IPLengthCounter == IPLengthCounter + 1));assert property(@(posedge Clk)  (Reset) |-> (PADCounter == 0));assert property(@(posedge Clk)  (Current_state != StatePAD) |-> (PADCounter == 0));assert property(@(posedge Clk)  (Current_state == StatePAD) |-> (PADCounter == PADCounter + 1));assert property(@(posedge Clk)  (Reset) |-> (Current_state == StateDefer));assert property(@(posedge Clk)  (Current_state == StateJam && Next_state == StateBackOff) |-> (Random_init == 1));assert property(@(posedge Clk)  (Current_state == StateSwitchNext) |-> (Fifo_rd_finish == 1));assert property(@(posedge Clk)  (Current_state == StateJam) |-> (Fifo_rd_retry == 1));assert property(@(posedge Clk)  (Current_state == StatePreamble || Current_state == StateSFD || Current_state == StateData || Current_state == StateSendPauseFrame || Current_state == StateFCS || Current_state == StatePAD || Current_state == StateJam) |-> (TxEn_tmp == 1));assert property(@(posedge Clk)  (Current_state == StateSwitchNext) |-> (Next_state == StateDefer));assert property(@(posedge Clk)  (Current_state == StateJam && Next_state == StateBackOff) |-> (RetryCnt == RetryCnt + 1));assert property(@(posedge Clk)  (Reset) |-> (RetryCnt == 0));assert property(@(posedge Clk)  (Current_state == StateSwitchNext) |-> (RetryCnt == 0));assert property(@(posedge Clk)  (Reset) |-> (IFG_counter == 0));assert property(@(posedge Clk)  (Current_state != StateIFG) |-> (IFG_counter == 0));assert property(@(posedge Clk)  (Current_state == StateIFG) |-> (IFG_counter == IFG_counter + 1));assert property(@(posedge Clk)  (Reset) |-> (Preamble_counter == 0));assert property(@(posedge Clk)  (Current_state != StatePreamble) |-> (Preamble_counter == 0));assert property(@(posedge Clk)  (Current_state == StatePreamble) |-> (Preamble_counter == Preamble_counter + 1));assert property(@(posedge Clk)  (Reset) |-> (PktDrpEvenPtr == 0));assert property(@(posedge Clk)  (Current_state == StateJamDrop || Current_state == StateFFEmptyDrop) |-> (PktDrpEvenPtr == ~PktDrpEvenPtr));assert property(@(posedge Clk)  (Current_state == StateSFD) |-> (CRC_init == 1));assert property(@(posedge Clk)  (Current_state != StateSFD) |-> (CRC_init == 0));assert property(@(posedge Clk)  (Current_state == StateData || Current_state == StateSendPauseFrame || Current_state == StatePAD) |-> (Data_en == 1));assert property(@(posedge Clk)  (Current_state != StateData && Current_state != StateSendPauseFrame && Current_state != StatePAD) |-> (Data_en == 0));assert property(@(posedge Clk)  (Current_state == StateFCS) |-> (CRC_rd == 1));assert property(@(posedge Clk)  (Current_state != StateFCS) |-> (CRC_rd == 0));assert property(@(posedge Clk)  (Current_state == StateData || (Current_state == StateSFD && !(pause_frame_send_en_dl1 && (xoff_gen || xon_gen))) || (Current_state == StateJamDrop && PktDrpEvenPtr) || (Current_state == StateFFEmptyDrop && PktDrpEvenPtr)) |-> (Fifo_rd == 1));assert property(@(posedge Clk)  (Current_state != StateData && !(Current_state == StateSFD && !(pause_frame_send_en_dl1 && (xoff_gen || xon_gen))) && !(Current_state == StateJamDrop && PktDrpEvenPtr) && !(Current_state == StateFFEmptyDrop && PktDrpEvenPtr)) |-> (Fifo_rd == 0));assert property(@(posedge Clk)  (Current_state == StateSwitchNext) |-> (Fifo_rd_finish == 1));assert property(@(posedge Clk)  (Current_state != StateSwitchNext) |-> (Fifo_rd_finish == 0));assert property(@(posedge Clk)  (Current_state == StateJam) |-> (Fifo_rd_retry == 1));assert property(@(posedge Clk)  (Current_state != StateJam) |-> (Fifo_rd_retry == 0));assert property(@(posedge Clk)  (Current_state == StatePreamble || Current_state == StateSFD || Current_state == StateData || Current_state == StateSendPauseFrame || Current_state == StateFCS || Current_state ==);
endmodule