#BLIF OUTPUT: /home/talaeikh/thesis_results/stratix10_final/benchmarks/other_benchmarks/murax/stratix10/quartus2_proj/netlists/murax_symbiflow_stratixiv_arch_timing_adapted_param_lut.blif

#MAIN MODEL

.model murax_symbiflow
.inputs \
    io_mainClk \
    sw[0] \
    sw[1] \
    sw[2] \
    sw[3] \
    sw[4] \
    sw[5] \
    sw[6] \
    sw[7] \
    sw[8] \
    sw[9] \
    sw[10] \
    sw[11] \
    sw[12] \
    sw[13] \
    sw[14] \
    sw[15] \
    io_uart_rxd
.outputs \
    io_uart_txd \
    io_led[0] \
    io_led[1] \
    io_led[2] \
    io_led[3] \
    io_led[4] \
    io_led[5] \
    io_led[6] \
    io_led[7] \
    io_led[8] \
    io_led[9] \
    io_led[10] \
    io_led[11] \
    io_led[12] \
    io_led[13] \
    io_led[14] \
    io_led[15]

.names gnd
0

.names vcc
1

.names unknown
0

.names murax.system_gpioACtrl._zz_1[0]_wire io_led[0]
1 1

.names murax.system_gpioACtrl._zz_1[10]_wire io_led[10]
1 1

.names murax.system_gpioACtrl._zz_1[11]_wire io_led[11]
1 1

.names murax.system_gpioACtrl._zz_1[12]_wire io_led[12]
1 1

.names murax.system_gpioACtrl._zz_1[13]_wire io_led[13]
1 1

.names murax.system_gpioACtrl._zz_1[14]_wire io_led[14]
1 1

.names murax.system_gpioACtrl._zz_1[15]_wire io_led[15]
1 1

.names murax.system_gpioACtrl._zz_1[1]_wire io_led[1]
1 1

.names murax.system_gpioACtrl._zz_1[2]_wire io_led[2]
1 1

.names murax.system_gpioACtrl._zz_1[3]_wire io_led[3]
1 1

.names murax.system_gpioACtrl._zz_1[4]_wire io_led[4]
1 1

.names murax.system_gpioACtrl._zz_1[5]_wire io_led[5]
1 1

.names murax.system_gpioACtrl._zz_1[6]_wire io_led[6]
1 1

.names murax.system_gpioACtrl._zz_1[7]_wire io_led[7]
1 1

.names murax.system_gpioACtrl._zz_1[8]_wire io_led[8]
1 1

.names murax.system_gpioACtrl._zz_1[9]_wire io_led[9]
1 1


# Subckt 0: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[4]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 1: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[5]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 2: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[6]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 3: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[7]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 4: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[0]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 5: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[1]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 6: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[2]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 7: murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    portawe=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    portadatain=murax.system_apbBridge._zz_6[3]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 8: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_1_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[3]_wire

# Subckt 9: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[11]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_6_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[11]_wire

# Subckt 10: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[12]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_11_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[12]_wire

# Subckt 11: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[13]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_16_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[13]_wire

# Subckt 12: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[8]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_21_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[8]_wire

# Subckt 13: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[9]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_26_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[9]_wire

# Subckt 14: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[10]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_31_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[10]_wire

# Subckt 15: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_36_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[2]_wire

# Subckt 16: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[7]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_56_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[7]_wire

# Subckt 17: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[6]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_61_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[6]_wire

# Subckt 18: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[5]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_66_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[5]_wire

# Subckt 19: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[19]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_71_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[19]_wire

# Subckt 20: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[18]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_76_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[18]_wire

# Subckt 21: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[17]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_81_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[17]_wire

# Subckt 22: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[16]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_86_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[16]_wire

# Subckt 23: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[15]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_91_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[15]_wire

# Subckt 24: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[14]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_96_wire \
    sclr=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[14]_wire

# Subckt 25: murax.system_cpu.execute_CsrPlugin_readDataRegValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6437_0_wire \
    sclr=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire

# Subckt 26: murax.system_uartCtrl.uartCtrl_1.add_0_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_37_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[3]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_2_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_1_wire

# Subckt 27: murax.system_uartCtrl.uartCtrl_1.add_0_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_32_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[11]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_7_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_6_wire

# Subckt 28: murax.system_uartCtrl.uartCtrl_1.add_0_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_7_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[12]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_12_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_11_wire

# Subckt 29: murax.system_uartCtrl.uartCtrl_1.add_0_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_12_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[13]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_17_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_16_wire

# Subckt 30: murax.system_uartCtrl.uartCtrl_1.add_0_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_57_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[8]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_22_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_21_wire

# Subckt 31: murax.system_uartCtrl.uartCtrl_1.add_0_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_22_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[9]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_27_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_26_wire

# Subckt 32: murax.system_uartCtrl.uartCtrl_1.add_0_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_27_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[10]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_32_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_31_wire

# Subckt 33: murax.system_uartCtrl.uartCtrl_1.add_0_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_47_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[2]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_37_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_36_wire

# Subckt 34: murax.system_uartCtrl.uartCtrl_1.add_0_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[0]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_42_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_41_wire

# Subckt 35: murax.system_uartCtrl.uartCtrl_1.add_0_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_42_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[1]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_47_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_46_wire

# Subckt 36: murax.system_uartCtrl.uartCtrl_1.add_0_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_2_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[4]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_52_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_51_wire

# Subckt 37: murax.system_uartCtrl.uartCtrl_1.add_0_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_62_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[7]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_57_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_56_wire

# Subckt 38: murax.system_uartCtrl.uartCtrl_1.add_0_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_67_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[6]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_62_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_61_wire

# Subckt 39: murax.system_uartCtrl.uartCtrl_1.add_0_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_52_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[5]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_67_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_66_wire

# Subckt 40: murax.system_uartCtrl.uartCtrl_1.add_0_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_77_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[19]_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_71_wire

# Subckt 41: murax.system_uartCtrl.uartCtrl_1.add_0_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_82_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[18]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_77_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_76_wire

# Subckt 42: murax.system_uartCtrl.uartCtrl_1.add_0_81_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_87_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[17]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_82_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_81_wire

# Subckt 43: murax.system_uartCtrl.uartCtrl_1.add_0_86_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_92_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[16]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_87_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_86_wire

# Subckt 44: murax.system_uartCtrl.uartCtrl_1.add_0_91_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_97_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[15]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_92_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_91_wire

# Subckt 45: murax.system_uartCtrl.uartCtrl_1.add_0_96_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.uartCtrl_1.add_0_17_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[14]_wire \
    cout=murax.system_uartCtrl.uartCtrl_1.add_0_97_wire \
    sumout=murax.system_uartCtrl.uartCtrl_1.add_0_96_wire

# Subckt 46: murax.system_cpu.add_2_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_17_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[2]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_2_wire \
    sumout=murax.system_cpu.add_2_1_wire

# Subckt 47: murax.system_cpu.add_2_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_2_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_7_wire \
    sumout=murax.system_cpu.add_2_6_wire

# Subckt 48: murax.system_cpu.add_2_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_122_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[0]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_12_wire \
    sumout=murax.system_cpu.add_2_11_wire

# Subckt 49: murax.system_cpu.add_2_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_12_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_17_wire \
    sumout=murax.system_cpu.add_2_16_wire

# Subckt 50: murax.system_cpu.add_2_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_117_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[16]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[16]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_22_wire \
    sumout=murax.system_cpu.add_2_21_wire

# Subckt 51: murax.system_cpu.add_2_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_37_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[18]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[18]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_27_wire \
    sumout=murax.system_cpu.add_2_26_wire

# Subckt 52: murax.system_cpu.add_2_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_27_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[19]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[19]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_32_wire \
    sumout=murax.system_cpu.add_2_31_wire

# Subckt 53: murax.system_cpu.add_2_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_22_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[17]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[17]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_37_wire \
    sumout=murax.system_cpu.add_2_36_wire

# Subckt 54: murax.system_cpu.add_2_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_47_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[30]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[30]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_42_wire \
    sumout=murax.system_cpu.add_2_41_wire

# Subckt 55: murax.system_cpu.add_2_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_52_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[29]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[29]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_47_wire \
    sumout=murax.system_cpu.add_2_46_wire

# Subckt 56: murax.system_cpu.add_2_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_62_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[28]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[28]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_52_wire \
    sumout=murax.system_cpu.add_2_51_wire

# Subckt 57: murax.system_cpu.add_2_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_97_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[26]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_57_wire \
    sumout=murax.system_cpu.add_2_56_wire

# Subckt 58: murax.system_cpu.add_2_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_57_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[27]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[27]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_62_wire \
    sumout=murax.system_cpu.add_2_61_wire

# Subckt 59: murax.system_cpu.add_2_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_42_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[31]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    sumout=murax.system_cpu.add_2_66_wire

# Subckt 60: murax.system_cpu.add_2_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_32_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[20]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[20]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_72_wire \
    sumout=murax.system_cpu.add_2_71_wire

# Subckt 61: murax.system_cpu.add_2_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_72_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[21]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[21]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_77_wire \
    sumout=murax.system_cpu.add_2_76_wire

# Subckt 62: murax.system_cpu.add_2_81_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_77_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[22]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[22]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_82_wire \
    sumout=murax.system_cpu.add_2_81_wire

# Subckt 63: murax.system_cpu.add_2_86_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_82_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[23]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[23]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_87_wire \
    sumout=murax.system_cpu.add_2_86_wire

# Subckt 64: murax.system_cpu.add_2_91_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_87_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[24]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[24]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_92_wire \
    sumout=murax.system_cpu.add_2_91_wire

# Subckt 65: murax.system_cpu.add_2_96_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_92_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[25]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[25]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_97_wire \
    sumout=murax.system_cpu.add_2_96_wire

# Subckt 66: murax.system_cpu.decode_to_execute_SRC1[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[11]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[11]_wire

# Subckt 67: murax.system_cpu.decode_to_execute_SRC1[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[10]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[10]_wire

# Subckt 68: murax.system_cpu.decode_to_execute_SRC1[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[9]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[9]_wire

# Subckt 69: murax.system_cpu.decode_to_execute_SRC1[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[5]_wire

# Subckt 70: murax.system_cpu.decode_to_execute_SRC1[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[4]_wire

# Subckt 71: murax.system_cpu.decode_to_execute_SRC1[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[3]_wire

# Subckt 72: murax.system_cpu.decode_to_execute_SRC1[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[8]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[8]_wire

# Subckt 73: murax.system_cpu.decode_to_execute_SRC1[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[7]_wire

# Subckt 74: murax.system_cpu.decode_to_execute_SRC1[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[6]_wire

# Subckt 75: murax.system_cpu.decode_to_execute_SRC1[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[1]_wire

# Subckt 76: murax.system_cpu.decode_to_execute_SRC1[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    sclr=murax.system_cpu.reduce_nor_57_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[0]_wire

# Subckt 77: murax.system_apbBridge._zz_9[17]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_15_2_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[17]_wire

# Subckt 78: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[17]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 79: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[15]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 80: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[16]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 81: murax.system_apbBridge._zz_9[18]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_14_1_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[18]_wire

# Subckt 82: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[18]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 83: murax.system_apbBridge._zz_9[19]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_13_1_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[19]_wire

# Subckt 84: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[19]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 85: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[4]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 86: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[3]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 87: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[2]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 88: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[6]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 89: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[14]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 90: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[13]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 91: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[12]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 92: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_1_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 93: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_3_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 94: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_5_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 95: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_7_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 96: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_9_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 97: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[5]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 98: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[22]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 99: murax.system_apbBridge._zz_9[20]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_12_2_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[20]_wire

# Subckt 100: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[20]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 101: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[21]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 102: murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i53_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[23]_wire \
    portbdataout=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 103: murax.system_apbBridge._zz_9[24]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_8_0_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[24]_wire

# Subckt 104: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[24]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 105: murax.system_cpu.add_2_101_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_132_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_102_wire \
    sumout=murax.system_cpu.add_2_101_wire

# Subckt 106: murax.system_cpu.add_2_106_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_102_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[13]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_107_wire \
    sumout=murax.system_cpu.add_2_106_wire

# Subckt 107: murax.system_cpu.add_2_111_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_107_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[14]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_112_wire \
    sumout=murax.system_cpu.add_2_111_wire

# Subckt 108: murax.system_cpu.add_2_116_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_112_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[15]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[15]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_117_wire \
    sumout=murax.system_cpu.add_2_116_wire

# Subckt 109: murax.system_cpu.add_5_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_17_wire \
    datab=murax.system_cpu.execute_BranchPlugin_branch_src2[2]_0_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_0_wire \
    cout=murax.system_cpu.add_5_2_wire \
    sumout=murax.system_cpu.add_5_1_wire

# Subckt 110: murax.system_cpu.add_5_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_2_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[10]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_1_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[23]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    cout=murax.system_cpu.add_5_7_wire \
    sumout=murax.system_cpu.add_5_6_wire

# Subckt 111: murax.system_cpu.add_3_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_wire \
    cout=murax.system_cpu.add_3_2_wire \
    sumout=murax.system_cpu.add_3_1_wire

# Subckt 112: murax.system_cpu.add_2_122_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_122_wire

# Subckt 113: murax.system_cpu.add_5_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    datad=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_2_wire \
    datac=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[20]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    cout=murax.system_cpu.add_5_12_wire \
    sumout=murax.system_cpu.add_5_11_wire

# Subckt 114: murax.system_cpu.add_5_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_12_wire \
    datab=murax.system_cpu.execute_BranchPlugin_branch_src2[1]_1_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_3_wire \
    cout=murax.system_cpu.add_5_17_wire \
    sumout=murax.system_cpu.add_5_16_wire

# Subckt 115: murax.system_cpu.add_5_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_117_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[16]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_4_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_22_wire \
    sumout=murax.system_cpu.add_5_21_wire

# Subckt 116: murax.system_cpu.add_3_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_102_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_wire \
    cout=murax.system_cpu.add_3_7_wire \
    sumout=murax.system_cpu.add_3_6_wire

# Subckt 117: murax.system_cpu.add_5_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_37_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[18]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_5_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_27_wire \
    sumout=murax.system_cpu.add_5_26_wire

# Subckt 118: murax.system_cpu.add_3_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_22_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_wire \
    cout=murax.system_cpu.add_3_12_wire \
    sumout=murax.system_cpu.add_3_11_wire

# Subckt 119: murax.system_cpu.add_5_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_27_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[19]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_6_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_32_wire \
    sumout=murax.system_cpu.add_5_31_wire

# Subckt 120: murax.system_cpu.add_3_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_12_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_wire \
    cout=murax.system_cpu.add_3_17_wire \
    sumout=murax.system_cpu.add_3_16_wire

# Subckt 121: murax.system_cpu.add_5_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_22_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[17]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_7_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_37_wire \
    sumout=murax.system_cpu.add_5_36_wire

# Subckt 122: murax.system_cpu.add_3_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_7_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_wire \
    cout=murax.system_cpu.add_3_22_wire \
    sumout=murax.system_cpu.add_3_21_wire

# Subckt 123: murax.system_cpu.add_5_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_47_wire \
    datad=murax.system_cpu.decode_to_execute_PC[30]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[30]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_42_wire \
    sumout=murax.system_cpu.add_5_41_wire

# Subckt 124: murax.system_cpu.add_3_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_32_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire \
    cout=murax.system_cpu.add_3_27_wire \
    sumout=murax.system_cpu.add_3_26_wire

# Subckt 125: murax.system_cpu.add_5_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_52_wire \
    datad=murax.system_cpu.decode_to_execute_PC[29]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[29]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_47_wire \
    sumout=murax.system_cpu.add_5_46_wire

# Subckt 126: murax.system_cpu.add_3_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_37_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire \
    cout=murax.system_cpu.add_3_32_wire \
    sumout=murax.system_cpu.add_3_31_wire

# Subckt 127: murax.system_cpu.add_5_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_62_wire \
    datad=murax.system_cpu.decode_to_execute_PC[28]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[28]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_52_wire \
    sumout=murax.system_cpu.add_5_51_wire

# Subckt 128: murax.system_cpu.add_3_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_47_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_wire \
    cout=murax.system_cpu.add_3_37_wire \
    sumout=murax.system_cpu.add_3_36_wire

# Subckt 129: murax.system_cpu.add_5_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_97_wire \
    datad=murax.system_cpu.decode_to_execute_PC[26]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[26]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_57_wire \
    sumout=murax.system_cpu.add_5_56_wire

# Subckt 130: murax.system_cpu.add_3_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_82_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_wire \
    cout=murax.system_cpu.add_3_42_wire \
    sumout=murax.system_cpu.add_3_41_wire

# Subckt 131: murax.system_cpu.add_5_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_57_wire \
    datad=murax.system_cpu.decode_to_execute_PC[27]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[27]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_62_wire \
    sumout=murax.system_cpu.add_5_61_wire

# Subckt 132: murax.system_cpu.add_3_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_42_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_wire \
    cout=murax.system_cpu.add_3_47_wire \
    sumout=murax.system_cpu.add_3_46_wire

# Subckt 133: murax.system_cpu.add_5_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_42_wire \
    datad=murax.system_cpu.decode_to_execute_PC[31]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[31]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    sumout=murax.system_cpu.add_5_66_wire

# Subckt 134: murax.system_cpu.add_3_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_27_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire \
    sumout=murax.system_cpu.add_3_51_wire

# Subckt 135: murax.system_cpu.add_5_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_32_wire \
    datad=murax.system_cpu.decode_to_execute_PC[20]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[20]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_72_wire \
    sumout=murax.system_cpu.add_5_71_wire

# Subckt 136: murax.system_cpu.add_3_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_17_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_wire \
    cout=murax.system_cpu.add_3_57_wire \
    sumout=murax.system_cpu.add_3_56_wire

# Subckt 137: murax.system_cpu.add_5_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_72_wire \
    datad=murax.system_cpu.decode_to_execute_PC[21]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[21]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_77_wire \
    sumout=murax.system_cpu.add_5_76_wire

# Subckt 138: murax.system_cpu.add_3_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_57_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_wire \
    cout=murax.system_cpu.add_3_62_wire \
    sumout=murax.system_cpu.add_3_61_wire

# Subckt 139: murax.system_cpu.add_5_81_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_77_wire \
    datad=murax.system_cpu.decode_to_execute_PC[22]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[22]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_82_wire \
    sumout=murax.system_cpu.add_5_81_wire

# Subckt 140: murax.system_cpu.add_3_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_62_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_wire \
    cout=murax.system_cpu.add_3_67_wire \
    sumout=murax.system_cpu.add_3_66_wire

# Subckt 141: murax.system_cpu.add_5_86_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_82_wire \
    datad=murax.system_cpu.decode_to_execute_PC[23]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[23]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_87_wire \
    sumout=murax.system_cpu.add_5_86_wire

# Subckt 142: murax.system_cpu.add_3_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_67_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_wire \
    cout=murax.system_cpu.add_3_72_wire \
    sumout=murax.system_cpu.add_3_71_wire

# Subckt 143: murax.system_cpu.add_5_91_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_87_wire \
    datad=murax.system_cpu.decode_to_execute_PC[24]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[24]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_92_wire \
    sumout=murax.system_cpu.add_5_91_wire

# Subckt 144: murax.system_cpu.add_3_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_72_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_wire \
    cout=murax.system_cpu.add_3_77_wire \
    sumout=murax.system_cpu.add_3_76_wire

# Subckt 145: murax.system_cpu.add_5_96_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_92_wire \
    datad=murax.system_cpu.decode_to_execute_PC[25]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[25]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_97_wire \
    sumout=murax.system_cpu.add_5_96_wire

# Subckt 146: murax.system_cpu.add_3_81_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_77_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_wire \
    cout=murax.system_cpu.add_3_82_wire \
    sumout=murax.system_cpu.add_3_81_wire

# Subckt 147: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a17 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_12_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[17]_wire

# Subckt 148: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a17 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_12_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[17]_wire

# Subckt 149: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a16 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_13_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[16]_wire

# Subckt 150: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a16 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_13_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[16]_wire

# Subckt 151: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a15 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_15_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[15]_wire

# Subckt 152: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a15 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_15_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[15]_wire

# Subckt 153: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a14 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_17_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[14]_wire

# Subckt 154: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a14 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_17_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[14]_wire

# Subckt 155: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a13 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_18_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[13]_wire

# Subckt 156: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a13 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_18_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[13]_wire

# Subckt 157: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a12 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_19_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[12]_wire

# Subckt 158: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a12 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_19_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[12]_wire

# Subckt 159: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a11 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_20_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[11]_wire

# Subckt 160: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a11 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_20_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[11]_wire

# Subckt 161: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a10 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_21_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[10]_wire

# Subckt 162: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a10 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_21_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[10]_wire

# Subckt 163: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a9 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_22_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[9]_wire

# Subckt 164: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a9 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_22_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[9]_wire

# Subckt 165: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_24_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 166: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_24_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 167: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_5_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 168: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_7_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 169: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a8 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_25_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[8]_wire

# Subckt 170: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a8 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_25_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[8]_wire

# Subckt 171: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_26_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 172: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_26_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 173: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_28_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 174: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_28_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 175: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_1_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 176: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_3_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 177: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_9_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 178: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a29 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_29_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[29]_wire

# Subckt 179: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a29 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_29_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[29]_wire

# Subckt 180: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a30 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_30_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[30]_wire

# Subckt 181: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a30 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_30_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[30]_wire

# Subckt 182: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a31 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_31_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[31]_wire

# Subckt 183: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a31 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_31_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[31]_wire

# Subckt 184: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a28 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_32_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[28]_wire

# Subckt 185: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a28 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_32_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[28]_wire

# Subckt 186: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a27 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_33_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[27]_wire

# Subckt 187: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a27 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_33_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[27]_wire

# Subckt 188: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a23 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_34_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[23]_wire

# Subckt 189: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a23 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_34_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[23]_wire

# Subckt 190: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a22 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_35_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[22]_wire

# Subckt 191: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a22 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_35_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[22]_wire

# Subckt 192: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a21 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_36_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[21]_wire

# Subckt 193: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a21 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_36_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[21]_wire

# Subckt 194: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a26 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_37_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[26]_wire

# Subckt 195: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a26 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_37_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[26]_wire

# Subckt 196: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a25 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_38_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[25]_wire

# Subckt 197: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a25 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_38_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[25]_wire

# Subckt 198: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a24 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_39_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[24]_wire

# Subckt 199: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a24 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_39_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[24]_wire

# Subckt 200: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a20 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_40_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[20]_wire

# Subckt 201: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a20 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_40_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[20]_wire

# Subckt 202: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a19 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_41_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[19]_wire

# Subckt 203: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a19 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_41_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[19]_wire

# Subckt 204: murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.ram_block2a18 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_42_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[18]_wire

# Subckt 205: murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a18 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire \
    portbaddr[1]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire \
    portbaddr[2]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire \
    portbaddr[3]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire \
    portbaddr[4]=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire \
    portawe=murax.system_cpu._zz_38_0_wire \
    portaaddr[0]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    portaaddr[1]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    portaaddr[2]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    portaaddr[3]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    portaaddr[4]=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    portadatain=murax.system_cpu._zz_62[0]_42_wire \
    portbdataout=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[18]_wire

# Subckt 206: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[9]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 207: murax.system_uartCtrl.streamFifo_2.add_3_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_2.add_3_22_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    cout=murax.system_uartCtrl.streamFifo_2.add_3_2_wire \
    sumout=murax.system_uartCtrl.streamFifo_2.add_3_1_wire

# Subckt 208: murax.system_uartCtrl.streamFifo_2.add_3_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_2.add_3_2_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    cout=murax.system_uartCtrl.streamFifo_2.add_3_7_wire \
    sumout=murax.system_uartCtrl.streamFifo_2.add_3_6_wire

# Subckt 209: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[11]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 210: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[10]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 211: murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i51_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[8]_wire \
    portbdataout=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 212: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[7]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 213: murax.system_timer.timerA.counter[15]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_1_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[15]_wire

# Subckt 214: murax.system_timer.timerB.counter[15]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_1_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[15]_wire

# Subckt 215: murax.system_uartCtrl.streamFifo_2.add_3_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_2.add_3_7_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_wire \
    cout=murax.system_uartCtrl.streamFifo_2.add_3_12_wire \
    sumout=murax.system_uartCtrl.streamFifo_2.add_3_11_wire

# Subckt 216: murax.system_uartCtrl.streamFifo_2.add_3_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_2.add_3_12_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_wire \
    sumout=murax.system_uartCtrl.streamFifo_2.add_3_16_wire

# Subckt 217: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 218: murax.system_timer.timerA.counter[4]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_6_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[4]_wire

# Subckt 219: murax.system_timer.timerB.counter[4]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_6_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[4]_wire

# Subckt 220: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 221: murax.system_timer.timerA.counter[3]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_11_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[3]_wire

# Subckt 222: murax.system_timer.timerB.counter[3]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_11_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[3]_wire

# Subckt 223: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 224: murax.system_timer.timerA.counter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_16_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[2]_wire

# Subckt 225: murax.system_timer.timerB.counter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_16_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[2]_wire

# Subckt 226: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 227: murax.system_timer.timerA.counter[6]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_21_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[6]_wire

# Subckt 228: murax.system_timer.timerB.counter[6]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_21_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[6]_wire

# Subckt 229: murax.system_timer.timerA.counter[14]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_26_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[14]_wire

# Subckt 230: murax.system_timer.timerB.counter[14]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_26_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[14]_wire

# Subckt 231: murax.system_timer.timerA.counter[13]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_31_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[13]_wire

# Subckt 232: murax.system_timer.timerB.counter[13]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_31_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[13]_wire

# Subckt 233: murax.system_timer.timerA.counter[12]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_36_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[12]_wire

# Subckt 234: murax.system_timer.timerB.counter[12]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_36_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[12]_wire

# Subckt 235: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a6 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[30]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire

# Subckt 236: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 237: murax.system_timer.timerA.counter[5]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_41_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[5]_wire

# Subckt 238: murax.system_timer.timerB.counter[5]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_41_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[5]_wire

# Subckt 239: murax.system_uartCtrl.streamFifo_3.add_3_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_3.add_3_7_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    cout=murax.system_uartCtrl.streamFifo_3.add_3_2_wire \
    sumout=murax.system_uartCtrl.streamFifo_3.add_3_1_wire

# Subckt 240: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a5 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[29]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire

# Subckt 241: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_14_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[4]_wire

# Subckt 242: murax.system_timer.timerA.inhibitFull_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.reduce_nor_0__wirecell_wire \
    sclr=murax.system_timer._zz_11_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.inhibitFull_wire

# Subckt 243: murax.system_timer.prescaler_1.counter[15]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_1_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[15]_wire

# Subckt 244: murax.system_timer.prescaler_1.counter[12]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_6_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[12]_wire

# Subckt 245: murax.system_timer.prescaler_1.counter[13]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_11_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[13]_wire

# Subckt 246: murax.system_timer.prescaler_1.counter[14]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_16_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[14]_wire

# Subckt 247: murax.system_timer.prescaler_1.counter[9]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_21_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[9]_wire

# Subckt 248: murax.system_timer.prescaler_1.counter[10]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_26_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[10]_wire

# Subckt 249: murax.system_timer.prescaler_1.counter[11]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_31_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[11]_wire

# Subckt 250: murax.system_timer.prescaler_1.counter[6]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_36_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[6]_wire

# Subckt 251: murax.system_timer.prescaler_1.counter[7]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_41_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[7]_wire

# Subckt 252: murax.system_timer.prescaler_1.counter[8]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_46_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[8]_wire

# Subckt 253: murax.system_timer.prescaler_1.counter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_51_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[0]_wire

# Subckt 254: murax.system_timer.prescaler_1.counter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_56_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[1]_wire

# Subckt 255: murax.system_timer.prescaler_1.counter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_61_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[2]_wire

# Subckt 256: murax.system_timer.prescaler_1.counter[3]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_66_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[3]_wire

# Subckt 257: murax.system_timer.prescaler_1.counter[4]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_71_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[4]_wire

# Subckt 258: murax.system_timer.prescaler_1.counter[5]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.prescaler_1.add_0_76_wire \
    sclr=murax.system_timer.prescaler_1.i22_wire \
    clk=io_mainClk \
    q=murax.system_timer.prescaler_1.counter[5]_wire

# Subckt 259: murax.system_timer.timerA.counter[9]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_46_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[9]_wire

# Subckt 260: murax.system_timer.timerA.counter[10]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_51_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[10]_wire

# Subckt 261: murax.system_timer.timerA.counter[11]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_56_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[11]_wire

# Subckt 262: murax.system_timer.timerA.counter[7]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_61_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[7]_wire

# Subckt 263: murax.system_timer.timerA.counter[8]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_66_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[8]_wire

# Subckt 264: murax.system_timer.timerA.counter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_71_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[0]_wire

# Subckt 265: murax.system_timer.timerA.counter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerA.add_0_76_wire \
    sclr=murax.system_timer._zz_11_wire \
    ena=murax.system_timer.timerA.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerA.counter[1]_wire

# Subckt 266: murax.system_timer.timerB.inhibitFull_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.reduce_nor_0__wirecell_wire \
    sclr=murax.system_timer._zz_13_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.inhibitFull_wire

# Subckt 267: murax.system_timer.timerB.counter[9]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_46_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[9]_wire

# Subckt 268: murax.system_timer.timerB.counter[10]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_51_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[10]_wire

# Subckt 269: murax.system_timer.timerB.counter[11]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_56_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[11]_wire

# Subckt 270: murax.system_timer.timerB.counter[7]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_61_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[7]_wire

# Subckt 271: murax.system_timer.timerB.counter[8]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_66_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[8]_wire

# Subckt 272: murax.system_timer.timerB.counter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_71_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[0]_wire

# Subckt 273: murax.system_timer.timerB.counter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.timerB.add_0_76_wire \
    sclr=murax.system_timer._zz_13_wire \
    ena=murax.system_timer.timerB.i92_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerB.counter[1]_wire

# Subckt 274: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_19_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[8]_wire

# Subckt 275: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_21_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[6]_wire

# Subckt 276: murax.system_cpu.add_2_126_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_147_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[7]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_127_wire \
    sumout=murax.system_cpu.add_2_126_wire

# Subckt 277: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_25_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[10]_wire

# Subckt 278: murax.system_cpu.add_2_131_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_162_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[11]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_132_wire \
    sumout=murax.system_cpu.add_2_131_wire

# Subckt 279: murax.system_cpu.add_5_101_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_122_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_8_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_102_wire \
    sumout=murax.system_cpu.add_5_101_wire

# Subckt 280: murax.system_cpu.add_3_86_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_107_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_wire \
    cout=murax.system_cpu.add_3_87_wire \
    sumout=murax.system_cpu.add_3_86_wire

# Subckt 281: murax.system_cpu.add_5_106_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_102_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_9_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_107_wire \
    sumout=murax.system_cpu.add_5_106_wire

# Subckt 282: murax.system_cpu.add_3_91_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_87_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_wire \
    cout=murax.system_cpu.add_3_92_wire \
    sumout=murax.system_cpu.add_3_91_wire

# Subckt 283: murax.system_cpu.add_5_111_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_107_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_10_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_112_wire \
    sumout=murax.system_cpu.add_5_111_wire

# Subckt 284: murax.system_cpu.add_3_96_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_92_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_wire \
    cout=murax.system_cpu.add_3_97_wire \
    sumout=murax.system_cpu.add_3_96_wire

# Subckt 285: murax.system_cpu.add_5_116_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_112_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[15]_wire \
    datac=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_11_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    dataa=murax.system_cpu.reduce_nor_75_wire \
    cout=murax.system_cpu.add_5_117_wire \
    sumout=murax.system_cpu.add_5_116_wire

# Subckt 286: murax.system_cpu.add_3_101_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_97_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_wire \
    cout=murax.system_cpu.add_3_102_wire \
    sumout=murax.system_cpu.add_3_101_wire

# Subckt 287: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[31]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 288: murax.system_apbBridge._zz_9[25]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_7_0_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[25]_wire

# Subckt 289: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[25]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 290: murax.system_apbBridge._zz_9[28]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_4_1_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[28]_wire

# Subckt 291: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a4 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[28]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire

# Subckt 292: murax.system_apbBridge._zz_9[27]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_5_0_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[27]_wire

# Subckt 293: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a3 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[27]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire

# Subckt 294: murax.system_apbBridge._zz_9[26]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_6_0_wire \
    sclr=murax.apb3Router_1.selIndex[1]_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[26]_wire

# Subckt 295: murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a2 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i55_2_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[26]_wire \
    portbdataout=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire

# Subckt 296: murax.system_uartCtrl.streamFifo_2.add_3_22_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    cout=murax.system_uartCtrl.streamFifo_2.add_3_22_wire

# Subckt 297: murax.system_cpu.add_2_136_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_7_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[4]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_137_wire \
    sumout=murax.system_cpu.add_2_136_wire

# Subckt 298: murax.system_cpu.add_2_141_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_137_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[5]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[5]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_142_wire \
    sumout=murax.system_cpu.add_2_141_wire

# Subckt 299: murax.system_cpu.add_2_146_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_142_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[6]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[6]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_147_wire \
    sumout=murax.system_cpu.add_2_146_wire

# Subckt 300: murax.system_cpu.add_2_151_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_127_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[8]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[8]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_152_wire \
    sumout=murax.system_cpu.add_2_151_wire

# Subckt 301: murax.system_cpu.add_2_156_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_152_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[9]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[9]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_157_wire \
    sumout=murax.system_cpu.add_2_156_wire

# Subckt 302: murax.system_cpu.add_2_161_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_2_157_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[10]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[10]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire \
    cout=murax.system_cpu.add_2_162_wire \
    sumout=murax.system_cpu.add_2_161_wire

# Subckt 303: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a7 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire

# Subckt 304: murax.system_timer.timerA.add_0_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_27_wire \
    dataa=murax.system_timer.timerA.counter[15]_wire \
    sumout=murax.system_timer.timerA.add_0_1_wire

# Subckt 305: murax.system_timer.timerB.add_0_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_27_wire \
    dataa=murax.system_timer.timerB.counter[15]_wire \
    sumout=murax.system_timer.timerB.add_0_1_wire

# Subckt 306: murax.system_timer.timerA.add_0_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_12_wire \
    dataa=murax.system_timer.timerA.counter[4]_wire \
    cout=murax.system_timer.timerA.add_0_7_wire \
    sumout=murax.system_timer.timerA.add_0_6_wire

# Subckt 307: murax.system_timer.timerB.add_0_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_12_wire \
    dataa=murax.system_timer.timerB.counter[4]_wire \
    cout=murax.system_timer.timerB.add_0_7_wire \
    sumout=murax.system_timer.timerB.add_0_6_wire

# Subckt 308: murax.system_timer.timerA.add_0_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_17_wire \
    dataa=murax.system_timer.timerA.counter[3]_wire \
    cout=murax.system_timer.timerA.add_0_12_wire \
    sumout=murax.system_timer.timerA.add_0_11_wire

# Subckt 309: murax.system_timer.timerB.add_0_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_17_wire \
    dataa=murax.system_timer.timerB.counter[3]_wire \
    cout=murax.system_timer.timerB.add_0_12_wire \
    sumout=murax.system_timer.timerB.add_0_11_wire

# Subckt 310: murax.system_timer.timerA.add_0_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_77_wire \
    dataa=murax.system_timer.timerA.counter[2]_wire \
    cout=murax.system_timer.timerA.add_0_17_wire \
    sumout=murax.system_timer.timerA.add_0_16_wire

# Subckt 311: murax.system_timer.timerB.add_0_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_77_wire \
    dataa=murax.system_timer.timerB.counter[2]_wire \
    cout=murax.system_timer.timerB.add_0_17_wire \
    sumout=murax.system_timer.timerB.add_0_16_wire

# Subckt 312: murax.system_timer.timerA.add_0_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_42_wire \
    dataa=murax.system_timer.timerA.counter[6]_wire \
    cout=murax.system_timer.timerA.add_0_22_wire \
    sumout=murax.system_timer.timerA.add_0_21_wire

# Subckt 313: murax.system_timer.timerB.add_0_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_42_wire \
    dataa=murax.system_timer.timerB.counter[6]_wire \
    cout=murax.system_timer.timerB.add_0_22_wire \
    sumout=murax.system_timer.timerB.add_0_21_wire

# Subckt 314: murax.system_timer.timerA.add_0_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_32_wire \
    dataa=murax.system_timer.timerA.counter[14]_wire \
    cout=murax.system_timer.timerA.add_0_27_wire \
    sumout=murax.system_timer.timerA.add_0_26_wire

# Subckt 315: murax.system_timer.timerB.add_0_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_32_wire \
    dataa=murax.system_timer.timerB.counter[14]_wire \
    cout=murax.system_timer.timerB.add_0_27_wire \
    sumout=murax.system_timer.timerB.add_0_26_wire

# Subckt 316: murax.system_timer.timerA.add_0_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_37_wire \
    dataa=murax.system_timer.timerA.counter[13]_wire \
    cout=murax.system_timer.timerA.add_0_32_wire \
    sumout=murax.system_timer.timerA.add_0_31_wire

# Subckt 317: murax.system_timer.timerB.add_0_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_37_wire \
    dataa=murax.system_timer.timerB.counter[13]_wire \
    cout=murax.system_timer.timerB.add_0_32_wire \
    sumout=murax.system_timer.timerB.add_0_31_wire

# Subckt 318: murax.system_timer.timerA.add_0_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_57_wire \
    dataa=murax.system_timer.timerA.counter[12]_wire \
    cout=murax.system_timer.timerA.add_0_37_wire \
    sumout=murax.system_timer.timerA.add_0_36_wire

# Subckt 319: murax.system_timer.timerB.add_0_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_57_wire \
    dataa=murax.system_timer.timerB.counter[12]_wire \
    cout=murax.system_timer.timerB.add_0_37_wire \
    sumout=murax.system_timer.timerB.add_0_36_wire

# Subckt 320: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[1]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 321: murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=murax._zz_12_0_wire \
    portbaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portbaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portbaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portbaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portbaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portbaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portbaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portbaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portbaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portbaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portawe=murax.system_ram.i49_0_wire \
    portaaddr[0]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    portaaddr[1]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    portaaddr[2]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    portaaddr[3]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    portaaddr[4]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    portaaddr[5]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    portaaddr[6]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire \
    portaaddr[7]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire \
    portaaddr[8]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire \
    portaaddr[9]=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire \
    portadatain=murax._zz_7[0]_wire \
    portbdataout=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 322: murax.system_timer.timerA.add_0_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_7_wire \
    dataa=murax.system_timer.timerA.counter[5]_wire \
    cout=murax.system_timer.timerA.add_0_42_wire \
    sumout=murax.system_timer.timerA.add_0_41_wire

# Subckt 323: murax.system_timer.timerB.add_0_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_7_wire \
    dataa=murax.system_timer.timerB.counter[5]_wire \
    cout=murax.system_timer.timerB.add_0_42_wire \
    sumout=murax.system_timer.timerB.add_0_41_wire

# Subckt 324: murax.system_uartCtrl.streamFifo_3.add_3_7_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    cout=murax.system_uartCtrl.streamFifo_3.add_3_7_wire

# Subckt 325: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_33_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[5]_wire

# Subckt 326: murax.system_timer.prescaler_1.add_0_1_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_17_wire \
    dataa=murax.system_timer.prescaler_1.counter[15]_wire \
    sumout=murax.system_timer.prescaler_1.add_0_1_wire

# Subckt 327: murax.system_timer.prescaler_1.add_0_6_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_32_wire \
    dataa=murax.system_timer.prescaler_1.counter[12]_wire \
    cout=murax.system_timer.prescaler_1.add_0_7_wire \
    sumout=murax.system_timer.prescaler_1.add_0_6_wire

# Subckt 328: murax.system_timer.prescaler_1.add_0_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_7_wire \
    dataa=murax.system_timer.prescaler_1.counter[13]_wire \
    cout=murax.system_timer.prescaler_1.add_0_12_wire \
    sumout=murax.system_timer.prescaler_1.add_0_11_wire

# Subckt 329: murax.system_timer.prescaler_1.add_0_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_12_wire \
    dataa=murax.system_timer.prescaler_1.counter[14]_wire \
    cout=murax.system_timer.prescaler_1.add_0_17_wire \
    sumout=murax.system_timer.prescaler_1.add_0_16_wire

# Subckt 330: murax.system_timer.prescaler_1.add_0_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_47_wire \
    dataa=murax.system_timer.prescaler_1.counter[9]_wire \
    cout=murax.system_timer.prescaler_1.add_0_22_wire \
    sumout=murax.system_timer.prescaler_1.add_0_21_wire

# Subckt 331: murax.system_timer.prescaler_1.add_0_26_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_22_wire \
    dataa=murax.system_timer.prescaler_1.counter[10]_wire \
    cout=murax.system_timer.prescaler_1.add_0_27_wire \
    sumout=murax.system_timer.prescaler_1.add_0_26_wire

# Subckt 332: murax.system_timer.prescaler_1.add_0_31_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_27_wire \
    dataa=murax.system_timer.prescaler_1.counter[11]_wire \
    cout=murax.system_timer.prescaler_1.add_0_32_wire \
    sumout=murax.system_timer.prescaler_1.add_0_31_wire

# Subckt 333: murax.system_timer.prescaler_1.add_0_36_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_77_wire \
    dataa=murax.system_timer.prescaler_1.counter[6]_wire \
    cout=murax.system_timer.prescaler_1.add_0_37_wire \
    sumout=murax.system_timer.prescaler_1.add_0_36_wire

# Subckt 334: murax.system_timer.prescaler_1.add_0_41_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_37_wire \
    dataa=murax.system_timer.prescaler_1.counter[7]_wire \
    cout=murax.system_timer.prescaler_1.add_0_42_wire \
    sumout=murax.system_timer.prescaler_1.add_0_41_wire

# Subckt 335: murax.system_timer.prescaler_1.add_0_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_42_wire \
    dataa=murax.system_timer.prescaler_1.counter[8]_wire \
    cout=murax.system_timer.prescaler_1.add_0_47_wire \
    sumout=murax.system_timer.prescaler_1.add_0_46_wire

# Subckt 336: murax.system_timer.prescaler_1.add_0_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    dataa=murax.system_timer.prescaler_1.counter[0]_wire \
    cout=murax.system_timer.prescaler_1.add_0_52_wire \
    sumout=murax.system_timer.prescaler_1.add_0_51_wire

# Subckt 337: murax.system_timer.prescaler_1.add_0_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_52_wire \
    dataa=murax.system_timer.prescaler_1.counter[1]_wire \
    cout=murax.system_timer.prescaler_1.add_0_57_wire \
    sumout=murax.system_timer.prescaler_1.add_0_56_wire

# Subckt 338: murax.system_timer.prescaler_1.add_0_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_57_wire \
    dataa=murax.system_timer.prescaler_1.counter[2]_wire \
    cout=murax.system_timer.prescaler_1.add_0_62_wire \
    sumout=murax.system_timer.prescaler_1.add_0_61_wire

# Subckt 339: murax.system_timer.prescaler_1.add_0_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_62_wire \
    dataa=murax.system_timer.prescaler_1.counter[3]_wire \
    cout=murax.system_timer.prescaler_1.add_0_67_wire \
    sumout=murax.system_timer.prescaler_1.add_0_66_wire

# Subckt 340: murax.system_timer.prescaler_1.add_0_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_67_wire \
    dataa=murax.system_timer.prescaler_1.counter[4]_wire \
    cout=murax.system_timer.prescaler_1.add_0_72_wire \
    sumout=murax.system_timer.prescaler_1.add_0_71_wire

# Subckt 341: murax.system_timer.prescaler_1.add_0_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.prescaler_1.add_0_72_wire \
    dataa=murax.system_timer.prescaler_1.counter[5]_wire \
    cout=murax.system_timer.prescaler_1.add_0_77_wire \
    sumout=murax.system_timer.prescaler_1.add_0_76_wire

# Subckt 342: murax.system_timer.timerA.add_0_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_67_wire \
    dataa=murax.system_timer.timerA.counter[9]_wire \
    cout=murax.system_timer.timerA.add_0_47_wire \
    sumout=murax.system_timer.timerA.add_0_46_wire

# Subckt 343: murax.system_timer.timerA.add_0_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_47_wire \
    dataa=murax.system_timer.timerA.counter[10]_wire \
    cout=murax.system_timer.timerA.add_0_52_wire \
    sumout=murax.system_timer.timerA.add_0_51_wire

# Subckt 344: murax.system_timer.timerA.add_0_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_52_wire \
    dataa=murax.system_timer.timerA.counter[11]_wire \
    cout=murax.system_timer.timerA.add_0_57_wire \
    sumout=murax.system_timer.timerA.add_0_56_wire

# Subckt 345: murax.system_timer.timerA.add_0_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_22_wire \
    dataa=murax.system_timer.timerA.counter[7]_wire \
    cout=murax.system_timer.timerA.add_0_62_wire \
    sumout=murax.system_timer.timerA.add_0_61_wire

# Subckt 346: murax.system_timer.timerA.add_0_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_62_wire \
    dataa=murax.system_timer.timerA.counter[8]_wire \
    cout=murax.system_timer.timerA.add_0_67_wire \
    sumout=murax.system_timer.timerA.add_0_66_wire

# Subckt 347: murax.system_timer.timerA.add_0_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    datab=murax.system_timer.timerA.reduce_nor_0_wire \
    dataa=murax.system_timer.timerA.counter[0]_wire \
    cout=murax.system_timer.timerA.add_0_72_wire \
    sumout=murax.system_timer.timerA.add_0_71_wire

# Subckt 348: murax.system_timer.timerA.add_0_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerA.add_0_72_wire \
    dataa=murax.system_timer.timerA.counter[1]_wire \
    cout=murax.system_timer.timerA.add_0_77_wire \
    sumout=murax.system_timer.timerA.add_0_76_wire

# Subckt 349: murax.system_timer.timerB.add_0_46_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_67_wire \
    dataa=murax.system_timer.timerB.counter[9]_wire \
    cout=murax.system_timer.timerB.add_0_47_wire \
    sumout=murax.system_timer.timerB.add_0_46_wire

# Subckt 350: murax.system_timer.timerB.add_0_51_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_47_wire \
    dataa=murax.system_timer.timerB.counter[10]_wire \
    cout=murax.system_timer.timerB.add_0_52_wire \
    sumout=murax.system_timer.timerB.add_0_51_wire

# Subckt 351: murax.system_timer.timerB.add_0_56_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_52_wire \
    dataa=murax.system_timer.timerB.counter[11]_wire \
    cout=murax.system_timer.timerB.add_0_57_wire \
    sumout=murax.system_timer.timerB.add_0_56_wire

# Subckt 352: murax.system_timer.timerB.add_0_61_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_22_wire \
    dataa=murax.system_timer.timerB.counter[7]_wire \
    cout=murax.system_timer.timerB.add_0_62_wire \
    sumout=murax.system_timer.timerB.add_0_61_wire

# Subckt 353: murax.system_timer.timerB.add_0_66_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_62_wire \
    dataa=murax.system_timer.timerB.counter[8]_wire \
    cout=murax.system_timer.timerB.add_0_67_wire \
    sumout=murax.system_timer.timerB.add_0_66_wire

# Subckt 354: murax.system_timer.timerB.add_0_71_I 
.subckt fourteennm_lcell_comb5 \
    cin=gnd \
    datab=murax.system_timer.timerB.reduce_nor_0_wire \
    dataa=murax.system_timer.timerB.counter[0]_wire \
    cout=murax.system_timer.timerB.add_0_72_wire \
    sumout=murax.system_timer.timerB.add_0_71_wire

# Subckt 355: murax.system_timer.timerB.add_0_76_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_timer.timerB.add_0_72_wire \
    dataa=murax.system_timer.timerB.counter[1]_wire \
    cout=murax.system_timer.timerB.add_0_77_wire \
    sumout=murax.system_timer.timerB.add_0_76_wire

# Subckt 356: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_35_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[9]_wire

# Subckt 357: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_37_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[13]_wire

# Subckt 358: murax.system_cpu.add_5_121_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_157_wire \
    datad=murax.system_cpu.decode_to_execute_RS1[11]_wire \
    datac=murax.system_cpu.Select_117_0_wire \
    datab=murax.system_cpu.decode_to_execute_PC[11]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_122_wire \
    sumout=murax.system_cpu.add_5_121_wire

# Subckt 359: murax.system_cpu.add_3_106_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_142_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_wire \
    cout=murax.system_cpu.add_3_107_wire \
    sumout=murax.system_cpu.add_3_106_wire

# Subckt 360: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_39_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[17]_wire

# Subckt 361: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_41_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[16]_wire

# Subckt 362: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_43_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[15]_wire

# Subckt 363: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_45_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[14]_wire

# Subckt 364: murax.system_uartCtrl.streamFifo_3.add_3_11_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_3.add_3_2_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    cout=murax.system_uartCtrl.streamFifo_3.add_3_12_wire \
    sumout=murax.system_uartCtrl.streamFifo_3.add_3_11_wire

# Subckt 365: murax.system_uartCtrl.streamFifo_3.add_3_16_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_3.add_3_22_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[3]_wire \
    sumout=murax.system_uartCtrl.streamFifo_3.add_3_16_wire

# Subckt 366: murax.system_uartCtrl.streamFifo_3.add_3_21_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_uartCtrl.streamFifo_3.add_3_12_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_wire \
    cout=murax.system_uartCtrl.streamFifo_3.add_3_22_wire \
    sumout=murax.system_uartCtrl.streamFifo_3.add_3_21_wire

# Subckt 367: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_48_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[29]_wire

# Subckt 368: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_51_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[30]_wire

# Subckt 369: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_55_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[28]_wire

# Subckt 370: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_57_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[27]_wire

# Subckt 371: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_59_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[23]_wire

# Subckt 372: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_61_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[22]_wire

# Subckt 373: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_63_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[21]_wire

# Subckt 374: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_65_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[26]_wire

# Subckt 375: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_67_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[25]_wire

# Subckt 376: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_69_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[24]_wire

# Subckt 377: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_71_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[20]_wire

# Subckt 378: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_73_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[19]_wire

# Subckt 379: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_75_wire \
    sclr=murax.system_cpu._zz_58[0]_15_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[18]_wire

# Subckt 380: murax.system_cpu.add_5_126_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_7_wire \
    datab=murax.system_cpu.execute_BranchPlugin_branch_src2[4]_2_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_12_wire \
    cout=murax.system_cpu.add_5_127_wire \
    sumout=murax.system_cpu.add_5_126_wire

# Subckt 381: murax.system_cpu.add_3_111_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_2_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_wire \
    cout=murax.system_cpu.add_3_112_wire \
    sumout=murax.system_cpu.add_3_111_wire

# Subckt 382: murax.system_cpu.add_5_131_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_127_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[25]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[5]_wire \
    datab=murax.system_cpu.decode_to_execute_PC[5]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_132_wire \
    sumout=murax.system_cpu.add_5_131_wire

# Subckt 383: murax.system_cpu.add_3_116_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_112_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_wire \
    cout=murax.system_cpu.add_3_117_wire \
    sumout=murax.system_cpu.add_3_116_wire

# Subckt 384: murax.system_cpu.add_5_136_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_132_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_13_wire \
    cout=murax.system_cpu.add_5_137_wire \
    sumout=murax.system_cpu.add_5_136_wire

# Subckt 385: murax.system_cpu.add_3_121_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_117_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_wire \
    cout=murax.system_cpu.add_3_122_wire \
    sumout=murax.system_cpu.add_3_121_wire

# Subckt 386: murax.system_cpu.add_5_141_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_137_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[27]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[7]_wire \
    datab=murax.system_cpu.decode_to_execute_PC[7]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_142_wire \
    sumout=murax.system_cpu.add_5_141_wire

# Subckt 387: murax.system_cpu.add_3_126_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_122_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_wire \
    cout=murax.system_cpu.add_3_127_wire \
    sumout=murax.system_cpu.add_3_126_wire

# Subckt 388: murax.system_cpu.add_5_146_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_142_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[28]_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_14_wire \
    cout=murax.system_cpu.add_5_147_wire \
    sumout=murax.system_cpu.add_5_146_wire

# Subckt 389: murax.system_cpu.add_3_131_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_127_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_wire \
    cout=murax.system_cpu.add_3_132_wire \
    sumout=murax.system_cpu.add_3_131_wire

# Subckt 390: murax.system_cpu.add_5_151_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_147_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[29]_wire \
    datac=murax.system_cpu.decode_to_execute_RS1[9]_wire \
    datab=murax.system_cpu.decode_to_execute_PC[9]_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    cout=murax.system_cpu.add_5_152_wire \
    sumout=murax.system_cpu.add_5_151_wire

# Subckt 391: murax.system_cpu.add_3_136_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_132_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_wire \
    cout=murax.system_cpu.add_3_137_wire \
    sumout=murax.system_cpu.add_3_136_wire

# Subckt 392: murax.system_cpu.add_5_156_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_5_152_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[30]_wire \
    dataa=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_15_wire \
    cout=murax.system_cpu.add_5_157_wire \
    sumout=murax.system_cpu.add_5_156_wire

# Subckt 393: murax.system_cpu.add_3_141_I 
.subckt fourteennm_lcell_comb5 \
    cin=murax.system_cpu.add_3_137_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_wire \
    cout=murax.system_cpu.add_3_142_wire \
    sumout=murax.system_cpu.add_3_141_wire

# Subckt 394: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a1 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire

# Subckt 395: murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.ram_block2a0 
.subckt fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4} \
    clk_portbin=io_mainClk \
    clk_portain=io_mainClk \
    portbre=vcc \
    portbaddr[0]=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    portbaddr[1]=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    portbaddr[2]=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    portbaddr[3]=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    portawe=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    portaaddr[0]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    portaaddr[1]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    portaaddr[2]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    portaaddr[3]=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    portadatain=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_wire \
    portbdataout=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire

# Subckt 396: murax.system_cpu._zz_58[0]_76_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_cpu._zz_141_2_wire \
    datag=murax.system_cpu.i3188_wire \
    dataf=murax.system_cpu.add_2_66_wire \
    datae=murax.system_cpu._zz_58[0]_53_wire \
    datad=murax.system_cpu._zz_58[0]_52_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    combout=murax.system_cpu._zz_58[0]_76_wire

# Subckt 397: murax.system_cpu._zz_58[0]_81_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_cpu.i3188_wire \
    datag=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataf=murax.system_cpu._zz_58[0]_30_wire \
    datae=murax.system_cpu.add_2_11_wire \
    datad=murax.system_cpu.reduce_nor_48_wire \
    datac=murax.system_cpu._zz_58[0]_30_wire \
    datab=murax.system_cpu._zz_141_2_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_81_wire

# Subckt 398: murax.apb3Router_1.Select_25_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datad=murax.system_timer._zz_6[7]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_25_1_wire \
    dataa=murax.apb3Router_1.Select_25_7_wire \
    combout=murax.apb3Router_1.Select_25_2_wire

# Subckt 399: murax.apb3Router_1.Select_25_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[7]_wire \
    dataf=sw[7] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[7]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_25_7_wire

# Subckt 400: murax.apb3Router_1.Select_24_6_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.apb3Router_1.Select_24_2_wire \
    dataf=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datae=murax.apb3Router_1.Select_24_3_wire \
    datad=murax.apb3Router_1.Select_24_4_wire \
    datac=murax.apb3Router_1.Select_24_5_wire \
    datab=murax.apb3Router_1.Select_24_11_wire \
    dataa=murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable_wire \
    combout=murax.apb3Router_1.Select_24_6_wire

# Subckt 401: murax.apb3Router_1.Select_24_11_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[8]_wire \
    dataf=sw[8] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[8]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_24_11_wire

# Subckt 402: murax.apb3Router_1.Select_24_16_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.apb3Router_1.Select_24_2_wire \
    dataf=murax.system_uartCtrl.streamFifo_3.popping_2_wire \
    datae=murax.system_timer._zz_6[9]_wire \
    datad=murax.system_timer.Decoder_0_1_wire \
    datac=murax.apb3Router_1.Select_24_1_wire \
    datab=murax.apb3Router_1.Select_24_21_wire \
    dataa=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_wire \
    combout=murax.apb3Router_1.Select_24_16_wire

# Subckt 403: murax.apb3Router_1.Select_24_21_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[9]_wire \
    dataf=sw[9] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[9]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_24_21_wire

# Subckt 404: murax.system_cpu._zz_58[0]_86_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datag=murax.system_cpu.CsrPlugin_mie_MSIE_wire \
    dataf=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    datae=murax.system_cpu.CsrPlugin_mstatus_MIE_wire \
    datad=murax.system_cpu.CsrPlugin_mcause_exceptionCode[3]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.reduce_nor_48_1_wire \
    combout=murax.system_cpu._zz_58[0]_86_wire

# Subckt 405: murax.apb3Router_1.Select_27_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datad=murax.system_timer._zz_6[5]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_27_1_wire \
    dataa=murax.apb3Router_1.Select_27_7_wire \
    combout=murax.apb3Router_1.Select_27_2_wire

# Subckt 406: murax.apb3Router_1.Select_27_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[5]_wire \
    dataf=sw[5] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[5]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_27_7_wire

# Subckt 407: murax.apb3Router_1.Select_26_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datad=murax.system_timer._zz_6[6]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_26_1_wire \
    dataa=murax.apb3Router_1.Select_26_7_wire \
    combout=murax.apb3Router_1.Select_26_2_wire

# Subckt 408: murax.apb3Router_1.Select_26_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[6]_wire \
    dataf=sw[6] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[6]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_26_7_wire

# Subckt 409: murax.apb3Router_1.Select_30_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datad=murax.system_timer._zz_6[2]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_30_1_wire \
    dataa=murax.apb3Router_1.Select_30_7_wire \
    combout=murax.apb3Router_1.Select_30_2_wire

# Subckt 410: murax.apb3Router_1.Select_30_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[2]_wire \
    dataf=sw[2] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[2]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_30_7_wire

# Subckt 411: murax.apb3Router_1.Select_29_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datad=murax.system_timer._zz_6[3]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_29_1_wire \
    dataa=murax.apb3Router_1.Select_29_7_wire \
    combout=murax.apb3Router_1.Select_29_2_wire

# Subckt 412: murax.apb3Router_1.Select_29_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[3]_wire \
    dataf=sw[3] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[3]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_29_7_wire

# Subckt 413: murax.apb3Router_1.Select_28_2_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.apb3Router_1.selIndex[1]_wire \
    datag=murax.system_uartCtrl.reduce_nor_0_0_wire \
    dataf=murax.apb3Router_1.selIndex[0]_wire \
    datae=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datad=murax.system_timer._zz_6[4]_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.apb3Router_1.Select_28_1_wire \
    dataa=murax.apb3Router_1.Select_28_7_wire \
    combout=murax.apb3Router_1.Select_28_2_wire

# Subckt 414: murax.apb3Router_1.Select_28_7_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax.system_apbBridge._zz_5[3]_wire \
    datag=murax.system_gpioACtrl._zz_1[4]_wire \
    dataf=sw[4] \
    datae=murax.system_apbBridge._zz_5[2]_wire \
    datad=murax.system_gpioACtrl._zz_2[4]_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_28_7_wire

# Subckt 415: murax.reduce_nor_1_5_I 
.subckt fourteennm_lcell_comb6 \
    datah=murax._zz_4_wire \
    datag=murax.reduce_nor_1_3_wire \
    dataf=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire \
    datae=murax.reduce_nor_1_1_wire \
    datad=murax._zz_6[27]_wire \
    datac=murax._zz_6[31]_wire \
    datab=murax.reduce_nor_1_2_wire \
    dataa=murax._zz_6[26]_wire \
    combout=murax.reduce_nor_1_5_wire

# Subckt 416: murax.system_uartCtrl.uartCtrl_1.tx._zz_1_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.Select_0_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx._zz_1_wire

# Subckt 417: murax.system_gpioACtrl._zz_1[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[0]_wire

# Subckt 418: murax.system_gpioACtrl._zz_1[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[1]_wire

# Subckt 419: murax.system_gpioACtrl._zz_1[2]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[2]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[2]_wire

# Subckt 420: murax.system_gpioACtrl._zz_1[3]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[3]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[3]_wire

# Subckt 421: murax.system_gpioACtrl._zz_1[4]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[4]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[4]_wire

# Subckt 422: murax.system_gpioACtrl._zz_1[5]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[5]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[5]_wire

# Subckt 423: murax.system_gpioACtrl._zz_1[6]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[6]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[6]_wire

# Subckt 424: murax.system_gpioACtrl._zz_1[7]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[7]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[7]_wire

# Subckt 425: murax.system_gpioACtrl._zz_1[8]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[8]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[8]_wire

# Subckt 426: murax.system_gpioACtrl._zz_1[9]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[9]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[9]_wire

# Subckt 427: murax.system_gpioACtrl._zz_1[10]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[10]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[10]_wire

# Subckt 428: murax.system_gpioACtrl._zz_1[11]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[11]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[11]_wire

# Subckt 429: murax.system_gpioACtrl._zz_1[12]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[12]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[12]_wire

# Subckt 430: murax.system_gpioACtrl._zz_1[13]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[13]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[13]_wire

# Subckt 431: murax.system_gpioACtrl._zz_1[14]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[14]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[14]_wire

# Subckt 432: murax.system_gpioACtrl._zz_1[15]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[15]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[15]_wire

# Subckt 433: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_8_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_wire

# Subckt 434: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_11_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire

# Subckt 435: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_12_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_wire

# Subckt 436: murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_1_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_wire

# Subckt 437: murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_2_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire

# Subckt 438: murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_0_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire

# Subckt 439: murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    datad=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_0_wire

# Subckt 440: murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    datad=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_1_wire

# Subckt 441: murax.system_uartCtrl.uartCtrl_1.tx.Select_0_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_1_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.Mux_0_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_0_0_wire

# Subckt 442: murax.resetCtrl_mainClkReset_I 
.subckt fourteennm_ff \
    d=murax.reduce_or_0_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_mainClkReset_wire

# Subckt 443: murax.system_apbBridge._zz_6[0]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[0]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[0]_wire

# Subckt 444: murax.system_apbBridge._zz_5[2]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[2]_wire

# Subckt 445: murax.system_apbBridge._zz_5[3]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[3]_wire

# Subckt 446: murax.system_apbBridge._zz_5[0]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_2_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[0]_wire

# Subckt 447: murax.system_apbBridge._zz_5[1]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_3_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[1]_wire

# Subckt 448: murax.system_uartCtrl.reduce_nor_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_apbBridge._zz_5[1]_wire \
    datac=murax.system_apbBridge._zz_5[0]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_uartCtrl.reduce_nor_1_0_wire

# Subckt 449: murax.system_apbBridge._zz_5[16]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_4_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[16]_wire

# Subckt 450: murax.system_apbBridge._zz_5[18]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_5_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[18]_wire

# Subckt 451: murax.system_apbBridge._zz_5[19]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_6_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[19]_wire

# Subckt 452: murax.system_apbBridge._zz_4_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter._zz_3_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_4_wire

# Subckt 453: murax.system_apbBridge._zz_5[17]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_7_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[17]_wire

# Subckt 454: murax.system_apbBridge.state_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge.i209_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge.state_wire

# Subckt 455: murax.system_apbBridge._zz_2_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge.i206_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_2_wire

# Subckt 456: murax.system_gpioACtrl.ctrl_doWrite_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_apbBridge._zz_2_wire \
    datac=murax.system_apbBridge.state_wire \
    datab=murax.system_apbBridge._zz_5[17]_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_gpioACtrl.ctrl_doWrite_1_wire

# Subckt 457: murax.system_apbBridge._zz_5[12]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_9_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[12]_wire

# Subckt 458: murax.system_apbBridge._zz_5[13]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_10_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[13]_wire

# Subckt 459: murax.system_apbBridge._zz_5[14]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_11_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[14]_wire

# Subckt 460: murax.system_apbBridge._zz_5[15]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_12_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[15]_wire

# Subckt 461: murax.system_gpioACtrl.ctrl_doWrite_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_apbBridge._zz_5[15]_wire \
    datac=murax.system_apbBridge._zz_5[14]_wire \
    datab=murax.system_apbBridge._zz_5[13]_wire \
    dataa=murax.system_apbBridge._zz_5[12]_wire \
    combout=murax.system_gpioACtrl.ctrl_doWrite_2_wire

# Subckt 462: murax.system_gpioACtrl.ctrl_doWrite_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl.ctrl_doWrite_2_wire \
    datad=murax.system_gpioACtrl.ctrl_doWrite_1_wire \
    datac=murax.system_apbBridge._zz_5[19]_wire \
    datab=murax.system_apbBridge._zz_5[18]_wire \
    dataa=murax.system_apbBridge._zz_5[16]_wire \
    combout=murax.system_gpioACtrl.ctrl_doWrite_0_wire

# Subckt 463: murax.system_gpioACtrl._zz_1[31]_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_gpioACtrl.ctrl_doWrite_0_wire \
    dataa=murax.system_uartCtrl.reduce_nor_1_0_wire \
    combout=murax.system_gpioACtrl._zz_1[31]_0_wire

# Subckt 464: murax.system_apbBridge._zz_6[1]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[1]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[1]_wire

# Subckt 465: murax.system_apbBridge._zz_6[2]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[2]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[2]_wire

# Subckt 466: murax.system_apbBridge._zz_6[3]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[3]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[3]_wire

# Subckt 467: murax.system_apbBridge._zz_6[4]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[4]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[4]_wire

# Subckt 468: murax.system_apbBridge._zz_6[5]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[5]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[5]_wire

# Subckt 469: murax.system_apbBridge._zz_6[6]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[6]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[6]_wire

# Subckt 470: murax.system_apbBridge._zz_6[7]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[7]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[7]_wire

# Subckt 471: murax.system_apbBridge._zz_6[8]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[8]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[8]_wire

# Subckt 472: murax.system_apbBridge._zz_6[9]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[9]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[9]_wire

# Subckt 473: murax.system_apbBridge._zz_6[10]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[10]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[10]_wire

# Subckt 474: murax.system_apbBridge._zz_6[11]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[11]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[11]_wire

# Subckt 475: murax.system_apbBridge._zz_6[12]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[12]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[12]_wire

# Subckt 476: murax.system_apbBridge._zz_6[13]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[13]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[13]_wire

# Subckt 477: murax.system_apbBridge._zz_6[14]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[14]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[14]_wire

# Subckt 478: murax.system_apbBridge._zz_6[15]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[15]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[15]_wire

# Subckt 479: murax.system_uartCtrl.uartCtrl_1.tx.reduce_nor_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.reduce_nor_0_wire

# Subckt 480: murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.reduce_nor_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire

# Subckt 481: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_15_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire

# Subckt 482: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_wire

# Subckt 483: murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire

# Subckt 484: murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_wire

# Subckt 485: murax.system_uartCtrl.streamFifo_2.risingOccupancy_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.risingOccupancy_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire

# Subckt 486: murax.system_uartCtrl.streamFifo_2._zz_2_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.reduce_nor_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2._zz_2_wire

# Subckt 487: murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire

# Subckt 488: murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.add_2_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire

# Subckt 489: murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire

# Subckt 490: murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.add_2_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire

# Subckt 491: murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire

# Subckt 492: murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_wire

# Subckt 493: murax.system_uartCtrl.streamFifo_2.reduce_nor_2_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_wire \
    datae=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    datad=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_0_wire

# Subckt 494: murax.system_uartCtrl.streamFifo_2._zz_6_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2._zz_2_wire \
    datac=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    combout=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire

# Subckt 495: murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[11]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[3]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_0_wire

# Subckt 496: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.i22_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_wire

# Subckt 497: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_wire

# Subckt 498: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.tx.i22_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[2]_wire

# Subckt 499: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_1_wire

# Subckt 500: murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[2]_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[10]_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[9]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[8]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[13]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[12]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_1_wire

# Subckt 501: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_41_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[0]_wire

# Subckt 502: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_46_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[1]_wire

# Subckt 503: murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[4]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.add_0_51_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[4]_wire

# Subckt 504: murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[5]_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[6]_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[7]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[4]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_2_wire

# Subckt 505: murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[14]_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[15]_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[16]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[17]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[18]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.clockDivider_counter[19]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_3_wire

# Subckt 506: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_3_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_2_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_1_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_0_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire

# Subckt 507: murax.system_uartCtrl.uartCtrl_1.tx.Select_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_0_wire

# Subckt 508: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.100_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_7_wire

# Subckt 509: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_8_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_7_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_8_wire

# Subckt 510: murax.system_uartCtrl.streamFifo_2.reduce_nor_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_0_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_wire

# Subckt 511: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_wire \
    datab=murax.system_uartCtrl.streamFifo_2._zz_2_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_9_wire

# Subckt 512: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_3_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_2_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_1_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_0_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire

# Subckt 513: murax.system_uartCtrl.uartCtrl_1.tx.Select_1_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_1_wire

# Subckt 514: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_11_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_1_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_9_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_11_wire

# Subckt 515: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_12_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_1_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.reduce_nor_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_12_wire

# Subckt 516: murax.system_uartCtrl.uartCtrl_1.tx.Select_8_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_1_wire

# Subckt 517: murax.system_gpioACtrl._zz_1[31]_1_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_apbBridge._zz_5[1]_wire \
    dataa=murax.system_apbBridge._zz_5[0]_wire \
    combout=murax.system_gpioACtrl._zz_1[31]_1_wire

# Subckt 518: murax.system_uartCtrl.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_uartCtrl.reduce_nor_0_0_wire

# Subckt 519: murax.io_apb_decoder.io_output_PSEL[1]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_gpioACtrl.ctrl_doWrite_2_wire \
    datae=murax.system_apbBridge._zz_5[19]_wire \
    datad=murax.system_apbBridge._zz_5[18]_wire \
    datac=murax.system_apbBridge._zz_5[16]_wire \
    datab=murax.system_apbBridge._zz_2_wire \
    dataa=murax.system_apbBridge._zz_5[17]_wire \
    combout=murax.io_apb_decoder.io_output_PSEL[1]_0_wire

# Subckt 520: murax.system_uartCtrl.streamFifo_2.pushing_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.io_apb_decoder.io_output_PSEL[1]_0_wire \
    datae=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_uartCtrl.streamFifo_2.pushing_0_wire

# Subckt 521: murax.system_uartCtrl.streamFifo_2.add_2_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.add_2_0_wire

# Subckt 522: murax.system_uartCtrl.streamFifo_2.add_2_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.add_2_1_wire

# Subckt 523: murax.system_uartCtrl.streamFifo_2.add_2_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datae=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.add_2_2_wire

# Subckt 524: murax.system_uartCtrl.streamFifo_2.add_2_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2.popPtr_value[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.popPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.add_2_3_wire

# Subckt 525: murax.system_uartCtrl.uartCtrl_1.tx.Select_8_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_2_wire

# Subckt 526: murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[1]_0_wire

# Subckt 527: murax.resetCtrl_systemClkResetCounter[0]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[0]_0_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[0]_wire

# Subckt 528: murax.resetCtrl_systemClkResetCounter[5]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[5]_1_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[5]_wire

# Subckt 529: murax.resetCtrl_systemClkResetCounter[3]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[3]_2_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[3]_wire

# Subckt 530: murax.resetCtrl_systemClkResetCounter[4]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[4]_3_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[4]_wire

# Subckt 531: murax.resetCtrl_systemClkResetCounter[1]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[1]_4_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[1]_wire

# Subckt 532: murax.resetCtrl_systemClkResetCounter[2]_I 
.subckt fourteennm_ff \
    d=murax.resetCtrl_systemClkResetCounter[2]_5_wire \
    clk=io_mainClk \
    q=murax.resetCtrl_systemClkResetCounter[2]_wire

# Subckt 533: murax.reduce_or_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.resetCtrl_systemClkResetCounter[2]_wire \
    datac=murax.resetCtrl_systemClkResetCounter[1]_wire \
    datab=murax.resetCtrl_systemClkResetCounter[4]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[3]_wire \
    combout=murax.reduce_or_0_0_wire

# Subckt 534: murax.reduce_or_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.reduce_or_0_0_wire \
    datab=murax.resetCtrl_systemClkResetCounter[5]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.reduce_or_0_wire

# Subckt 535: murax._zz_7[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[0]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[0]_wire

# Subckt 536: murax._zz_4_I 
.subckt fourteennm_ff \
    d=murax.i422_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax._zz_4_wire

# Subckt 537: murax._zz_6[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_1_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[2]_wire

# Subckt 538: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire

# Subckt 539: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire \
    datab=murax._zz_6[2]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_0_wire

# Subckt 540: murax._zz_6[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_6_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[3]_wire

# Subckt 541: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_5_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_wire

# Subckt 542: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_wire \
    datab=murax._zz_6[3]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_1_wire

# Subckt 543: murax._zz_6[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_11_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[0]_wire

# Subckt 544: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_6_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_wire

# Subckt 545: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_wire \
    datab=murax._zz_6[0]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_2_wire

# Subckt 546: murax._zz_6[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_16_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[1]_wire

# Subckt 547: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_7_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_wire

# Subckt 548: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_3_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_wire \
    datab=murax._zz_6[1]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_3_wire

# Subckt 549: murax._zz_6[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_21_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[16]_wire

# Subckt 550: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_8_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_wire

# Subckt 551: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_4_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_wire \
    datab=murax._zz_6[16]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_4_wire

# Subckt 552: murax._zz_6[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_26_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[18]_wire

# Subckt 553: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_9_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_wire

# Subckt 554: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_5_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_wire \
    datab=murax._zz_6[18]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_5_wire

# Subckt 555: murax._zz_6[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_31_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[19]_wire

# Subckt 556: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_10_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_wire

# Subckt 557: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_6_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_wire \
    datab=murax._zz_6[19]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_6_wire

# Subckt 558: murax._zz_5_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[5]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_5_wire

# Subckt 559: murax.system_mainBusArbiter._zz_3_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax._zz_4_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_mainBusArbiter._zz_3_wire

# Subckt 560: murax._zz_6[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_36_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[17]_wire

# Subckt 561: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_11_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_wire

# Subckt 562: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_7_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_wire \
    datab=murax._zz_6[17]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_7_wire

# Subckt 563: murax.system_apbBridge.i209_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_apbBridge._zz_2_wire \
    dataa=murax.system_apbBridge.state_wire \
    combout=murax.system_apbBridge.i209_0_wire

# Subckt 564: murax.system_mainBusDecoder_logic_rspPending_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_rspPending_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_mainBusDecoder_logic_rspPending_wire

# Subckt 565: murax.system_ram._zz_1_I 
.subckt fourteennm_ff \
    d=murax.system_ram.i219_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_ram._zz_1_wire

# Subckt 566: murax.system_apbBridge._zz_8_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge.simpleBusStage_rsp_valid_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_8_wire

# Subckt 567: murax.system_mainBusDecoder_logic_rspNoHit_I 
.subckt fourteennm_ff \
    d=murax.i358_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_mainBusDecoder_logic_rspNoHit_wire

# Subckt 568: murax.i318_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_mainBusDecoder_logic_rspNoHit_wire \
    datac=murax.system_apbBridge._zz_8_wire \
    datab=murax.system_ram._zz_1_wire \
    dataa=murax.system_mainBusDecoder_logic_rspPending_wire \
    combout=murax.i318_wire

# Subckt 569: murax._zz_6[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_41_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[30]_wire

# Subckt 570: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_12_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire

# Subckt 571: murax._zz_6[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_46_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[29]_wire

# Subckt 572: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_13_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire

# Subckt 573: murax._zz_6[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_51_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[28]_wire

# Subckt 574: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_14_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_wire

# Subckt 575: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[28]_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_wire \
    datab=murax._zz_6[28]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[28]_8_wire

# Subckt 576: murax.reduce_nor_1_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[28]_8_wire \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire \
    datad=murax._zz_6[29]_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire \
    datab=murax._zz_6[30]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.reduce_nor_1_0_wire

# Subckt 577: murax._zz_6[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_56_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[26]_wire

# Subckt 578: murax._zz_6[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_61_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[27]_wire

# Subckt 579: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_15_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_wire

# Subckt 580: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_16_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_wire

# Subckt 581: murax.reduce_nor_1_1_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_wire \
    combout=murax.reduce_nor_1_1_wire

# Subckt 582: murax._zz_6[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_66_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[31]_wire

# Subckt 583: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5946_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire

# Subckt 584: murax._zz_6[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_71_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[20]_wire

# Subckt 585: murax._zz_6[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_76_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[21]_wire

# Subckt 586: murax._zz_6[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_81_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[22]_wire

# Subckt 587: murax._zz_6[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_86_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[23]_wire

# Subckt 588: murax._zz_6[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_91_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[24]_wire

# Subckt 589: murax._zz_6[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_96_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[25]_wire

# Subckt 590: murax.reduce_nor_1_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax._zz_6[25]_wire \
    datae=murax._zz_6[24]_wire \
    datad=murax._zz_6[23]_wire \
    datac=murax._zz_6[22]_wire \
    datab=murax._zz_6[21]_wire \
    dataa=murax._zz_6[20]_wire \
    combout=murax.reduce_nor_1_2_wire

# Subckt 591: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_17_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_wire

# Subckt 592: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_18_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_wire

# Subckt 593: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_19_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_wire

# Subckt 594: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_20_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_wire

# Subckt 595: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_21_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_wire

# Subckt 596: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_22_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_wire

# Subckt 597: murax.reduce_nor_1_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_wire \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_wire \
    datad=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_wire \
    combout=murax.reduce_nor_1_3_wire

# Subckt 598: murax.reduce_nor_1_4_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.reduce_nor_1_5_wire \
    dataa=murax.reduce_nor_1_0_wire \
    combout=murax.reduce_nor_1_4_wire

# Subckt 599: murax.system_mainBusArbiter.rspPending_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.rspPending_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_mainBusArbiter.rspPending_wire

# Subckt 600: murax.system_mainBusArbiter.i10_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_mainBusArbiter.rspPending_wire \
    datad=murax.system_mainBusDecoder_logic_rspNoHit_wire \
    datac=murax.system_apbBridge._zz_8_wire \
    datab=murax.system_ram._zz_1_wire \
    dataa=murax.system_mainBusDecoder_logic_rspPending_wire \
    combout=murax.system_mainBusArbiter.i10_wire

# Subckt 601: murax.system_cpu.prefetch_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=vcc \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_arbitration_isValid_wire

# Subckt 602: murax.system_cpu.memory_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6096_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_arbitration_isValid_wire

# Subckt 603: murax.system_cpu.writeBack_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5901_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.writeBack_arbitration_isValid_wire

# Subckt 604: murax.system_cpu.execute_to_memory_ENV_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_ENV_CTRL[1]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire

# Subckt 605: murax.system_cpu.memory_arbitration_haltItself_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu.memory_arbitration_haltItself_0_wire

# Subckt 606: murax.system_cpu.execute_to_memory_BRANCH_DO_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_80_3_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_DO_wire

# Subckt 607: murax.system_cpu.execute_arbitration_flushAll_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.execute_to_memory_BRANCH_DO_wire \
    dataa=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    combout=murax.system_cpu.execute_arbitration_flushAll_0_wire

# Subckt 608: murax.system_mainBusArbiter.rspTarget_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.rspTarget_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_mainBusArbiter.rspTarget_wire

# Subckt 609: murax.system_cpu.memory_arbitration_haltItself_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_mainBusArbiter.rspTarget_wire \
    datad=murax.system_mainBusDecoder_logic_rspNoHit_wire \
    datac=murax.system_apbBridge._zz_8_wire \
    datab=murax.system_ram._zz_1_wire \
    dataa=murax.system_mainBusDecoder_logic_rspPending_wire \
    combout=murax.system_cpu.memory_arbitration_haltItself_1_wire

# Subckt 610: murax.system_cpu.execute_to_memory_MEMORY_ENABLE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_MEMORY_ENABLE_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_MEMORY_ENABLE_wire

# Subckt 611: murax.system_cpu.execute_to_memory_INSTRUCTION[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[5]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[5]_wire

# Subckt 612: murax.system_cpu.memory_arbitration_haltItself_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.execute_to_memory_INSTRUCTION[5]_wire \
    datac=murax.system_cpu.execute_to_memory_MEMORY_ENABLE_wire \
    datab=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.memory_arbitration_haltItself_2_wire

# Subckt 613: murax.system_cpu._zz_135_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datae=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datad=murax.system_cpu.execute_arbitration_flushAll_0_wire \
    datac=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    datab=murax.system_cpu.memory_arbitration_isValid_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_135_1_wire

# Subckt 614: murax.system_cpu.fetch_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6075_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_arbitration_isValid_wire

# Subckt 615: murax.system_cpu._zz_81_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5983_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_81_wire

# Subckt 616: murax.system_mainBusDecoder_logic_masterPipelined_rsp_valid_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_mainBusDecoder_logic_rspNoHit_wire \
    datac=murax.system_apbBridge._zz_8_wire \
    datab=murax.system_ram._zz_1_wire \
    dataa=murax.system_mainBusDecoder_logic_rspPending_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_valid_1_wire

# Subckt 617: murax.system_cpu.fetch_arbitration_haltItself_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_mainBusDecoder_logic_masterPipelined_rsp_valid_1_wire \
    datac=murax.system_cpu._zz_81_wire \
    datab=murax.system_cpu.fetch_arbitration_isValid_wire \
    dataa=murax.system_mainBusArbiter.rspTarget_wire \
    combout=murax.system_cpu.fetch_arbitration_haltItself_1_wire

# Subckt 618: murax.system_cpu.decode_to_execute_INSTRUCTION[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[9]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[9]_wire

# Subckt 619: murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_0_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire

# Subckt 620: murax.system_cpu.execute_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6089_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_arbitration_isValid_wire

# Subckt 621: murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_REGFILE_WRITE_VALID_1_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_wire

# Subckt 622: murax.system_cpu.decode_to_execute_INSTRUCTION[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[7]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[7]_wire

# Subckt 623: murax.system_cpu.decode_to_execute_INSTRUCTION[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[8]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[8]_wire

# Subckt 624: murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_1_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire

# Subckt 625: murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_2_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire

# Subckt 626: murax.system_cpu.decode_to_execute_INSTRUCTION[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[10]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[10]_wire

# Subckt 627: murax.system_cpu.decode_to_execute_INSTRUCTION[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[11]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[11]_wire

# Subckt 628: murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_3_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire

# Subckt 629: murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_4_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire

# Subckt 630: murax.system_cpu.i5542_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5542_3_wire \
    datae=murax.system_cpu.i5542_2_wire \
    datad=murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_wire \
    datac=murax.system_cpu.execute_arbitration_isValid_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[9]_wire \
    combout=murax.system_cpu.i5542_1_wire

# Subckt 631: murax.system_cpu.execute_to_memory_INSTRUCTION[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[9]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[9]_wire

# Subckt 632: murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID_wire

# Subckt 633: murax.system_cpu.execute_to_memory_INSTRUCTION[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[7]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[7]_wire

# Subckt 634: murax.system_cpu.execute_to_memory_INSTRUCTION[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[8]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[8]_wire

# Subckt 635: murax.system_cpu.execute_to_memory_INSTRUCTION[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[10]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[10]_wire

# Subckt 636: murax.system_cpu.execute_to_memory_INSTRUCTION[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[11]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[11]_wire

# Subckt 637: murax.system_cpu.i5527_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5527_3_wire \
    datae=murax.system_cpu.i5527_2_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID_wire \
    datac=murax.system_cpu.memory_arbitration_isValid_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    dataa=murax.system_cpu.execute_to_memory_INSTRUCTION[9]_wire \
    combout=murax.system_cpu.i5527_1_wire

# Subckt 638: murax.system_cpu._zz_119[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_119[4]_wire

# Subckt 639: murax.system_cpu._zz_119[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_119[2]_wire

# Subckt 640: murax.system_cpu._zz_119[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_119[3]_wire

# Subckt 641: murax.system_cpu._zz_118_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5028_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_118_wire

# Subckt 642: murax.system_cpu._zz_119[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_119[0]_wire

# Subckt 643: murax.system_cpu._zz_119[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_119[1]_wire

# Subckt 644: murax.system_cpu.i5497_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5497_1_wire \
    datae=murax.system_cpu._zz_118_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    datac=murax.system_cpu._zz_119[2]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    dataa=murax.system_cpu._zz_119[4]_wire \
    combout=murax.system_cpu.i5497_0_wire

# Subckt 645: murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[7]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire

# Subckt 646: murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[8]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire

# Subckt 647: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_VALID_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_VALID_wire

# Subckt 648: murax.system_cpu.i5028_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_VALID_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu.i5028_wire

# Subckt 649: murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[9]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire

# Subckt 650: murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[10]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire

# Subckt 651: murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[11]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire

# Subckt 652: murax.system_cpu.i5512_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    datac=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    datab=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    combout=murax.system_cpu.i5512_1_wire

# Subckt 653: murax.system_cpu.i5512_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5512_1_wire \
    datae=murax.system_cpu.i5028_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    datab=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    combout=murax.system_cpu.i5512_2_wire

# Subckt 654: murax.system_cpu.decode_arbitration_isValid_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6082_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_arbitration_isValid_wire

# Subckt 655: murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_5_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire

# Subckt 656: murax.system_cpu.fetch_to_decode_INSTRUCTION[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_6_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[3]_wire

# Subckt 657: murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_7_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire

# Subckt 658: murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_8_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire

# Subckt 659: murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_9_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire

# Subckt 660: murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_10_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire

# Subckt 661: murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_11_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire

# Subckt 662: murax.system_cpu.i3837_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.i3837_0_wire

# Subckt 663: murax.system_cpu.i3837_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i3837_0_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[3]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.decode_arbitration_isValid_wire \
    combout=murax.system_cpu.i3837_1_wire

# Subckt 664: murax.system_cpu.i3837_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_1_wire \
    datad=murax.system_cpu.i5512_2_wire \
    datac=murax.system_cpu.i5497_0_wire \
    datab=murax.system_cpu.i5527_1_wire \
    dataa=murax.system_cpu.i5542_1_wire \
    combout=murax.system_cpu.i3837_2_wire

# Subckt 665: murax.system_cpu.decode_to_execute_IS_CSR_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_9_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_IS_CSR_wire

# Subckt 666: murax.system_cpu.decode_to_execute_CSR_WRITE_OPCODE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i4526_1_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_CSR_WRITE_OPCODE_wire

# Subckt 667: murax.system_cpu.i3186_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_CSR_WRITE_OPCODE_wire \
    datab=murax.system_cpu.decode_to_execute_IS_CSR_wire \
    dataa=murax.system_cpu.execute_arbitration_isValid_wire \
    combout=murax.system_cpu.i3186_0_wire

# Subckt 668: murax.system_cpu.decode_to_execute_MEMORY_ENABLE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_23_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_MEMORY_ENABLE_wire

# Subckt 669: murax.system_cpu.i3182_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_MEMORY_ENABLE_wire \
    datab=murax.system_cpu.execute_arbitration_isValid_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_cpu.i3182_0_wire

# Subckt 670: murax.system_cpu.execute_LightShifterPlugin_isActive_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5997_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_isActive_wire

# Subckt 671: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_8_0_wire \
    ena=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[2]_wire

# Subckt 672: murax.system_cpu.decode_to_execute_SRC2[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[2]_wire

# Subckt 673: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_8_1_wire \
    ena=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[1]_wire

# Subckt 674: murax.system_cpu.decode_to_execute_SRC2[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_1_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[1]_wire

# Subckt 675: murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[1]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_0_wire

# Subckt 676: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_8_3_wire \
    ena=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_wire

# Subckt 677: murax.system_cpu.decode_to_execute_SRC2[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_2_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[4]_wire

# Subckt 678: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_8_4_wire \
    ena=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[3]_wire

# Subckt 679: murax.system_cpu.decode_to_execute_SRC2[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_3_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[3]_wire

# Subckt 680: murax.system_cpu.reduce_nor_60_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_nor_60_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[3]_wire \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_wire \
    datac=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[1]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[2]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.reduce_nor_60_wire

# Subckt 681: murax.system_cpu.memory_arbitration_haltItself_3_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datab=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    dataa=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    combout=murax.system_cpu.memory_arbitration_haltItself_3_wire

# Subckt 682: murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_6_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_wire

# Subckt 683: murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_16_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_wire

# Subckt 684: murax.system_cpu.decode_to_execute_SRC2[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_4_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[0]_wire

# Subckt 685: murax.system_cpu._zz_141_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC2[0]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    dataa=murax.system_cpu.execute_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_141_1_wire

# Subckt 686: murax.system_cpu._zz_141_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu._zz_141_1_wire \
    datab=murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_wire \
    combout=murax.system_cpu._zz_141_2_wire

# Subckt 687: murax.system_cpu.i5874_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_141_2_wire \
    datae=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    datad=murax.system_cpu.reduce_nor_60_wire \
    datac=murax.system_cpu.i3182_0_wire \
    datab=murax.system_cpu.i3186_0_wire \
    dataa=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    combout=murax.system_cpu.i5874_0_wire

# Subckt 688: murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_12_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire

# Subckt 689: murax.system_cpu.reduce_or_3_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_3_0_wire

# Subckt 690: murax.system_cpu.reduce_or_9_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.reduce_or_9_0_wire

# Subckt 691: murax.system_cpu.i3837_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_or_9_0_wire \
    datac=murax.system_cpu.decode_arbitration_isValid_wire \
    datab=murax.system_cpu.execute_arbitration_isValid_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.i3837_3_wire

# Subckt 692: murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_13_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire

# Subckt 693: murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_14_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire

# Subckt 694: murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_15_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire

# Subckt 695: murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_16_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire

# Subckt 696: murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_17_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire

# Subckt 697: murax.system_cpu.i5543_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5543_4_wire \
    datae=murax.system_cpu.i5543_3_wire \
    datad=murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_wire \
    datac=murax.system_cpu.execute_arbitration_isValid_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[9]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.i5543_1_wire

# Subckt 698: murax.system_cpu.i5528_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5528_3_wire \
    datae=murax.system_cpu.i5528_2_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID_wire \
    datac=murax.system_cpu.memory_arbitration_isValid_wire \
    datab=murax.system_cpu.execute_to_memory_INSTRUCTION[9]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.i5528_1_wire

# Subckt 699: murax.system_cpu.i5513_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.memory_to_writeBack_INSTRUCTION[10]_wire \
    datac=murax.system_cpu.memory_to_writeBack_INSTRUCTION[9]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.i5513_1_wire

# Subckt 700: murax.system_cpu.i5498_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    datad=murax.system_cpu._zz_119[1]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    datab=murax.system_cpu._zz_119[0]_wire \
    dataa=murax.system_cpu._zz_118_wire \
    combout=murax.system_cpu.i5498_0_wire

# Subckt 701: murax.system_cpu.i5498_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    datae=murax.system_cpu._zz_119[4]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    datac=murax.system_cpu._zz_119[3]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    dataa=murax.system_cpu._zz_119[2]_wire \
    combout=murax.system_cpu.i5498_1_wire

# Subckt 702: murax.system_cpu.i5513_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_INSTRUCTION[8]_wire \
    datae=murax.system_cpu.memory_to_writeBack_INSTRUCTION[7]_wire \
    datad=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_VALID_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu.i5513_2_wire

# Subckt 703: murax.system_cpu.i5543_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5513_2_wire \
    datae=murax.system_cpu.i5498_1_wire \
    datad=murax.system_cpu.i5498_0_wire \
    datac=murax.system_cpu.i5513_1_wire \
    datab=murax.system_cpu.memory_to_writeBack_INSTRUCTION[11]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    combout=murax.system_cpu.i5543_2_wire

# Subckt 704: murax.system_cpu.i3837_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5543_2_wire \
    datae=murax.system_cpu.i5528_1_wire \
    datad=murax.system_cpu.i5543_1_wire \
    datac=murax.system_cpu.i3837_3_wire \
    datab=murax.system_cpu.reduce_or_3_0_wire \
    dataa=murax.system_cpu.decode_arbitration_isValid_wire \
    combout=murax.system_cpu.i3837_4_wire

# Subckt 705: murax.system_cpu.fetch_arbitration_isStuck_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i3837_4_wire \
    datac=murax.system_cpu.i5874_0_wire \
    datab=murax.system_cpu.i3837_2_wire \
    dataa=murax.system_cpu.fetch_arbitration_haltItself_1_wire \
    combout=murax.system_cpu.fetch_arbitration_isStuck_1_wire

# Subckt 706: murax.system_cpu.DebugPlugin_haltIt_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.DebugPlugin_haltIt_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.DebugPlugin_haltIt_wire

# Subckt 707: murax.system_cpu.decode_to_execute_IS_EBREAK_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_15_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_IS_EBREAK_wire

# Subckt 708: murax.system_cpu.CsrPlugin_mstatus_MIE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6128_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mstatus_MIE_wire

# Subckt 709: murax.system_cpu.CsrPlugin_mip_MTIP_I 
.subckt fourteennm_ff \
    d=murax.system_timer.reduce_or_19_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mip_MTIP_wire

# Subckt 710: murax.system_cpu.CsrPlugin_mie_MTIE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_CsrPlugin_writeData[7]_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.CsrPlugin_mie_MEIE_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mie_MTIE_wire

# Subckt 711: murax.system_cpu.CsrPlugin_mip_MEIP_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.bridge_interruptCtrl_interrupt_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mip_MEIP_wire

# Subckt 712: murax.system_cpu.CsrPlugin_mie_MEIE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_CsrPlugin_writeData[11]_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.CsrPlugin_mie_MEIE_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mie_MEIE_wire

# Subckt 713: murax.system_cpu.CsrPlugin_mip_MSIP_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.CsrPlugin_mip_MSIP_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mip_MSIP_wire

# Subckt 714: murax.system_cpu.CsrPlugin_mie_MSIE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_CsrPlugin_writeData[3]_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.CsrPlugin_mie_MEIE_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mie_MSIE_wire

# Subckt 715: murax.system_cpu.i6361_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.CsrPlugin_mie_MSIE_wire \
    datac=murax.system_cpu.CsrPlugin_mip_MSIP_wire \
    datab=murax.system_cpu.CsrPlugin_mie_MEIE_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MEIP_wire \
    combout=murax.system_cpu.i6361_0_wire

# Subckt 716: murax.system_cpu.prefetch_IBusSimplePlugin_pendingCmd_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5980_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_IBusSimplePlugin_pendingCmd_wire

# Subckt 717: murax.system_cpu.i3816_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.prefetch_IBusSimplePlugin_pendingCmd_wire \
    datae=murax.system_mainBusArbiter.rspTarget_wire \
    datad=murax.system_mainBusDecoder_logic_rspNoHit_wire \
    datac=murax.system_apbBridge._zz_8_wire \
    datab=murax.system_ram._zz_1_wire \
    dataa=murax.system_mainBusDecoder_logic_rspPending_wire \
    combout=murax.system_cpu.i3816_0_wire

# Subckt 718: murax.system_cpu.prefetch_arbitration_isStuck_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i3816_0_wire \
    datae=murax.system_cpu.i6361_0_wire \
    datad=murax.system_cpu.CsrPlugin_mie_MTIE_wire \
    datac=murax.system_cpu.CsrPlugin_mip_MTIP_wire \
    datab=murax.system_cpu.DebugPlugin_haltIt_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MIE_wire \
    combout=murax.system_cpu.prefetch_arbitration_isStuck_1_wire

# Subckt 719: murax.system_cpu._zz_140_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datae=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datad=murax.system_cpu.execute_arbitration_flushAll_0_wire \
    datac=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    datab=murax.system_cpu.execute_arbitration_isValid_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_140_1_wire

# Subckt 720: murax.system_cpu.prefetch_arbitration_isStuck_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5874_0_wire \
    datad=murax.system_cpu._zz_140_1_wire \
    datac=murax.system_cpu.prefetch_arbitration_isStuck_1_wire \
    datab=murax.system_cpu.decode_to_execute_IS_EBREAK_wire \
    dataa=murax.system_cpu.DebugPlugin_haltIt_wire \
    combout=murax.system_cpu.prefetch_arbitration_isStuck_2_wire

# Subckt 721: murax.system_apbBridge.i206_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_apbBridge.i206_1_wire \
    datae=murax.system_cpu.prefetch_arbitration_isStuck_2_wire \
    datad=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datac=murax._zz_4_wire \
    datab=murax.reduce_nor_1_4_wire \
    dataa=murax.system_apbBridge._zz_2_wire \
    combout=murax.system_apbBridge.i206_0_wire

# Subckt 722: murax._zz_6[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_101_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[12]_wire

# Subckt 723: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_23_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_wire

# Subckt 724: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_wire \
    datab=murax._zz_6[12]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_9_wire

# Subckt 725: murax._zz_6[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_106_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[13]_wire

# Subckt 726: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_24_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_wire

# Subckt 727: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_10_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_wire \
    datab=murax._zz_6[13]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_10_wire

# Subckt 728: murax._zz_6[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_111_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[14]_wire

# Subckt 729: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_25_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_wire

# Subckt 730: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_wire \
    datab=murax._zz_6[14]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_11_wire

# Subckt 731: murax._zz_6[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_116_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[15]_wire

# Subckt 732: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_26_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_wire

# Subckt 733: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_12_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_wire \
    datab=murax._zz_6[15]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_12_wire

# Subckt 734: murax._zz_7[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[1]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[1]_wire

# Subckt 735: murax._zz_7[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[2]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[2]_wire

# Subckt 736: murax._zz_7[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[3]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[3]_wire

# Subckt 737: murax._zz_7[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[4]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[4]_wire

# Subckt 738: murax._zz_7[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[5]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[5]_wire

# Subckt 739: murax._zz_7[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[6]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[6]_wire

# Subckt 740: murax._zz_7[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_RS2[7]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[7]_wire

# Subckt 741: murax._zz_7[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[8]_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[8]_wire

# Subckt 742: murax._zz_7[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[9]_1_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[9]_wire

# Subckt 743: murax._zz_7[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[10]_2_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[10]_wire

# Subckt 744: murax._zz_7[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[11]_3_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[11]_wire

# Subckt 745: murax._zz_7[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[12]_4_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[12]_wire

# Subckt 746: murax._zz_7[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[13]_5_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[13]_wire

# Subckt 747: murax._zz_7[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[14]_6_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[14]_wire

# Subckt 748: murax._zz_7[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[15]_7_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[15]_wire

# Subckt 749: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_13_wire

# Subckt 750: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_14_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.tickCounter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_14_wire

# Subckt 751: murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_15_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_14_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_13_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.Select_1_1_wire \
    datab=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.000_0_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_15_wire

# Subckt 752: murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_0_wire

# Subckt 753: murax.system_uartCtrl.streamFifo_2.risingOccupancy_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire \
    datac=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire \
    combout=murax.system_uartCtrl.streamFifo_2.risingOccupancy_0_wire

# Subckt 754: murax.system_uartCtrl.streamFifo_2.reduce_nor_3_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state_10_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.tx.Select_8_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2.popPtr_value[1]_wire \
    datac=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.popPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.reduce_nor_3_0_wire

# Subckt 755: murax.system_uartCtrl.streamFifo_2.reduce_nor_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_2.reduce_nor_3_0_wire \
    datad=murax.system_uartCtrl.streamFifo_2.add_2_3_wire \
    datac=murax.system_uartCtrl.streamFifo_2.add_2_2_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.reduce_nor_3_wire

# Subckt 756: murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_1_wire

# Subckt 757: murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_2_wire

# Subckt 758: murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_2.pushing_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_2.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_2.pushPtr_value[2]_3_wire

# Subckt 759: murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_3_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_2_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_0_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire

# Subckt 760: murax.system_uartCtrl.uartCtrl_1.tx.i22_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.i22_0_wire

# Subckt 761: murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_0_wire

# Subckt 762: murax.system_uartCtrl.uartCtrl_1.tx.i22_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_counter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.tx.i22_1_wire

# Subckt 763: murax.resetCtrl_systemClkResetCounter[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.reduce_or_0_0_wire \
    datab=murax.resetCtrl_systemClkResetCounter[5]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[0]_0_wire

# Subckt 764: murax.resetCtrl_systemClkResetCounter[5]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.reduce_or_0_0_wire \
    datab=murax.resetCtrl_systemClkResetCounter[5]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[5]_1_wire

# Subckt 765: murax.resetCtrl_systemClkResetCounter[3]_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.reduce_or_0_wire \
    datad=murax.resetCtrl_systemClkResetCounter[2]_wire \
    datac=murax.resetCtrl_systemClkResetCounter[1]_wire \
    datab=murax.resetCtrl_systemClkResetCounter[3]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[3]_2_wire

# Subckt 766: murax.resetCtrl_systemClkResetCounter[4]_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.resetCtrl_systemClkResetCounter[2]_wire \
    datae=murax.resetCtrl_systemClkResetCounter[1]_wire \
    datad=murax.resetCtrl_systemClkResetCounter[4]_wire \
    datac=murax.resetCtrl_systemClkResetCounter[3]_wire \
    datab=murax.resetCtrl_systemClkResetCounter[5]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[4]_3_wire

# Subckt 767: murax.resetCtrl_systemClkResetCounter[1]_4_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.reduce_or_0_wire \
    datab=murax.resetCtrl_systemClkResetCounter[1]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[1]_4_wire

# Subckt 768: murax.resetCtrl_systemClkResetCounter[2]_5_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.reduce_or_0_wire \
    datac=murax.resetCtrl_systemClkResetCounter[2]_wire \
    datab=murax.resetCtrl_systemClkResetCounter[1]_wire \
    dataa=murax.resetCtrl_systemClkResetCounter[0]_wire \
    combout=murax.resetCtrl_systemClkResetCounter[2]_5_wire

# Subckt 769: murax.system_cpu.decode_to_execute_RS2[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[0]_wire

# Subckt 770: murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.reduce_nor_1_5_wire \
    datac=murax.reduce_nor_1_0_wire \
    datab=murax.i318_wire \
    dataa=murax.system_apbBridge._zz_2_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire

# Subckt 771: murax.i422_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire \
    datae=murax.system_cpu._zz_140_1_wire \
    datad=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    datac=murax.system_mainBusArbiter.i10_wire \
    datab=murax.system_cpu.decode_to_execute_MEMORY_ENABLE_wire \
    dataa=murax._zz_4_wire \
    combout=murax.i422_0_wire

# Subckt 772: murax.system_cpu.CsrPlugin_mepc[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[2]_wire

# Subckt 773: murax.system_cpu.execute_to_memory_BRANCH_CALC[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_1_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[2]_wire

# Subckt 774: murax.system_cpu.i46_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_arbitration_isValid_wire \
    datad=murax.system_cpu.fetch_arbitration_isValid_wire \
    datac=murax.system_cpu.execute_arbitration_isValid_wire \
    datab=murax.system_cpu.writeBack_arbitration_isValid_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.i46_1_wire

# Subckt 775: murax.system_cpu.i46_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i46_1_wire \
    datae=murax.system_cpu.i6361_0_wire \
    datad=murax.system_cpu.CsrPlugin_mie_MTIE_wire \
    datac=murax.system_cpu.CsrPlugin_mip_MTIP_wire \
    datab=murax.system_cpu.DebugPlugin_haltIt_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MIE_wire \
    combout=murax.system_cpu.i46_0_wire

# Subckt 776: murax.system_cpu.i5977_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i46_0_wire \
    datac=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_DO_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.i5977_0_wire

# Subckt 777: murax.system_cpu.i5901_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datac=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datab=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.i5901_0_wire

# Subckt 778: murax.system_cpu.i5977_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i5901_0_wire \
    datac=murax.system_cpu.i46_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_DO_wire \
    dataa=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    combout=murax.system_cpu.i5977_1_wire

# Subckt 779: murax.system_cpu.i5977_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[2]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[2]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[2]_wire \
    combout=murax.system_cpu.i5977_2_wire

# Subckt 780: murax.system_cpu.i5977_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i5901_0_wire \
    datac=murax.system_cpu.i46_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_DO_wire \
    dataa=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    combout=murax.system_cpu.i5977_3_wire

# Subckt 781: murax.system_cpu.i5874_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datae=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datad=murax.system_cpu.i3182_0_wire \
    datac=murax.system_cpu.i3186_0_wire \
    datab=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    dataa=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    combout=murax.system_cpu.i5874_1_wire

# Subckt 782: murax.system_cpu.execute_arbitration_flushAll_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datad=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datac=murax.system_cpu.execute_arbitration_flushAll_0_wire \
    datab=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.execute_arbitration_flushAll_1_wire

# Subckt 783: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_141_1_wire \
    datae=murax.system_cpu.memory_arbitration_haltItself_2_wire \
    datad=murax.system_cpu.memory_arbitration_haltItself_1_wire \
    datac=murax.system_cpu.memory_arbitration_haltItself_0_wire \
    datab=murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_wire \
    combout=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire

# Subckt 784: murax.system_cpu.prefetch_arbitration_isFiring_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    datae=murax.system_cpu.execute_arbitration_flushAll_1_wire \
    datad=murax.system_cpu.i5874_1_wire \
    datac=murax.system_cpu.reduce_nor_60_wire \
    datab=murax.system_cpu.execute_arbitration_isValid_wire \
    dataa=murax.system_cpu.decode_to_execute_IS_EBREAK_wire \
    combout=murax.system_cpu.prefetch_arbitration_isFiring_1_wire

# Subckt 785: murax.system_cpu.prefetch_arbitration_isStuck_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.reduce_nor_1_5_wire \
    datae=murax.reduce_nor_1_0_wire \
    datad=murax.system_mainBusArbiter.i10_wire \
    datac=murax.i318_wire \
    datab=murax._zz_4_wire \
    dataa=murax.system_apbBridge._zz_2_wire \
    combout=murax.system_cpu.prefetch_arbitration_isStuck_3_wire

# Subckt 786: murax.system_cpu.i5977_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.prefetch_arbitration_isStuck_3_wire \
    datae=murax.system_cpu.prefetch_arbitration_isStuck_2_wire \
    datad=murax.system_cpu.prefetch_arbitration_isFiring_1_wire \
    datac=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datab=murax.system_cpu.i5977_3_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isValid_wire \
    combout=murax.system_cpu.i5977_4_wire

# Subckt 787: murax.system_cpu.CsrPlugin_mepc[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[3]_wire

# Subckt 788: murax.system_cpu.execute_to_memory_BRANCH_CALC[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_6_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[3]_wire

# Subckt 789: murax.system_cpu.i5977_5_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[3]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[3]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[3]_wire \
    combout=murax.system_cpu.i5977_5_wire

# Subckt 790: murax.system_cpu.CsrPlugin_mepc[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[0]_wire

# Subckt 791: murax.system_cpu.execute_to_memory_BRANCH_CALC[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_BRANCH_CALC[0]_0_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[0]_wire

# Subckt 792: murax.system_cpu.i5977_6_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[0]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[0]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[0]_wire \
    combout=murax.system_cpu.i5977_6_wire

# Subckt 793: murax.system_cpu.CsrPlugin_mepc[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[1]_wire

# Subckt 794: murax.system_cpu.execute_to_memory_BRANCH_CALC[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_16_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[1]_wire

# Subckt 795: murax.system_cpu.i5977_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[1]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[1]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[1]_wire \
    combout=murax.system_cpu.i5977_7_wire

# Subckt 796: murax.system_cpu.execute_to_memory_BRANCH_CALC[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_21_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[16]_wire

# Subckt 797: murax.system_cpu.CsrPlugin_mepc[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[16]_wire

# Subckt 798: murax.system_cpu.i5977_8_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[16]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[16]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[16]_wire \
    combout=murax.system_cpu.i5977_8_wire

# Subckt 799: murax.system_cpu.execute_to_memory_BRANCH_CALC[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_26_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[18]_wire

# Subckt 800: murax.system_cpu.CsrPlugin_mepc[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[18]_wire

# Subckt 801: murax.system_cpu.i5977_9_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[18]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[18]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[18]_wire \
    combout=murax.system_cpu.i5977_9_wire

# Subckt 802: murax.system_cpu.execute_to_memory_BRANCH_CALC[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_31_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[19]_wire

# Subckt 803: murax.system_cpu.CsrPlugin_mepc[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[19]_wire

# Subckt 804: murax.system_cpu.i5977_10_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[19]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[19]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[19]_wire \
    combout=murax.system_cpu.i5977_10_wire

# Subckt 805: murax.system_cpu.decode_to_execute_INSTRUCTION[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[5]_wire

# Subckt 806: murax.system_cpu.execute_to_memory_BRANCH_CALC[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_36_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[17]_wire

# Subckt 807: murax.system_cpu.CsrPlugin_mepc[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[17]_wire

# Subckt 808: murax.system_cpu.i5977_11_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[17]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[17]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[17]_wire \
    combout=murax.system_cpu.i5977_11_wire

# Subckt 809: murax.system_cpu.fetch_arbitration_isStuck_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    datac=murax.system_cpu.i5874_1_wire \
    datab=murax.system_cpu.fetch_arbitration_haltItself_1_wire \
    dataa=murax.system_cpu.reduce_nor_60_wire \
    combout=murax.system_cpu.fetch_arbitration_isStuck_2_wire

# Subckt 810: murax.system_cpu.DebugPlugin_haltIt_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_140_1_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    datad=murax.system_cpu.i5874_1_wire \
    datac=murax.system_cpu.reduce_nor_60_wire \
    datab=murax.system_cpu.decode_to_execute_IS_EBREAK_wire \
    dataa=murax.system_cpu.DebugPlugin_haltIt_wire \
    combout=murax.system_cpu.DebugPlugin_haltIt_0_wire

# Subckt 811: murax.system_cpu._zz_135_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.DebugPlugin_haltIt_0_wire \
    datae=murax.system_cpu.fetch_arbitration_isStuck_2_wire \
    datad=murax.system_cpu.i3837_4_wire \
    datac=murax.system_cpu._zz_135_1_wire \
    datab=murax.system_cpu.i3837_2_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isStuck_1_wire \
    combout=murax.system_cpu._zz_135_2_wire

# Subckt 812: murax.system_mainBusDecoder_logic_rspPending_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_135_2_wire \
    datae=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire \
    datad=murax.system_mainBusArbiter.i10_wire \
    datac=murax.i318_wire \
    datab=murax._zz_4_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_mainBusDecoder_logic_rspPending_0_wire

# Subckt 813: murax.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire \
    datad=murax._zz_6[29]_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire \
    datab=murax._zz_6[30]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.reduce_nor_0_0_wire

# Subckt 814: murax.reduce_nor_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_12_wire \
    datae=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_11_wire \
    datad=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_10_wire \
    datac=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_9_wire \
    datab=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_4_wire \
    dataa=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_7_wire \
    combout=murax.reduce_nor_0_1_wire

# Subckt 815: murax.reduce_nor_0_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.reduce_nor_1_5_wire \
    datae=murax.reduce_nor_0_1_wire \
    datad=murax.reduce_nor_0_0_wire \
    datac=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_6_wire \
    datab=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_5_wire \
    dataa=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[28]_8_wire \
    combout=murax.reduce_nor_0_2_wire

# Subckt 816: murax.system_ram.i219_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_135_2_wire \
    datae=murax.reduce_nor_0_2_wire \
    datad=murax.system_mainBusArbiter.i10_wire \
    datac=murax.i318_wire \
    datab=murax._zz_4_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_ram.i219_wire

# Subckt 817: murax.system_apbBridge.simpleBusStage_rsp_valid_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_apbBridge.simpleBusStage_rsp_valid_0_wire

# Subckt 818: murax.i358_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.reduce_nor_0_2_wire \
    dataa=murax.reduce_nor_1_4_wire \
    combout=murax.i358_wire

# Subckt 819: murax.system_cpu.execute_to_memory_BRANCH_CALC[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_41_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[30]_wire

# Subckt 820: murax.system_cpu.CsrPlugin_mepc[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[30]_wire

# Subckt 821: murax.system_cpu.i5977_12_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[30]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[30]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[30]_wire \
    combout=murax.system_cpu.i5977_12_wire

# Subckt 822: murax.system_cpu.execute_to_memory_BRANCH_CALC[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_46_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[29]_wire

# Subckt 823: murax.system_cpu.CsrPlugin_mepc[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[29]_wire

# Subckt 824: murax.system_cpu.i5977_13_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[29]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[29]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[29]_wire \
    combout=murax.system_cpu.i5977_13_wire

# Subckt 825: murax.system_cpu.execute_to_memory_BRANCH_CALC[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_51_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[28]_wire

# Subckt 826: murax.system_cpu.CsrPlugin_mepc[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[28]_wire

# Subckt 827: murax.system_cpu.i5977_14_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[28]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[28]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[28]_wire \
    combout=murax.system_cpu.i5977_14_wire

# Subckt 828: murax.system_cpu.execute_to_memory_BRANCH_CALC[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_56_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[26]_wire

# Subckt 829: murax.system_cpu.CsrPlugin_mepc[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[26]_wire

# Subckt 830: murax.system_cpu.i5977_15_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[26]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[26]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[26]_wire \
    combout=murax.system_cpu.i5977_15_wire

# Subckt 831: murax.system_cpu.execute_to_memory_BRANCH_CALC[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_61_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[27]_wire

# Subckt 832: murax.system_cpu.CsrPlugin_mepc[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[27]_wire

# Subckt 833: murax.system_cpu.i5977_16_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[27]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[27]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[27]_wire \
    combout=murax.system_cpu.i5977_16_wire

# Subckt 834: murax.system_cpu.execute_to_memory_BRANCH_CALC[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_66_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[31]_wire

# Subckt 835: murax.system_cpu.CsrPlugin_mepc[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.CsrPlugin_mepc[31]_0_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[31]_wire

# Subckt 836: murax.system_cpu.i5946_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5901_0_wire \
    datae=murax.system_cpu.i46_0_wire \
    datad=murax.system_cpu.CsrPlugin_mepc[31]_wire \
    datac=murax.system_cpu.execute_to_memory_BRANCH_CALC[31]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_DO_wire \
    dataa=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    combout=murax.system_cpu.i5946_0_wire

# Subckt 837: murax.system_cpu.prefetch_arbitration_isFiring_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.prefetch_arbitration_isFiring_2_wire \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu.prefetch_arbitration_isStuck_3_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isFiring_1_wire \
    combout=murax.system_cpu.prefetch_arbitration_isFiring_0_wire

# Subckt 838: murax.system_cpu.i5946_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[31]_wire \
    datad=murax.system_cpu.prefetch_arbitration_isFiring_0_wire \
    datac=murax.system_cpu.i5946_0_wire \
    datab=murax.system_cpu.i5977_3_wire \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire \
    combout=murax.system_cpu.i5946_1_wire

# Subckt 839: murax.system_cpu.execute_to_memory_BRANCH_CALC[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_71_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[20]_wire

# Subckt 840: murax.system_cpu.CsrPlugin_mepc[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[20]_wire

# Subckt 841: murax.system_cpu.i5977_17_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[20]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[20]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[20]_wire \
    combout=murax.system_cpu.i5977_17_wire

# Subckt 842: murax.system_cpu.execute_to_memory_BRANCH_CALC[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_76_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[21]_wire

# Subckt 843: murax.system_cpu.CsrPlugin_mepc[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[21]_wire

# Subckt 844: murax.system_cpu.i5977_18_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[21]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[21]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[21]_wire \
    combout=murax.system_cpu.i5977_18_wire

# Subckt 845: murax.system_cpu.execute_to_memory_BRANCH_CALC[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_81_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[22]_wire

# Subckt 846: murax.system_cpu.CsrPlugin_mepc[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[22]_wire

# Subckt 847: murax.system_cpu.i5977_19_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[22]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[22]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[22]_wire \
    combout=murax.system_cpu.i5977_19_wire

# Subckt 848: murax.system_cpu.execute_to_memory_BRANCH_CALC[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_86_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[23]_wire

# Subckt 849: murax.system_cpu.CsrPlugin_mepc[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[23]_wire

# Subckt 850: murax.system_cpu.i5977_20_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[23]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[23]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[23]_wire \
    combout=murax.system_cpu.i5977_20_wire

# Subckt 851: murax.system_cpu.execute_to_memory_BRANCH_CALC[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_91_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[24]_wire

# Subckt 852: murax.system_cpu.CsrPlugin_mepc[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[24]_wire

# Subckt 853: murax.system_cpu.i5977_21_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[24]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[24]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[24]_wire \
    combout=murax.system_cpu.i5977_21_wire

# Subckt 854: murax.system_cpu.execute_to_memory_BRANCH_CALC[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_96_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[25]_wire

# Subckt 855: murax.system_cpu.CsrPlugin_mepc[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[25]_wire

# Subckt 856: murax.system_cpu.i5977_22_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[25]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[25]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[25]_wire \
    combout=murax.system_cpu.i5977_22_wire

# Subckt 857: murax.system_mainBusArbiter.rspPending_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_135_2_wire \
    datad=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire \
    datac=murax.system_mainBusArbiter.i10_wire \
    datab=murax._zz_4_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_mainBusArbiter.rspPending_0_wire

# Subckt 858: murax.system_cpu.i6096_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu._zz_140_1_wire \
    datab=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    dataa=murax.system_cpu.memory_arbitration_isValid_wire \
    combout=murax.system_cpu.i6096_0_wire

# Subckt 859: murax.system_cpu.decode_to_execute_ENV_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_4_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_ENV_CTRL[1]_wire

# Subckt 860: murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_51_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire

# Subckt 861: murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_21_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire

# Subckt 862: murax.system_cpu.decode_to_execute_INSTRUCTION[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire

# Subckt 863: murax.system_cpu.decode_to_execute_INSTRUCTION[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire

# Subckt 864: murax.system_cpu.decode_to_execute_INSTRUCTION[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire

# Subckt 865: murax.system_cpu.Mux_80_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    combout=murax.system_cpu.Mux_80_2_wire

# Subckt 866: murax.system_cpu.i5589_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    combout=murax.system_cpu.i5589_0_wire

# Subckt 867: murax.system_cpu.decode_to_execute_SRC2[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_5_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[17]_wire

# Subckt 868: murax.system_cpu.decode_to_execute_SRC1[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_90_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[17]_wire

# Subckt 869: murax.system_cpu.decode_to_execute_SRC2[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_6_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[16]_wire

# Subckt 870: murax.system_cpu.decode_to_execute_SRC1[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_91_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[16]_wire

# Subckt 871: murax.system_cpu.decode_to_execute_SRC2[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_7_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[15]_wire

# Subckt 872: murax.system_cpu.decode_to_execute_SRC1[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_92_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[15]_wire

# Subckt 873: murax.system_cpu.reduce_nor_70_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC1[15]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[15]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC1[16]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[16]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[17]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[17]_wire \
    combout=murax.system_cpu.reduce_nor_70_0_wire

# Subckt 874: murax.system_cpu.decode_to_execute_SRC2[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_8_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[14]_wire

# Subckt 875: murax.system_cpu.decode_to_execute_SRC1[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_93_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[14]_wire

# Subckt 876: murax.system_cpu.decode_to_execute_SRC2[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_9_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[13]_wire

# Subckt 877: murax.system_cpu.decode_to_execute_SRC1[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_94_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[13]_wire

# Subckt 878: murax.system_cpu.decode_to_execute_SRC2[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_10_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[12]_wire

# Subckt 879: murax.system_cpu.decode_to_execute_SRC1[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_95_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[12]_wire

# Subckt 880: murax.system_cpu.reduce_nor_70_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[12]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC1[13]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[13]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[14]_wire \
    combout=murax.system_cpu.reduce_nor_70_1_wire

# Subckt 881: murax.system_cpu.decode_to_execute_SRC2[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_11_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[11]_wire

# Subckt 882: murax.system_cpu.decode_to_execute_SRC2[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_12_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[10]_wire

# Subckt 883: murax.system_cpu.decode_to_execute_SRC2[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_13_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[9]_wire

# Subckt 884: murax.system_cpu.reduce_nor_70_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC2[9]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC1[9]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC2[10]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[10]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[11]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    combout=murax.system_cpu.reduce_nor_70_2_wire

# Subckt 885: murax.system_cpu.decode_to_execute_SRC2[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_14_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[5]_wire

# Subckt 886: murax.system_cpu.reduce_nor_70_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[4]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    combout=murax.system_cpu.reduce_nor_70_3_wire

# Subckt 887: murax.system_cpu.decode_to_execute_SRC2[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_15_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[8]_wire

# Subckt 888: murax.system_cpu.decode_to_execute_SRC2[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_16_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[7]_wire

# Subckt 889: murax.system_cpu.decode_to_execute_SRC2[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_17_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[6]_wire

# Subckt 890: murax.system_cpu.reduce_nor_70_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC2[6]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC1[6]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC2[7]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[8]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[8]_wire \
    combout=murax.system_cpu.reduce_nor_70_4_wire

# Subckt 891: murax.system_cpu.decode_to_execute_SRC1[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_96_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[2]_wire

# Subckt 892: murax.system_cpu.reduce_nor_70_5_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC1[0]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC1[1]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC1[2]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[0]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    combout=murax.system_cpu.reduce_nor_70_5_wire

# Subckt 893: murax.system_cpu.reduce_nor_70_6_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_70_5_wire \
    datad=murax.system_cpu.reduce_nor_70_4_wire \
    datac=murax.system_cpu.reduce_nor_70_3_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[5]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[5]_wire \
    combout=murax.system_cpu.reduce_nor_70_6_wire

# Subckt 894: murax.system_cpu.decode_to_execute_SRC2[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_18_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[29]_wire

# Subckt 895: murax.system_cpu.decode_to_execute_SRC1[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_78_1_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[29]_wire

# Subckt 896: murax.system_cpu.decode_to_execute_SRC2[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_19_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[30]_wire

# Subckt 897: murax.system_cpu.decode_to_execute_SRC1[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_77_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[30]_wire

# Subckt 898: murax.system_cpu.decode_to_execute_SRC2[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_20_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[31]_wire

# Subckt 899: murax.system_cpu.decode_to_execute_SRC1[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_76_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[31]_wire

# Subckt 900: murax.system_cpu.reduce_nor_70_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[31]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[30]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[30]_wire \
    combout=murax.system_cpu.reduce_nor_70_7_wire

# Subckt 901: murax.system_cpu.decode_to_execute_SRC2[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_21_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[28]_wire

# Subckt 902: murax.system_cpu.decode_to_execute_SRC1[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_79_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[28]_wire

# Subckt 903: murax.system_cpu.decode_to_execute_SRC2[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_22_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[27]_wire

# Subckt 904: murax.system_cpu.decode_to_execute_SRC1[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_80_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[27]_wire

# Subckt 905: murax.system_cpu.reduce_nor_70_8_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[27]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[27]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[28]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[28]_wire \
    combout=murax.system_cpu.reduce_nor_70_8_wire

# Subckt 906: murax.system_cpu.decode_to_execute_SRC2[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_23_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[23]_wire

# Subckt 907: murax.system_cpu.decode_to_execute_SRC1[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_84_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[23]_wire

# Subckt 908: murax.system_cpu.decode_to_execute_SRC2[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_24_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[22]_wire

# Subckt 909: murax.system_cpu.decode_to_execute_SRC1[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_85_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[22]_wire

# Subckt 910: murax.system_cpu.decode_to_execute_SRC2[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_25_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[21]_wire

# Subckt 911: murax.system_cpu.decode_to_execute_SRC1[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_86_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[21]_wire

# Subckt 912: murax.system_cpu.reduce_nor_70_9_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[21]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[21]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[22]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[22]_wire \
    combout=murax.system_cpu.reduce_nor_70_9_wire

# Subckt 913: murax.system_cpu.decode_to_execute_SRC2[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_26_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[26]_wire

# Subckt 914: murax.system_cpu.decode_to_execute_SRC1[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_81_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[26]_wire

# Subckt 915: murax.system_cpu.decode_to_execute_SRC2[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_27_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[25]_wire

# Subckt 916: murax.system_cpu.decode_to_execute_SRC1[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_82_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[25]_wire

# Subckt 917: murax.system_cpu.decode_to_execute_SRC2[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_28_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[24]_wire

# Subckt 918: murax.system_cpu.decode_to_execute_SRC1[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_83_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[24]_wire

# Subckt 919: murax.system_cpu.reduce_nor_70_10_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC1[24]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[24]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC1[25]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[25]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[26]_wire \
    combout=murax.system_cpu.reduce_nor_70_10_wire

# Subckt 920: murax.system_cpu.decode_to_execute_SRC2[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_29_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[20]_wire

# Subckt 921: murax.system_cpu.decode_to_execute_SRC1[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_87_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[20]_wire

# Subckt 922: murax.system_cpu.decode_to_execute_SRC2[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_30_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[19]_wire

# Subckt 923: murax.system_cpu.decode_to_execute_SRC1[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_88_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[19]_wire

# Subckt 924: murax.system_cpu.decode_to_execute_SRC2[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Mux_79_31_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC2[18]_wire

# Subckt 925: murax.system_cpu.decode_to_execute_SRC1[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_89_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC1[18]_wire

# Subckt 926: murax.system_cpu.reduce_nor_70_11_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_SRC1[18]_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[18]_wire \
    datad=murax.system_cpu.decode_to_execute_SRC1[19]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[19]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[20]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[20]_wire \
    combout=murax.system_cpu.reduce_nor_70_11_wire

# Subckt 927: murax.system_cpu.reduce_nor_70_12_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_70_11_wire \
    datad=murax.system_cpu.reduce_nor_70_10_wire \
    datac=murax.system_cpu.reduce_nor_70_9_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[23]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[23]_wire \
    combout=murax.system_cpu.reduce_nor_70_12_wire

# Subckt 928: murax.system_cpu.reduce_nor_70_13_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_70_12_wire \
    datad=murax.system_cpu.reduce_nor_70_8_wire \
    datac=murax.system_cpu.reduce_nor_70_7_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[29]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[29]_wire \
    combout=murax.system_cpu.reduce_nor_70_13_wire

# Subckt 929: murax.system_cpu.reduce_nor_70_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_70_13_wire \
    datad=murax.system_cpu.reduce_nor_70_6_wire \
    datac=murax.system_cpu.reduce_nor_70_2_wire \
    datab=murax.system_cpu.reduce_nor_70_1_wire \
    dataa=murax.system_cpu.reduce_nor_70_0_wire \
    combout=murax.system_cpu.reduce_nor_70_wire

# Subckt 930: murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_7_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED_wire

# Subckt 931: murax.system_cpu.i5588_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_66_wire \
    datae=murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[31]_wire \
    combout=murax.system_cpu.i5588_0_wire

# Subckt 932: murax.system_cpu.Mux_80_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i5588_0_wire \
    datae=murax.system_cpu.reduce_nor_70_wire \
    datad=murax.system_cpu.i5589_0_wire \
    datac=murax.system_cpu.Mux_80_2_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.Mux_80_3_wire

# Subckt 933: murax.system_mainBusArbiter.rspTarget_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_135_2_wire \
    datae=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire \
    datad=murax.system_mainBusArbiter.i10_wire \
    datac=murax.system_mainBusArbiter.rspTarget_wire \
    datab=murax._zz_4_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_mainBusArbiter.rspTarget_0_wire

# Subckt 934: murax.system_cpu.i6075_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.prefetch_arbitration_isStuck_3_wire \
    datae=murax.system_cpu.prefetch_arbitration_isStuck_2_wire \
    datad=murax.system_cpu.prefetch_arbitration_isFiring_1_wire \
    datac=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datab=murax.system_cpu.fetch_arbitration_isValid_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isValid_wire \
    combout=murax.system_cpu.i6075_0_wire

# Subckt 935: murax.system_cpu.i5983_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_valid_1_wire \
    datab=murax.system_cpu._zz_81_wire \
    dataa=murax.system_mainBusArbiter.rspTarget_wire \
    combout=murax.system_cpu.i5983_0_wire

# Subckt 936: murax.system_cpu.fetch_to_decode_INSTRUCTION[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_18_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[9]_wire

# Subckt 937: murax.system_mainBusDecoder_logic_rspSourceId[0]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_rspSourceId[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire

# Subckt 938: murax.system_cpu._zz_82[17]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_14_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[17]_wire

# Subckt 939: murax.system_cpu._zz_66[2]_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datad=murax.system_apbBridge._zz_9[17]_wire \
    datac=murax.system_cpu._zz_82[17]_wire \
    datab=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_0_wire

# Subckt 940: murax.system_cpu.decode_arbitration_isStuck_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.i3837_4_wire \
    datab=murax.system_cpu.i5874_0_wire \
    dataa=murax.system_cpu.i3837_2_wire \
    combout=murax.system_cpu.decode_arbitration_isStuck_wire

# Subckt 941: murax.system_cpu.i6089_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_arbitration_isFiring_1_wire \
    datad=murax.system_cpu.decode_arbitration_isStuck_wire \
    datac=murax.system_cpu.i5874_0_wire \
    datab=murax.system_cpu._zz_140_1_wire \
    dataa=murax.system_cpu.decode_arbitration_isValid_wire \
    combout=murax.system_cpu.i6089_0_wire

# Subckt 942: murax.system_cpu.fetch_to_decode_INSTRUCTION[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_19_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[11]_wire

# Subckt 943: murax.system_cpu.decode_REGFILE_WRITE_VALID_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.decode_REGFILE_WRITE_VALID_0_wire

# Subckt 944: murax.system_cpu.fetch_to_decode_INSTRUCTION[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_20_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[10]_wire

# Subckt 945: murax.system_cpu.fetch_to_decode_INSTRUCTION[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_21_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[8]_wire

# Subckt 946: murax.system_cpu.fetch_to_decode_INSTRUCTION[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_22_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[7]_wire

# Subckt 947: murax.system_cpu.reduce_nor_31_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[7]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[8]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[9]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[10]_wire \
    combout=murax.system_cpu.reduce_nor_31_0_wire

# Subckt 948: murax.system_cpu.decode_REGFILE_WRITE_VALID_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_31_0_wire \
    datad=murax.system_cpu.decode_REGFILE_WRITE_VALID_0_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[11]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.decode_REGFILE_WRITE_VALID_1_wire

# Subckt 949: murax.system_cpu._zz_82[15]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_0_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[15]_wire

# Subckt 950: murax.system_apbBridge._zz_9[15]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_17_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[15]_wire

# Subckt 951: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datab=murax.system_apbBridge._zz_9[15]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_0_wire

# Subckt 952: murax.system_cpu._zz_66[2]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_0_wire \
    datab=murax.system_cpu._zz_82[15]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_1_wire

# Subckt 953: murax.system_cpu._zz_82[16]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_1_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[16]_wire

# Subckt 954: murax.system_apbBridge._zz_9[16]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_16_3_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[16]_wire

# Subckt 955: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datab=murax.system_apbBridge._zz_9[16]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_1_wire

# Subckt 956: murax.system_cpu._zz_66[2]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_1_wire \
    datab=murax.system_cpu._zz_82[16]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_2_wire

# Subckt 957: murax.system_cpu._zz_82[18]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_19_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[18]_wire

# Subckt 958: murax.system_cpu._zz_66[2]_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datad=murax.system_apbBridge._zz_9[18]_wire \
    datac=murax.system_cpu._zz_82[18]_wire \
    datab=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_3_wire

# Subckt 959: murax.system_cpu._zz_82[19]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_20_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[19]_wire

# Subckt 960: murax.system_cpu._zz_66[2]_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datad=murax.system_apbBridge._zz_9[19]_wire \
    datac=murax.system_cpu._zz_82[19]_wire \
    datab=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_4_wire

# Subckt 961: murax.system_cpu.i6082_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_arbitration_isFiring_1_wire \
    datad=murax.system_cpu.decode_arbitration_isStuck_wire \
    datac=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datab=murax.system_cpu.decode_arbitration_isValid_wire \
    dataa=murax.system_cpu.fetch_arbitration_isValid_wire \
    combout=murax.system_cpu.i6082_0_wire

# Subckt 962: murax.system_cpu._zz_82[4]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_2_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[4]_wire

# Subckt 963: murax.system_apbBridge._zz_9[4]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_28_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[4]_wire

# Subckt 964: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datab=murax.system_apbBridge._zz_9[4]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_2_wire

# Subckt 965: murax.system_cpu._zz_66[2]_5_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_2_wire \
    datab=murax.system_cpu._zz_82[4]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_5_wire

# Subckt 966: murax.system_cpu._zz_82[3]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_3_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[3]_wire

# Subckt 967: murax.system_apbBridge._zz_9[3]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_29_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[3]_wire

# Subckt 968: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_3_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datab=murax.system_apbBridge._zz_9[3]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_3_wire

# Subckt 969: murax.system_cpu._zz_66[2]_6_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_3_wire \
    datab=murax.system_cpu._zz_82[3]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_6_wire

# Subckt 970: murax.system_cpu._zz_82[2]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_4_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[2]_wire

# Subckt 971: murax.system_apbBridge._zz_9[2]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_30_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[2]_wire

# Subckt 972: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_4_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datab=murax.system_apbBridge._zz_9[2]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_4_wire

# Subckt 973: murax.system_cpu._zz_66[2]_7_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_4_wire \
    datab=murax.system_cpu._zz_82[2]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_7_wire

# Subckt 974: murax.system_cpu._zz_82[6]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_5_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[6]_wire

# Subckt 975: murax.system_apbBridge._zz_9[6]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_26_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[6]_wire

# Subckt 976: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_5_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_apbBridge._zz_9[6]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_5_wire

# Subckt 977: murax.system_cpu._zz_66[2]_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_5_wire \
    datab=murax.system_cpu._zz_82[6]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_8_wire

# Subckt 978: murax.system_cpu._zz_82[14]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_6_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[14]_wire

# Subckt 979: murax.system_apbBridge._zz_9[14]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_18_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[14]_wire

# Subckt 980: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_6_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_apbBridge._zz_9[14]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_6_wire

# Subckt 981: murax.system_cpu._zz_66[2]_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_6_wire \
    datab=murax.system_cpu._zz_82[14]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_9_wire

# Subckt 982: murax.system_cpu._zz_82[13]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_7_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[13]_wire

# Subckt 983: murax.system_apbBridge._zz_9[13]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_19_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[13]_wire

# Subckt 984: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_7_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datab=murax.system_apbBridge._zz_9[13]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_7_wire

# Subckt 985: murax.system_cpu._zz_66[2]_10_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_7_wire \
    datab=murax.system_cpu._zz_82[13]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_10_wire

# Subckt 986: murax.system_cpu._zz_82[12]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_8_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[12]_wire

# Subckt 987: murax.system_apbBridge._zz_9[12]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_20_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[12]_wire

# Subckt 988: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datab=murax.system_apbBridge._zz_9[12]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_8_wire

# Subckt 989: murax.system_cpu._zz_66[2]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_8_wire \
    datab=murax.system_cpu._zz_82[12]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_11_wire

# Subckt 990: murax.system_cpu.i6437_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    dataa=murax.system_cpu.execute_arbitration_isValid_wire \
    combout=murax.system_cpu.i6437_0_wire

# Subckt 991: murax.system_cpu.i4526_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    combout=murax.system_cpu.i4526_1_wire

# Subckt 992: murax.system_cpu.reduce_nor_23_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.reduce_nor_23_0_wire

# Subckt 993: murax.system_cpu.i5997_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    datac=murax.system_cpu.execute_arbitration_flushAll_1_wire \
    datab=murax.system_cpu.reduce_nor_60_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.i5997_0_wire

# Subckt 994: murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_wire \
    ena=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[0]_wire

# Subckt 995: murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[0]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[0]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_wire

# Subckt 996: murax.system_cpu.add_8_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_wire \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_0_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[2]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.add_8_0_wire

# Subckt 997: murax.system_cpu.fetch_to_decode_PC[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[2]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[2]_wire

# Subckt 998: murax.system_cpu.reduce_or_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_2_wire

# Subckt 999: murax.system_cpu.Mux_79_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_2_wire \
    datae=murax.system_cpu.reduce_or_3_0_wire \
    datad=murax.system_cpu.fetch_to_decode_PC[2]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[9]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    dataa=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    combout=murax.system_cpu.Mux_79_0_wire

# Subckt 1000: murax.system_cpu.add_8_1_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_0_wire \
    combout=murax.system_cpu.add_8_1_wire

# Subckt 1001: murax.system_cpu.fetch_to_decode_PC[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[1]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[1]_wire

# Subckt 1002: murax.system_cpu.Mux_79_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_2_wire \
    datae=murax.system_cpu.reduce_or_3_0_wire \
    datad=murax.system_cpu.fetch_to_decode_PC[1]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[8]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    dataa=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    combout=murax.system_cpu.Mux_79_1_wire

# Subckt 1003: murax.system_cpu.add_8_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_1_wire \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitude[0]_0_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[2]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.add_8_2_wire

# Subckt 1004: murax.system_cpu.add_8_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_8_2_wire \
    datae=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    datad=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[3]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[4]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.add_8_3_wire

# Subckt 1005: murax.system_cpu.fetch_to_decode_PC[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[4]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[4]_wire

# Subckt 1006: murax.system_cpu.Mux_79_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_2_wire \
    datae=murax.system_cpu.reduce_or_3_0_wire \
    datad=murax.system_cpu.fetch_to_decode_PC[4]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[11]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    dataa=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    combout=murax.system_cpu.Mux_79_2_wire

# Subckt 1007: murax.system_cpu.add_8_4_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_8_2_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    datab=murax.system_cpu.execute_LightShifterPlugin_amplitudeReg[3]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu.add_8_4_wire

# Subckt 1008: murax.system_cpu.fetch_to_decode_PC[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[3]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[3]_wire

# Subckt 1009: murax.system_cpu.Mux_79_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_2_wire \
    datae=murax.system_cpu.reduce_or_3_0_wire \
    datad=murax.system_cpu.fetch_to_decode_PC[3]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[10]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    dataa=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    combout=murax.system_cpu.Mux_79_3_wire

# Subckt 1010: murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_23_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire

# Subckt 1011: murax.system_cpu.reduce_nor_2_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    combout=murax.system_cpu.reduce_nor_2_0_wire

# Subckt 1012: murax.system_cpu.reduce_or_6_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_nor_2_0_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_6_0_wire

# Subckt 1013: murax.system_cpu.reduce_nor_16_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    datad=murax.system_cpu.reduce_nor_2_0_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_nor_16_wire

# Subckt 1014: murax.system_cpu.fetch_to_decode_PC[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[0]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[0]_wire

# Subckt 1015: murax.system_cpu.Mux_79_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_2_wire \
    datae=murax.system_cpu.reduce_or_3_0_wire \
    datad=murax.system_cpu.fetch_to_decode_PC[0]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[7]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    dataa=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    combout=murax.system_cpu.Mux_79_4_wire

# Subckt 1016: murax.system_cpu._zz_82[5]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_9_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[5]_wire

# Subckt 1017: murax.system_apbBridge._zz_9[5]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_27_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[5]_wire

# Subckt 1018: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datab=murax.system_apbBridge._zz_9[5]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_9_wire

# Subckt 1019: murax.system_cpu._zz_66[2]_12_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_9_wire \
    datab=murax.system_cpu._zz_82[5]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_12_wire

# Subckt 1020: murax.system_cpu._zz_82[22]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_10_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[22]_wire

# Subckt 1021: murax.system_apbBridge._zz_9[22]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_10_0_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[22]_wire

# Subckt 1022: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_10_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_apbBridge._zz_9[22]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_10_wire

# Subckt 1023: murax.system_cpu._zz_66[2]_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_10_wire \
    datab=murax.system_cpu._zz_82[22]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_13_wire

# Subckt 1024: murax.system_cpu._zz_82[20]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_22_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[20]_wire

# Subckt 1025: murax.system_cpu._zz_66[2]_14_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datad=murax.system_apbBridge._zz_9[20]_wire \
    datac=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    datab=murax.system_cpu._zz_82[20]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_14_wire

# Subckt 1026: murax.system_cpu._zz_82[21]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_11_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[21]_wire

# Subckt 1027: murax.system_apbBridge._zz_9[21]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_11_1_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[21]_wire

# Subckt 1028: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datab=murax.system_apbBridge._zz_9[21]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_11_wire

# Subckt 1029: murax.system_cpu._zz_66[2]_15_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_11_wire \
    datab=murax.system_cpu._zz_82[21]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_15_wire

# Subckt 1030: murax.system_cpu._zz_82[23]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_12_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[23]_wire

# Subckt 1031: murax.system_apbBridge._zz_9[23]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_9_0_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[23]_wire

# Subckt 1032: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_12_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datab=murax.system_apbBridge._zz_9[23]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_12_wire

# Subckt 1033: murax.system_cpu._zz_66[2]_16_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_12_wire \
    datab=murax.system_cpu._zz_82[23]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_16_wire

# Subckt 1034: murax.system_cpu._zz_82[24]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_23_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[24]_wire

# Subckt 1035: murax.system_cpu._zz_66[2]_17_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datad=murax.system_apbBridge._zz_9[24]_wire \
    datac=murax.system_cpu._zz_82[24]_wire \
    datab=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_17_wire

# Subckt 1036: murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_24_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_wire

# Subckt 1037: murax.system_cpu.reduce_nor_15_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.reduce_nor_15_wire

# Subckt 1038: murax.system_cpu.CsrPlugin_mstatus_MPIE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6127_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mstatus_MPIE_wire

# Subckt 1039: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_2_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_wire

# Subckt 1040: murax.system_cpu.decode_to_execute_INSTRUCTION[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[18]_wire

# Subckt 1041: murax.system_cpu.execute_CsrPlugin_writeData[3]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_INSTRUCTION[18]_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    combout=murax.system_cpu.execute_CsrPlugin_writeData[3]_0_wire

# Subckt 1042: murax.system_cpu._zz_76[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.i5901_0_wire \
    dataa=murax.system_cpu.execute_to_memory_ENV_CTRL[1]_wire \
    combout=murax.system_cpu._zz_76[0]_0_wire

# Subckt 1043: murax.system_cpu.decode_to_execute_INSTRUCTION[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire

# Subckt 1044: murax.system_cpu.decode_to_execute_INSTRUCTION[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[26]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire

# Subckt 1045: murax.system_cpu.decode_to_execute_INSTRUCTION[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire

# Subckt 1046: murax.system_cpu.decode_to_execute_INSTRUCTION[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[28]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[28]_wire

# Subckt 1047: murax.system_cpu.decode_to_execute_INSTRUCTION[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[29]_wire

# Subckt 1048: murax.system_cpu.decode_to_execute_INSTRUCTION[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[30]_wire

# Subckt 1049: murax.system_cpu.decode_to_execute_INSTRUCTION[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire

# Subckt 1050: murax.system_cpu.decode_to_execute_INSTRUCTION[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[20]_wire

# Subckt 1051: murax.system_cpu.decode_to_execute_INSTRUCTION[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[23]_wire

# Subckt 1052: murax.system_cpu.decode_to_execute_INSTRUCTION[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[24]_wire

# Subckt 1053: murax.system_cpu.decode_to_execute_INSTRUCTION[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[25]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[25]_wire

# Subckt 1054: murax.system_cpu.decode_to_execute_INSTRUCTION[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[27]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[27]_wire

# Subckt 1055: murax.system_cpu.reduce_nor_48_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_INSTRUCTION[27]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[25]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[24]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[23]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.reduce_nor_48_0_wire

# Subckt 1056: murax.system_cpu.reduce_nor_48_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_48_0_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[30]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[29]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[28]_wire \
    combout=murax.system_cpu.reduce_nor_48_1_wire

# Subckt 1057: murax.system_cpu.reduce_nor_45_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_48_1_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.reduce_nor_45_wire

# Subckt 1058: murax.system_cpu.i6126_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_45_wire \
    datab=murax.system_cpu.i3186_0_wire \
    dataa=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    combout=murax.system_cpu.i6126_0_wire

# Subckt 1059: murax.system_cpu.i6128_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.i6126_0_wire \
    datae=murax.system_cpu._zz_76[0]_0_wire \
    datad=murax.system_cpu.i46_0_wire \
    datac=murax.system_cpu.execute_CsrPlugin_writeData[3]_0_wire \
    datab=murax.system_cpu.CsrPlugin_mstatus_MPIE_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MIE_wire \
    combout=murax.system_cpu.i6128_0_wire

# Subckt 1060: murax.system_timer._zz_9[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer._zz_9[1]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_9[0]_wire

# Subckt 1061: murax.system_timer.interruptCtrl_1.pendings[0]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.interruptCtrl_1.i11_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_timer.interruptCtrl_1.pendings[0]_wire

# Subckt 1062: murax.system_timer._zz_9[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer._zz_9[1]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_9[1]_wire

# Subckt 1063: murax.system_timer.interruptCtrl_1.pendings[1]_I 
.subckt fourteennm_ff \
    d=murax.system_timer.interruptCtrl_1.i11_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_timer.interruptCtrl_1.pendings[1]_wire

# Subckt 1064: murax.system_timer.reduce_or_19_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.interruptCtrl_1.pendings[1]_wire \
    datac=murax.system_timer._zz_9[1]_wire \
    datab=murax.system_timer.interruptCtrl_1.pendings[0]_wire \
    dataa=murax.system_timer._zz_9[0]_wire \
    combout=murax.system_timer.reduce_or_19_wire

# Subckt 1065: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_8_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_wire

# Subckt 1066: murax.system_cpu.execute_CsrPlugin_writeData[7]_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    combout=murax.system_cpu.execute_CsrPlugin_writeData[7]_1_wire

# Subckt 1067: murax.system_cpu.CsrPlugin_mie_MEIE_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_nor_48_1_wire \
    datae=murax.system_cpu.i3186_0_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    dataa=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    combout=murax.system_cpu.CsrPlugin_mie_MEIE_0_wire

# Subckt 1068: murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_wire

# Subckt 1069: murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable_wire

# Subckt 1070: murax.system_uartCtrl.streamFifo_3.risingOccupancy_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.risingOccupancy_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire

# Subckt 1071: murax.system_uartCtrl.streamFifo_3._zz_2_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.reduce_nor_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3._zz_2_wire

# Subckt 1072: murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire

# Subckt 1073: murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_wire

# Subckt 1074: murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire

# Subckt 1075: murax.system_uartCtrl.streamFifo_3.popPtr_value[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.popPtr_value[3]_wire

# Subckt 1076: murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire

# Subckt 1077: murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.add_2_2_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire

# Subckt 1078: murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire

# Subckt 1079: murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.streamFifo_3.add_2_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire

# Subckt 1080: murax.system_uartCtrl.streamFifo_3.popping_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    datac=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.popping_0_wire

# Subckt 1081: murax.system_uartCtrl.streamFifo_3.popping_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_3.popping_0_wire \
    datad=murax.system_uartCtrl.streamFifo_3.popPtr_value[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.popping_1_wire

# Subckt 1082: murax.system_uartCtrl.streamFifo_3.popping_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_3.popping_1_wire \
    datab=murax.system_uartCtrl.streamFifo_3._zz_2_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire \
    combout=murax.system_uartCtrl.streamFifo_3.popping_2_wire

# Subckt 1083: murax.system_uartCtrl.bridge_interruptCtrl_interrupt_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_3.popping_2_wire \
    datac=murax.system_uartCtrl.streamFifo_2._zz_6_0_wire \
    datab=murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable_wire \
    dataa=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_wire \
    combout=murax.system_uartCtrl.bridge_interruptCtrl_interrupt_wire

# Subckt 1084: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_12_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_wire

# Subckt 1085: murax.system_cpu.execute_CsrPlugin_writeData[11]_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    combout=murax.system_cpu.execute_CsrPlugin_writeData[11]_2_wire

# Subckt 1086: murax.system_cpu.reduce_nor_46_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_48_1_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.reduce_nor_46_wire

# Subckt 1087: murax.system_cpu.CsrPlugin_mip_MSIP_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_46_wire \
    datad=murax.system_cpu.execute_CsrPlugin_writeData[3]_0_wire \
    datac=murax.system_cpu.i3186_0_wire \
    datab=murax.system_cpu.execute_CsrPlugin_readDataRegValid_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MSIP_wire \
    combout=murax.system_cpu.CsrPlugin_mip_MSIP_0_wire

# Subckt 1088: murax.system_cpu.i5980_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu._zz_135_2_wire \
    datab=murax.system_cpu.prefetch_arbitration_isStuck_3_wire \
    dataa=murax.system_cpu.i3816_0_wire \
    combout=murax.system_cpu.i5980_0_wire

# Subckt 1089: murax.system_cpu.CsrPlugin_mepc[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[12]_wire

# Subckt 1090: murax.system_cpu.execute_to_memory_BRANCH_CALC[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_101_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[12]_wire

# Subckt 1091: murax.system_cpu.i5977_23_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[12]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[12]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[12]_wire \
    combout=murax.system_cpu.i5977_23_wire

# Subckt 1092: murax.system_cpu.CsrPlugin_mepc[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[13]_wire

# Subckt 1093: murax.system_cpu.execute_to_memory_BRANCH_CALC[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_106_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[13]_wire

# Subckt 1094: murax.system_cpu.i5977_24_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[13]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[13]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[13]_wire \
    combout=murax.system_cpu.i5977_24_wire

# Subckt 1095: murax.system_cpu.CsrPlugin_mepc[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[14]_wire

# Subckt 1096: murax.system_cpu.execute_to_memory_BRANCH_CALC[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_111_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[14]_wire

# Subckt 1097: murax.system_cpu.i5977_25_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[14]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[14]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[14]_wire \
    combout=murax.system_cpu.i5977_25_wire

# Subckt 1098: murax.system_cpu.CsrPlugin_mepc[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[15]_wire

# Subckt 1099: murax.system_cpu.execute_to_memory_BRANCH_CALC[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_116_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[15]_wire

# Subckt 1100: murax.system_cpu.i5977_26_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[15]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[15]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[15]_wire \
    combout=murax.system_cpu.i5977_26_wire

# Subckt 1101: murax.system_cpu.decode_to_execute_RS2[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[1]_wire

# Subckt 1102: murax.system_cpu.decode_to_execute_RS2[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[2]_wire

# Subckt 1103: murax.system_cpu.decode_to_execute_RS2[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[3]_wire

# Subckt 1104: murax.system_cpu.decode_to_execute_RS2[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[4]_wire

# Subckt 1105: murax.system_cpu.decode_to_execute_RS2[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[5]_wire

# Subckt 1106: murax.system_cpu.decode_to_execute_RS2[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[6]_wire

# Subckt 1107: murax.system_cpu.decode_to_execute_RS2[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[7]_wire

# Subckt 1108: murax.system_cpu.decode_to_execute_RS2[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[8]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[8]_wire

# Subckt 1109: murax.system_cpu._zz_83[8]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[8]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_RS2[0]_wire \
    combout=murax.system_cpu._zz_83[8]_0_wire

# Subckt 1110: murax.system_cpu.decode_to_execute_RS2[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[9]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[9]_wire

# Subckt 1111: murax.system_cpu._zz_83[9]_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[9]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[1]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[9]_1_wire

# Subckt 1112: murax.system_cpu.decode_to_execute_RS2[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[10]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[10]_wire

# Subckt 1113: murax.system_cpu._zz_83[10]_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[10]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[2]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[10]_2_wire

# Subckt 1114: murax.system_cpu.decode_to_execute_RS2[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[11]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[11]_wire

# Subckt 1115: murax.system_cpu._zz_83[11]_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[11]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[3]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[11]_3_wire

# Subckt 1116: murax.system_cpu.decode_to_execute_RS2[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[12]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[12]_wire

# Subckt 1117: murax.system_cpu._zz_83[12]_4_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[12]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[4]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[12]_4_wire

# Subckt 1118: murax.system_cpu.decode_to_execute_RS2[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[13]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[13]_wire

# Subckt 1119: murax.system_cpu._zz_83[13]_5_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[13]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[5]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[13]_5_wire

# Subckt 1120: murax.system_cpu.decode_to_execute_RS2[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[14]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[14]_wire

# Subckt 1121: murax.system_cpu._zz_83[14]_6_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[14]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[6]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[14]_6_wire

# Subckt 1122: murax.system_cpu.decode_to_execute_RS2[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[15]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[15]_wire

# Subckt 1123: murax.system_cpu._zz_83[15]_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS2[15]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[7]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_83[15]_7_wire

# Subckt 1124: murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_4_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS_wire

# Subckt 1125: murax.system_cpu.reduce_nor_74_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.reduce_nor_74_wire

# Subckt 1126: murax.system_cpu.execute_BRANCH_CALC[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.add_5_11_wire \
    dataa=murax.system_cpu.reduce_nor_74_wire \
    combout=murax.system_cpu.execute_BRANCH_CALC[0]_0_wire

# Subckt 1127: murax.system_cpu.reduce_nor_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.reduce_nor_4_wire

# Subckt 1128: murax.system_cpu.reduce_nor_51_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_nor_51_wire

# Subckt 1129: murax.system_cpu.reduce_nor_21_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[3]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.reduce_nor_21_wire

# Subckt 1130: murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_25_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire

# Subckt 1131: murax.system_cpu.fetch_to_decode_PC[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[17]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[17]_wire

# Subckt 1132: murax.system_cpu.Mux_79_5_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[17]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[17]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_5_wire

# Subckt 1133: murax.system_cpu.Select_78_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.Select_78_0_wire

# Subckt 1134: murax.system_cpu.reduce_nor_57_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_nor_57_0_wire

# Subckt 1135: murax.system_cpu.Select_90_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[17]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    combout=murax.system_cpu.Select_90_0_wire

# Subckt 1136: murax.system_cpu.fetch_to_decode_PC[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[16]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[16]_wire

# Subckt 1137: murax.system_cpu.Mux_79_6_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[16]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[16]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_6_wire

# Subckt 1138: murax.system_cpu.Select_91_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[16]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    combout=murax.system_cpu.Select_91_0_wire

# Subckt 1139: murax.system_cpu.fetch_to_decode_PC[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[15]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[15]_wire

# Subckt 1140: murax.system_cpu.Mux_79_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[15]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[15]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_7_wire

# Subckt 1141: murax.system_cpu.Select_92_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[15]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    combout=murax.system_cpu.Select_92_0_wire

# Subckt 1142: murax.system_cpu.fetch_to_decode_PC[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[14]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[14]_wire

# Subckt 1143: murax.system_cpu.Mux_79_8_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[14]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[14]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_8_wire

# Subckt 1144: murax.system_cpu.Select_93_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[14]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    combout=murax.system_cpu.Select_93_0_wire

# Subckt 1145: murax.system_cpu.fetch_to_decode_PC[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[13]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[13]_wire

# Subckt 1146: murax.system_cpu.Mux_79_9_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[13]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_9_wire

# Subckt 1147: murax.system_cpu.Select_94_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[13]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    combout=murax.system_cpu.Select_94_0_wire

# Subckt 1148: murax.system_cpu.fetch_to_decode_PC[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[12]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[12]_wire

# Subckt 1149: murax.system_cpu.Mux_79_10_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[12]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[12]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_10_wire

# Subckt 1150: murax.system_cpu.Select_95_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[12]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_95_0_wire

# Subckt 1151: murax.system_cpu.fetch_to_decode_PC[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[11]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[11]_wire

# Subckt 1152: murax.system_cpu.Mux_79_11_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[11]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[11]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_11_wire

# Subckt 1153: murax.system_cpu.fetch_to_decode_PC[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[10]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[10]_wire

# Subckt 1154: murax.system_cpu.Mux_79_12_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[10]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[10]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire \
    combout=murax.system_cpu.Mux_79_12_wire

# Subckt 1155: murax.system_cpu.fetch_to_decode_PC[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[9]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[9]_wire

# Subckt 1156: murax.system_cpu.Mux_79_13_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[9]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[9]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_wire \
    combout=murax.system_cpu.Mux_79_13_wire

# Subckt 1157: murax.system_cpu.fetch_to_decode_INSTRUCTION[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_26_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[25]_wire

# Subckt 1158: murax.system_cpu.fetch_to_decode_PC[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[5]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[5]_wire

# Subckt 1159: murax.system_cpu.Mux_79_14_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[25]_wire \
    combout=murax.system_cpu.Mux_79_14_wire

# Subckt 1160: murax.system_cpu.fetch_to_decode_INSTRUCTION[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_27_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[28]_wire

# Subckt 1161: murax.system_cpu.fetch_to_decode_PC[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[8]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[8]_wire

# Subckt 1162: murax.system_cpu.Mux_79_15_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[8]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[8]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[28]_wire \
    combout=murax.system_cpu.Mux_79_15_wire

# Subckt 1163: murax.system_cpu.fetch_to_decode_INSTRUCTION[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_28_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[27]_wire

# Subckt 1164: murax.system_cpu.fetch_to_decode_PC[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[7]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[7]_wire

# Subckt 1165: murax.system_cpu.Mux_79_16_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[7]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[27]_wire \
    combout=murax.system_cpu.Mux_79_16_wire

# Subckt 1166: murax.system_cpu.fetch_to_decode_INSTRUCTION[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_66[2]_29_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_INSTRUCTION[26]_wire

# Subckt 1167: murax.system_cpu.fetch_to_decode_PC[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[6]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[6]_wire

# Subckt 1168: murax.system_cpu.Mux_79_17_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[6]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[26]_wire \
    combout=murax.system_cpu.Mux_79_17_wire

# Subckt 1169: murax.system_cpu.Select_96_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.Select_96_0_wire

# Subckt 1170: murax.system_cpu.fetch_to_decode_PC[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[29]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[29]_wire

# Subckt 1171: murax.system_cpu.Mux_79_18_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[29]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[29]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_18_wire

# Subckt 1172: murax.system_cpu.Select_78_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[29]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[29]_wire \
    combout=murax.system_cpu.Select_78_1_wire

# Subckt 1173: murax.system_cpu.fetch_to_decode_PC[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[30]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[30]_wire

# Subckt 1174: murax.system_cpu.Mux_79_19_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[30]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[30]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_19_wire

# Subckt 1175: murax.system_cpu.Select_77_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[30]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire \
    combout=murax.system_cpu.Select_77_0_wire

# Subckt 1176: murax.system_cpu.fetch_to_decode_PC[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[31]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[31]_wire

# Subckt 1177: murax.system_cpu.Mux_79_20_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[31]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[31]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_20_wire

# Subckt 1178: murax.system_cpu.Select_76_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[31]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Select_76_0_wire

# Subckt 1179: murax.system_cpu.fetch_to_decode_PC[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[28]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[28]_wire

# Subckt 1180: murax.system_cpu.Mux_79_21_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[28]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[28]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_21_wire

# Subckt 1181: murax.system_cpu.Select_79_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[28]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[28]_wire \
    combout=murax.system_cpu.Select_79_0_wire

# Subckt 1182: murax.system_cpu.fetch_to_decode_PC[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[27]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[27]_wire

# Subckt 1183: murax.system_cpu.Mux_79_22_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[27]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[27]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_22_wire

# Subckt 1184: murax.system_cpu.Select_80_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[27]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[27]_wire \
    combout=murax.system_cpu.Select_80_0_wire

# Subckt 1185: murax.system_cpu.fetch_to_decode_PC[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[23]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[23]_wire

# Subckt 1186: murax.system_cpu.Mux_79_23_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[23]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[23]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_23_wire

# Subckt 1187: murax.system_cpu.Select_84_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[23]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    combout=murax.system_cpu.Select_84_0_wire

# Subckt 1188: murax.system_cpu.fetch_to_decode_PC[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[22]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[22]_wire

# Subckt 1189: murax.system_cpu.Mux_79_24_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[22]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[22]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_24_wire

# Subckt 1190: murax.system_cpu.Select_85_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[22]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.Select_85_0_wire

# Subckt 1191: murax.system_cpu.fetch_to_decode_PC[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[21]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[21]_wire

# Subckt 1192: murax.system_cpu.Mux_79_25_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[21]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[21]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_25_wire

# Subckt 1193: murax.system_cpu.Select_86_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[21]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    combout=murax.system_cpu.Select_86_0_wire

# Subckt 1194: murax.system_cpu.fetch_to_decode_PC[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[26]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[26]_wire

# Subckt 1195: murax.system_cpu.Mux_79_26_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[26]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[26]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_26_wire

# Subckt 1196: murax.system_cpu.Select_81_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[26]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[26]_wire \
    combout=murax.system_cpu.Select_81_0_wire

# Subckt 1197: murax.system_cpu.fetch_to_decode_PC[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[25]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[25]_wire

# Subckt 1198: murax.system_cpu.Mux_79_27_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[25]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[25]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_27_wire

# Subckt 1199: murax.system_cpu.Select_82_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[25]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[25]_wire \
    combout=murax.system_cpu.Select_82_0_wire

# Subckt 1200: murax.system_cpu.fetch_to_decode_PC[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[24]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[24]_wire

# Subckt 1201: murax.system_cpu.Mux_79_28_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[24]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[24]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_28_wire

# Subckt 1202: murax.system_cpu.Select_83_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[24]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    combout=murax.system_cpu.Select_83_0_wire

# Subckt 1203: murax.system_cpu.fetch_to_decode_PC[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[20]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[20]_wire

# Subckt 1204: murax.system_cpu.Mux_79_29_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[20]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[20]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_29_wire

# Subckt 1205: murax.system_cpu.Select_87_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[20]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.Select_87_0_wire

# Subckt 1206: murax.system_cpu.fetch_to_decode_PC[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[19]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[19]_wire

# Subckt 1207: murax.system_cpu.Mux_79_30_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[19]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[19]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_30_wire

# Subckt 1208: murax.system_cpu.Select_88_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[19]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    combout=murax.system_cpu.Select_88_0_wire

# Subckt 1209: murax.system_cpu.fetch_to_decode_PC[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[18]_wire \
    ena=murax.system_cpu.decode_arbitration_isStuck_wire \
    clk=io_mainClk \
    q=murax.system_cpu.fetch_to_decode_PC[18]_wire

# Subckt 1210: murax.system_cpu.Mux_79_31_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_or_2_wire \
    datad=murax.system_cpu.reduce_or_3_0_wire \
    datac=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[18]_wire \
    datab=murax.system_cpu.fetch_to_decode_PC[18]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[31]_wire \
    combout=murax.system_cpu.Mux_79_31_wire

# Subckt 1211: murax.system_cpu.Select_89_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_57_0_wire \
    datac=murax.system_cpu.Select_78_0_wire \
    datab=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[18]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    combout=murax.system_cpu.Select_89_0_wire

# Subckt 1212: murax.system_cpu.reduce_or_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    combout=murax.system_cpu.reduce_or_7_wire

# Subckt 1213: murax.system_cpu._zz_82[9]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_13_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[9]_wire

# Subckt 1214: murax.system_apbBridge._zz_9[9]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_24_16_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[9]_wire

# Subckt 1215: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datab=murax.system_apbBridge._zz_9[9]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_13_wire

# Subckt 1216: murax.system_cpu._zz_66[2]_18_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_13_wire \
    datab=murax.system_cpu._zz_82[9]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_18_wire

# Subckt 1217: murax.system_mainBusDecoder_logic_rspSourceId[0]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_135_2_wire \
    datae=murax.system_mainBusDecoder_logic_masterPipelined_cmd_ready_0_wire \
    datad=murax.reduce_nor_1_4_wire \
    datac=murax.system_mainBusArbiter.i10_wire \
    datab=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusDecoder_logic_rspSourceId[0]_0_wire

# Subckt 1218: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_14_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datab=murax.system_apbBridge._zz_9[17]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_14_wire

# Subckt 1219: murax.apb3Router_1.selIndex[0]_I 
.subckt fourteennm_ff \
    d=murax.io_apb_decoder.io_output_PSEL[1]_0_wire \
    clk=io_mainClk \
    q=murax.apb3Router_1.selIndex[0]_wire

# Subckt 1220: murax.apb3Router_1.Select_15_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.reduce_nor_1_0_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_15_0_wire

# Subckt 1221: murax.system_gpioACtrl._zz_2[17]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[17]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[17]_wire

# Subckt 1222: murax.system_gpioACtrl._zz_1[17]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[17]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[17]_wire

# Subckt 1223: murax.apb3Router_1.Select_12_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.selIndex[0]_wire \
    datad=murax.system_apbBridge._zz_5[1]_wire \
    datac=murax.system_apbBridge._zz_5[0]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_12_0_wire

# Subckt 1224: murax.apb3Router_1.Select_15_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_12_0_wire \
    datac=murax.system_gpioACtrl._zz_1[17]_wire \
    datab=murax.system_gpioACtrl._zz_2[17]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_15_1_wire

# Subckt 1225: murax.apb3Router_1.Select_15_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_15_1_wire \
    datac=murax.apb3Router_1.Select_15_0_wire \
    datab=murax.system_uartCtrl.streamFifo_2.add_3_6_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.add_3_1_wire \
    combout=murax.apb3Router_1.Select_15_2_wire

# Subckt 1226: murax.apb3Router_1.selIndex[1]_I 
.subckt fourteennm_ff \
    d=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    clk=io_mainClk \
    q=murax.apb3Router_1.selIndex[1]_wire

# Subckt 1227: murax._zz_8[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_8[1]_wire

# Subckt 1228: murax._zz_8[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_8[0]_wire

# Subckt 1229: murax._zz_12_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_135_2_wire \
    datad=murax.reduce_nor_0_2_wire \
    datac=murax.system_mainBusArbiter.i10_wire \
    datab=murax.i318_wire \
    dataa=murax._zz_4_wire \
    combout=murax._zz_12_0_wire

# Subckt 1230: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_27_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_wire

# Subckt 1231: murax._zz_6[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_136_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[4]_wire

# Subckt 1232: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[4]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire

# Subckt 1233: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_28_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_wire

# Subckt 1234: murax._zz_6[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_141_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[5]_wire

# Subckt 1235: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[5]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire

# Subckt 1236: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_29_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_wire

# Subckt 1237: murax._zz_6[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_146_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[6]_wire

# Subckt 1238: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[6]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire

# Subckt 1239: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_30_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_wire

# Subckt 1240: murax._zz_6[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_126_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[7]_wire

# Subckt 1241: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[7]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire

# Subckt 1242: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_31_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_wire

# Subckt 1243: murax._zz_6[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_151_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[8]_wire

# Subckt 1244: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[8]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[8]_17_wire

# Subckt 1245: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_32_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_wire

# Subckt 1246: murax._zz_6[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_156_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[9]_wire

# Subckt 1247: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[9]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[9]_18_wire

# Subckt 1248: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_33_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_wire

# Subckt 1249: murax._zz_6[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_161_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[10]_wire

# Subckt 1250: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[10]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[10]_19_wire

# Subckt 1251: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i5977_34_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu.i5977_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_wire

# Subckt 1252: murax._zz_6[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_131_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_6[11]_wire

# Subckt 1253: murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax._zz_6[11]_wire \
    datab=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_wire \
    dataa=murax._zz_4_wire \
    combout=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[11]_20_wire

# Subckt 1254: murax._zz_7[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[17]_8_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[17]_wire

# Subckt 1255: murax.system_cpu._zz_82[11]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_15_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[11]_wire

# Subckt 1256: murax.system_apbBridge._zz_9[11]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_21_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[11]_wire

# Subckt 1257: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_15_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datab=murax.system_apbBridge._zz_9[11]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_15_wire

# Subckt 1258: murax.system_cpu._zz_66[2]_19_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_15_wire \
    datab=murax.system_cpu._zz_82[11]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_19_wire

# Subckt 1259: murax.system_cpu._zz_82[10]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_16_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[10]_wire

# Subckt 1260: murax.system_apbBridge._zz_9[10]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_22_4_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[10]_wire

# Subckt 1261: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_16_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datab=murax.system_apbBridge._zz_9[10]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_16_wire

# Subckt 1262: murax.system_cpu._zz_66[2]_20_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_16_wire \
    datab=murax.system_cpu._zz_82[10]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_20_wire

# Subckt 1263: murax.system_cpu._zz_82[8]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_17_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[8]_wire

# Subckt 1264: murax.system_apbBridge._zz_9[8]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_24_6_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[8]_wire

# Subckt 1265: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_17_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol1_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datab=murax.system_apbBridge._zz_9[8]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_17_wire

# Subckt 1266: murax.system_cpu._zz_66[2]_21_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_17_wire \
    datab=murax.system_cpu._zz_82[8]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_21_wire

# Subckt 1267: murax.system_cpu._zz_82[7]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_18_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[7]_wire

# Subckt 1268: murax.system_apbBridge._zz_9[7]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_25_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[7]_wire

# Subckt 1269: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_18_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datab=murax.system_apbBridge._zz_9[7]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_18_wire

# Subckt 1270: murax.system_cpu._zz_66[2]_22_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_18_wire \
    datab=murax.system_cpu._zz_82[7]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_22_wire

# Subckt 1271: murax.system_gpioACtrl._zz_2[15]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[15]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[15]_wire

# Subckt 1272: murax.apb3Router_1.Select_17_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[15]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[15]_wire \
    combout=murax.apb3Router_1.Select_17_0_wire

# Subckt 1273: murax.system_timer._zz_6[15]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[15]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[15]_wire

# Subckt 1274: murax.system_apbBridge._zz_5[4]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_13_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[4]_wire

# Subckt 1275: murax.system_apbBridge._zz_5[6]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_15_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[6]_wire

# Subckt 1276: murax.system_apbBridge._zz_5[5]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_14_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[5]_wire

# Subckt 1277: murax.system_apbBridge._zz_5[7]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusArbiter.io_masterBus_cmd_payload_address[0]_16_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_5[7]_wire

# Subckt 1278: murax.system_timer.Decoder_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_apbBridge._zz_5[7]_wire \
    datac=murax.system_apbBridge._zz_5[5]_wire \
    datab=murax.system_apbBridge._zz_5[1]_wire \
    dataa=murax.system_apbBridge._zz_5[0]_wire \
    combout=murax.system_timer.Decoder_0_0_wire

# Subckt 1279: murax.system_timer.Decoder_0_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_0_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_1_wire

# Subckt 1280: murax.system_timer.Decoder_0_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_0_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_2_wire

# Subckt 1281: murax.system_timer.Decoder_0_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_0_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_3_wire

# Subckt 1282: murax.apb3Router_1.Select_17_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[15]_wire \
    dataa=murax.system_timer.timerA.counter[15]_wire \
    combout=murax.apb3Router_1.Select_17_1_wire

# Subckt 1283: murax.system_timer._zz_3[15]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[15]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[15]_wire

# Subckt 1284: murax.system_timer._zz_1[15]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[15]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[15]_wire

# Subckt 1285: murax.system_timer.Decoder_0_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_0_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_4_wire

# Subckt 1286: murax.system_timer.Decoder_0_5_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_apbBridge._zz_5[7]_wire \
    datae=murax.system_apbBridge._zz_5[5]_wire \
    datad=murax.system_apbBridge._zz_5[1]_wire \
    datac=murax.system_apbBridge._zz_5[0]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_5_wire

# Subckt 1287: murax.system_timer.Decoder_0_6_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_timer.Decoder_0_5_wire \
    datab=murax.system_apbBridge._zz_5[6]_wire \
    dataa=murax.system_apbBridge._zz_5[4]_wire \
    combout=murax.system_timer.Decoder_0_6_wire

# Subckt 1288: murax.apb3Router_1.Select_17_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[15]_wire \
    dataa=murax.system_timer._zz_3[15]_wire \
    combout=murax.apb3Router_1.Select_17_2_wire

# Subckt 1289: murax.apb3Router_1.Select_17_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_17_2_wire \
    datac=murax.apb3Router_1.Select_17_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[15]_wire \
    combout=murax.apb3Router_1.Select_17_3_wire

# Subckt 1290: murax.apb3Router_1.Select_17_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_17_3_wire \
    datae=murax.apb3Router_1.Select_17_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[15] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_17_4_wire

# Subckt 1291: murax.system_gpioACtrl._zz_2[16]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[16]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[16]_wire

# Subckt 1292: murax.system_gpioACtrl._zz_1[16]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[16]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[16]_wire

# Subckt 1293: murax.apb3Router_1.Select_16_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_gpioACtrl._zz_1[16]_wire \
    datac=murax.system_gpioACtrl._zz_2[16]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_16_0_wire

# Subckt 1294: murax.system_timer.timerABridge_clearsEnable[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[16]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerABridge_ticksEnable[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerABridge_clearsEnable[0]_wire

# Subckt 1295: murax.system_timer.timerBBridge_clearsEnable[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[16]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerBBridge_ticksEnable[1]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerBBridge_clearsEnable[0]_wire

# Subckt 1296: murax.apb3Router_1.Select_16_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_5_wire \
    datad=murax.system_timer.timerBBridge_clearsEnable[0]_wire \
    datac=murax.system_timer.timerABridge_clearsEnable[0]_wire \
    datab=murax.system_apbBridge._zz_5[6]_wire \
    dataa=murax.system_apbBridge._zz_5[4]_wire \
    combout=murax.apb3Router_1.Select_16_1_wire

# Subckt 1297: murax.apb3Router_1.Select_16_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_3.popping_2_wire \
    datae=murax.system_uartCtrl.streamFifo_2.add_3_1_wire \
    datad=murax.apb3Router_1.selIndex[1]_wire \
    datac=murax.apb3Router_1.selIndex[0]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_16_2_wire

# Subckt 1298: murax.apb3Router_1.Select_16_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_16_2_wire \
    datae=murax.apb3Router_1.Select_16_1_wire \
    datad=murax.apb3Router_1.Select_16_0_wire \
    datac=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_16_3_wire

# Subckt 1299: murax._zz_7[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[16]_9_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[16]_wire

# Subckt 1300: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_19_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datab=murax.system_apbBridge._zz_9[18]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_19_wire

# Subckt 1301: murax.system_gpioACtrl._zz_2[18]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[18]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[18]_wire

# Subckt 1302: murax.system_gpioACtrl._zz_1[18]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[18]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[18]_wire

# Subckt 1303: murax.apb3Router_1.Select_14_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_12_0_wire \
    datac=murax.system_gpioACtrl._zz_1[18]_wire \
    datab=murax.system_gpioACtrl._zz_2[18]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_14_0_wire

# Subckt 1304: murax.apb3Router_1.Select_14_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_14_0_wire \
    datad=murax.apb3Router_1.Select_15_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2.add_3_11_wire \
    datab=murax.system_uartCtrl.streamFifo_2.add_3_6_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.add_3_1_wire \
    combout=murax.apb3Router_1.Select_14_1_wire

# Subckt 1305: murax._zz_7[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[18]_10_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[18]_wire

# Subckt 1306: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_20_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datab=murax.system_apbBridge._zz_9[19]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_20_wire

# Subckt 1307: murax.system_gpioACtrl._zz_2[19]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[19]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[19]_wire

# Subckt 1308: murax.system_gpioACtrl._zz_1[19]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[19]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[19]_wire

# Subckt 1309: murax.apb3Router_1.Select_13_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_12_0_wire \
    datac=murax.system_gpioACtrl._zz_1[19]_wire \
    datab=murax.system_gpioACtrl._zz_2[19]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_13_0_wire

# Subckt 1310: murax.apb3Router_1.Select_13_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_13_0_wire \
    datae=murax.system_uartCtrl.streamFifo_2.add_3_16_wire \
    datad=murax.apb3Router_1.Select_15_0_wire \
    datac=murax.system_uartCtrl.streamFifo_2.add_3_11_wire \
    datab=murax.system_uartCtrl.streamFifo_2.add_3_6_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.add_3_1_wire \
    combout=murax.apb3Router_1.Select_13_1_wire

# Subckt 1311: murax._zz_7[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[19]_11_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[19]_wire

# Subckt 1312: murax.apb3Router_1.reduce_nor_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.reduce_nor_1_0_wire

# Subckt 1313: murax.system_timer._zz_6[4]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[4]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[4]_wire

# Subckt 1314: murax.system_timer._zz_3[4]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[4]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[4]_wire

# Subckt 1315: murax.system_timer._zz_1[4]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[4]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[4]_wire

# Subckt 1316: murax.apb3Router_1.Select_28_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[4]_wire \
    dataa=murax.system_timer._zz_3[4]_wire \
    combout=murax.apb3Router_1.Select_28_0_wire

# Subckt 1317: murax.apb3Router_1.Select_28_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_28_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[4]_wire \
    dataa=murax.system_timer.timerA.counter[4]_wire \
    combout=murax.apb3Router_1.Select_28_1_wire

# Subckt 1318: murax.system_gpioACtrl._zz_2[4]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[4]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[4]_wire

# Subckt 1319: murax.system_ram.i49_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_ram.i49_1_wire \
    datae=murax.system_cpu.prefetch_arbitration_isStuck_2_wire \
    datad=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    datac=murax.system_cpu._zz_135_1_wire \
    datab=murax._zz_4_wire \
    dataa=murax.reduce_nor_0_2_wire \
    combout=murax.system_ram.i49_0_wire

# Subckt 1320: murax.system_timer._zz_6[3]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[3]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[3]_wire

# Subckt 1321: murax.system_timer._zz_3[3]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[3]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[3]_wire

# Subckt 1322: murax.system_timer._zz_1[3]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[3]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[3]_wire

# Subckt 1323: murax.apb3Router_1.Select_29_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[3]_wire \
    dataa=murax.system_timer._zz_3[3]_wire \
    combout=murax.apb3Router_1.Select_29_0_wire

# Subckt 1324: murax.apb3Router_1.Select_29_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_29_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[3]_wire \
    dataa=murax.system_timer.timerA.counter[3]_wire \
    combout=murax.apb3Router_1.Select_29_1_wire

# Subckt 1325: murax.system_gpioACtrl._zz_2[3]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[3]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[3]_wire

# Subckt 1326: murax.system_timer._zz_6[2]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[2]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[2]_wire

# Subckt 1327: murax.system_timer._zz_3[2]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[2]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[2]_wire

# Subckt 1328: murax.system_timer._zz_1[2]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[2]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[2]_wire

# Subckt 1329: murax.apb3Router_1.Select_30_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[2]_wire \
    dataa=murax.system_timer._zz_3[2]_wire \
    combout=murax.apb3Router_1.Select_30_0_wire

# Subckt 1330: murax.apb3Router_1.Select_30_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_30_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[2]_wire \
    dataa=murax.system_timer.timerA.counter[2]_wire \
    combout=murax.apb3Router_1.Select_30_1_wire

# Subckt 1331: murax.system_gpioACtrl._zz_2[2]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[2]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[2]_wire

# Subckt 1332: murax.system_timer._zz_6[6]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[6]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[6]_wire

# Subckt 1333: murax.system_timer._zz_3[6]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[6]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[6]_wire

# Subckt 1334: murax.system_timer._zz_1[6]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[6]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[6]_wire

# Subckt 1335: murax.apb3Router_1.Select_26_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[6]_wire \
    dataa=murax.system_timer._zz_3[6]_wire \
    combout=murax.apb3Router_1.Select_26_0_wire

# Subckt 1336: murax.apb3Router_1.Select_26_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_26_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[6]_wire \
    dataa=murax.system_timer.timerA.counter[6]_wire \
    combout=murax.apb3Router_1.Select_26_1_wire

# Subckt 1337: murax.system_gpioACtrl._zz_2[6]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[6]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[6]_wire

# Subckt 1338: murax.system_gpioACtrl._zz_2[14]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[14]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[14]_wire

# Subckt 1339: murax.apb3Router_1.Select_18_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[14]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[14]_wire \
    combout=murax.apb3Router_1.Select_18_0_wire

# Subckt 1340: murax.system_timer._zz_6[14]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[14]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[14]_wire

# Subckt 1341: murax.apb3Router_1.Select_18_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[14]_wire \
    dataa=murax.system_timer.timerA.counter[14]_wire \
    combout=murax.apb3Router_1.Select_18_1_wire

# Subckt 1342: murax.system_timer._zz_3[14]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[14]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[14]_wire

# Subckt 1343: murax.system_timer._zz_1[14]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[14]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[14]_wire

# Subckt 1344: murax.apb3Router_1.Select_18_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[14]_wire \
    dataa=murax.system_timer._zz_3[14]_wire \
    combout=murax.apb3Router_1.Select_18_2_wire

# Subckt 1345: murax.apb3Router_1.Select_18_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_18_2_wire \
    datac=murax.apb3Router_1.Select_18_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[14]_wire \
    combout=murax.apb3Router_1.Select_18_3_wire

# Subckt 1346: murax.apb3Router_1.Select_18_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_18_3_wire \
    datae=murax.apb3Router_1.Select_18_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[14] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_18_4_wire

# Subckt 1347: murax.system_gpioACtrl._zz_2[13]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[13]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[13]_wire

# Subckt 1348: murax.apb3Router_1.Select_19_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[13]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[13]_wire \
    combout=murax.apb3Router_1.Select_19_0_wire

# Subckt 1349: murax.system_timer._zz_6[13]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[13]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[13]_wire

# Subckt 1350: murax.apb3Router_1.Select_19_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[13]_wire \
    dataa=murax.system_timer.timerA.counter[13]_wire \
    combout=murax.apb3Router_1.Select_19_1_wire

# Subckt 1351: murax.system_timer._zz_3[13]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[13]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[13]_wire

# Subckt 1352: murax.system_timer._zz_1[13]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[13]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[13]_wire

# Subckt 1353: murax.apb3Router_1.Select_19_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[13]_wire \
    dataa=murax.system_timer._zz_3[13]_wire \
    combout=murax.apb3Router_1.Select_19_2_wire

# Subckt 1354: murax.apb3Router_1.Select_19_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_19_2_wire \
    datac=murax.apb3Router_1.Select_19_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[13]_wire \
    combout=murax.apb3Router_1.Select_19_3_wire

# Subckt 1355: murax.apb3Router_1.Select_19_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_19_3_wire \
    datae=murax.apb3Router_1.Select_19_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[13] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_19_4_wire

# Subckt 1356: murax.system_gpioACtrl._zz_2[12]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[12]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[12]_wire

# Subckt 1357: murax.apb3Router_1.Select_20_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[12]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[12]_wire \
    combout=murax.apb3Router_1.Select_20_0_wire

# Subckt 1358: murax.system_timer._zz_6[12]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[12]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[12]_wire

# Subckt 1359: murax.apb3Router_1.Select_20_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[12]_wire \
    dataa=murax.system_timer.timerA.counter[12]_wire \
    combout=murax.apb3Router_1.Select_20_1_wire

# Subckt 1360: murax.system_timer._zz_3[12]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[12]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[12]_wire

# Subckt 1361: murax.system_timer._zz_1[12]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[12]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[12]_wire

# Subckt 1362: murax.apb3Router_1.Select_20_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[12]_wire \
    dataa=murax.system_timer._zz_3[12]_wire \
    combout=murax.apb3Router_1.Select_20_2_wire

# Subckt 1363: murax.apb3Router_1.Select_20_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_20_2_wire \
    datac=murax.apb3Router_1.Select_20_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[12]_wire \
    combout=murax.apb3Router_1.Select_20_3_wire

# Subckt 1364: murax.apb3Router_1.Select_20_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_20_3_wire \
    datae=murax.apb3Router_1.Select_20_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[12] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_20_4_wire

# Subckt 1365: murax.system_cpu._zz_38_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.i5028_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_38_0_wire

# Subckt 1366: murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_MEMORY_ENABLE_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire

# Subckt 1367: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[2]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[2]_wire

# Subckt 1368: murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[0]_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire

# Subckt 1369: murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[1]_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire

# Subckt 1370: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[18]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_19_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[18]_wire

# Subckt 1371: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[2]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_4_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[2]_wire

# Subckt 1372: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[26]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_29_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[26]_wire

# Subckt 1373: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[10]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_16_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[10]_wire

# Subckt 1374: murax.system_cpu._zz_62[0]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[10]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[26]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[2]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[18]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_0_wire

# Subckt 1375: murax.system_cpu._zz_62[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_0_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[2]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_1_wire

# Subckt 1376: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_14_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[0]_0_wire

# Subckt 1377: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_15_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[1]_1_wire

# Subckt 1378: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_13_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[2]_2_wire

# Subckt 1379: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_16_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[3]_3_wire

# Subckt 1380: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_17_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress2[4]_4_wire

# Subckt 1381: murax.system_cpu.prefetch_to_fetch_PC[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[2]_wire

# Subckt 1382: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[1]_wire

# Subckt 1383: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[17]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_14_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[17]_wire

# Subckt 1384: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[1]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]_30_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[1]_wire

# Subckt 1385: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[25]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_26_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[25]_wire

# Subckt 1386: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[9]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_13_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[9]_wire

# Subckt 1387: murax.system_cpu._zz_62[0]_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[9]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[25]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[1]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[17]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_2_wire

# Subckt 1388: murax.system_cpu._zz_62[0]_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_2_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[1]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_3_wire

# Subckt 1389: murax.system_cpu.prefetch_to_fetch_PC[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[1]_wire

# Subckt 1390: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[4]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[4]_wire

# Subckt 1391: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[20]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_22_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[20]_wire

# Subckt 1392: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[4]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_2_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[4]_wire

# Subckt 1393: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[28]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_27_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[28]_wire

# Subckt 1394: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[12]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_8_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[12]_wire

# Subckt 1395: murax.system_cpu._zz_62[0]_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[12]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[28]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[4]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[20]_wire \
    combout=murax.system_cpu._zz_62[0]_4_wire

# Subckt 1396: murax.system_cpu._zz_62[0]_5_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_4_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[4]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_5_wire

# Subckt 1397: murax.system_cpu.prefetch_to_fetch_PC[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[4]_wire

# Subckt 1398: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[3]_wire

# Subckt 1399: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[19]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_20_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[19]_wire

# Subckt 1400: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[3]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[3]_wire

# Subckt 1401: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[27]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_28_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[27]_wire

# Subckt 1402: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[11]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_15_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[11]_wire

# Subckt 1403: murax.system_cpu._zz_62[0]_6_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[11]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[27]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[3]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[19]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_6_wire

# Subckt 1404: murax.system_cpu._zz_62[0]_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_6_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[3]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_7_wire

# Subckt 1405: murax.system_cpu.prefetch_to_fetch_PC[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[3]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[3]_wire

# Subckt 1406: murax.system_cpu._zz_82[30]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_21_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[30]_wire

# Subckt 1407: murax.system_apbBridge._zz_9[30]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_2_0_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[30]_wire

# Subckt 1408: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_21_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    datab=murax.system_apbBridge._zz_9[30]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_21_wire

# Subckt 1409: murax.system_cpu._zz_66[2]_23_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_21_wire \
    datab=murax.system_cpu._zz_82[30]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_23_wire

# Subckt 1410: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[0]_wire

# Subckt 1411: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[16]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[16]_wire

# Subckt 1412: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[0]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]_31_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[0]_wire

# Subckt 1413: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[24]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_23_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[24]_wire

# Subckt 1414: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[8]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_17_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[8]_wire

# Subckt 1415: murax.system_cpu._zz_62[0]_8_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[8]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[24]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[0]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[16]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_8_wire

# Subckt 1416: murax.system_cpu._zz_62[0]_9_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_8_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[0]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_9_wire

# Subckt 1417: murax.system_cpu.prefetch_to_fetch_PC[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[0]_wire

# Subckt 1418: murax.system_timer._zz_6[5]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[5]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[5]_wire

# Subckt 1419: murax.system_timer._zz_3[5]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[5]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[5]_wire

# Subckt 1420: murax.system_timer._zz_1[5]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[5]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[5]_wire

# Subckt 1421: murax.apb3Router_1.Select_27_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[5]_wire \
    dataa=murax.system_timer._zz_3[5]_wire \
    combout=murax.apb3Router_1.Select_27_0_wire

# Subckt 1422: murax.apb3Router_1.Select_27_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_27_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[5]_wire \
    dataa=murax.system_timer.timerA.counter[5]_wire \
    combout=murax.apb3Router_1.Select_27_1_wire

# Subckt 1423: murax.system_gpioACtrl._zz_2[5]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[5]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[5]_wire

# Subckt 1424: murax.system_gpioACtrl._zz_2[22]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[22]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[22]_wire

# Subckt 1425: murax.system_gpioACtrl._zz_1[22]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[22]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[22]_wire

# Subckt 1426: murax.apb3Router_1.Select_11_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.apb3Router_1.selIndex[1]_wire \
    datac=murax.apb3Router_1.selIndex[0]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_11_0_wire

# Subckt 1427: murax.apb3Router_1.Select_10_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[22]_wire \
    datab=murax.system_gpioACtrl._zz_2[22]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_10_0_wire

# Subckt 1428: murax._zz_7[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[22]_12_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[22]_wire

# Subckt 1429: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_22_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol2_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datab=murax.system_apbBridge._zz_9[20]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_22_wire

# Subckt 1430: murax.system_gpioACtrl._zz_2[20]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[20]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[20]_wire

# Subckt 1431: murax.system_gpioACtrl._zz_1[20]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[20]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[20]_wire

# Subckt 1432: murax.apb3Router_1.Select_12_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_12_0_wire \
    datac=murax.system_gpioACtrl._zz_1[20]_wire \
    datab=murax.system_gpioACtrl._zz_2[20]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_12_1_wire

# Subckt 1433: murax.system_uartCtrl.add_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_2.add_3_16_wire \
    datac=murax.system_uartCtrl.streamFifo_2.add_3_11_wire \
    datab=murax.system_uartCtrl.streamFifo_2.add_3_6_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.add_3_1_wire \
    combout=murax.system_uartCtrl.add_0_0_wire

# Subckt 1434: murax.apb3Router_1.Select_12_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.add_0_0_wire \
    datad=murax.apb3Router_1.Select_12_1_wire \
    datac=murax.system_uartCtrl.streamFifo_2.reduce_nor_2_wire \
    datab=murax.apb3Router_1.Select_15_0_wire \
    dataa=murax.system_uartCtrl.streamFifo_2.risingOccupancy_wire \
    combout=murax.apb3Router_1.Select_12_2_wire

# Subckt 1435: murax._zz_7[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[20]_13_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[20]_wire

# Subckt 1436: murax.system_gpioACtrl._zz_2[21]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[21]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[21]_wire

# Subckt 1437: murax.system_gpioACtrl._zz_1[21]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[21]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[21]_wire

# Subckt 1438: murax.apb3Router_1.Select_11_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[21]_wire \
    datab=murax.system_gpioACtrl._zz_2[21]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_11_1_wire

# Subckt 1439: murax._zz_7[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[21]_14_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[21]_wire

# Subckt 1440: murax.system_gpioACtrl._zz_2[23]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[23]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[23]_wire

# Subckt 1441: murax.system_gpioACtrl._zz_1[23]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[23]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[23]_wire

# Subckt 1442: murax.apb3Router_1.Select_9_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[23]_wire \
    datab=murax.system_gpioACtrl._zz_2[23]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_9_0_wire

# Subckt 1443: murax._zz_7[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_83[23]_15_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[23]_wire

# Subckt 1444: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_23_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datab=murax.system_apbBridge._zz_9[24]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_23_wire

# Subckt 1445: murax.system_gpioACtrl._zz_2[24]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[24]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[24]_wire

# Subckt 1446: murax.system_gpioACtrl._zz_1[24]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[24]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[24]_wire

# Subckt 1447: murax.apb3Router_1.Select_8_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_12_0_wire \
    datae=murax.apb3Router_1.Select_15_0_wire \
    datad=murax.system_uartCtrl.streamFifo_3.add_3_1_wire \
    datac=murax.system_gpioACtrl._zz_1[24]_wire \
    datab=murax.system_gpioACtrl._zz_2[24]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_8_0_wire

# Subckt 1448: murax._zz_7[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_7_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[24]_wire

# Subckt 1449: murax.system_cpu._zz_82[29]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_24_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[29]_wire

# Subckt 1450: murax.system_apbBridge._zz_9[29]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_3_0_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[29]_wire

# Subckt 1451: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_24_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    datab=murax.system_apbBridge._zz_9[29]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_24_wire

# Subckt 1452: murax.system_cpu._zz_66[2]_24_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_24_wire \
    datab=murax.system_cpu._zz_82[29]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_24_wire

# Subckt 1453: murax.system_cpu.i6127_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.i6126_0_wire \
    datac=murax.system_cpu.i46_0_wire \
    datab=murax.system_cpu.execute_CsrPlugin_writeData[7]_1_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MPIE_wire \
    combout=murax.system_cpu.i6127_0_wire

# Subckt 1454: murax.system_cpu.i3188_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_IS_CSR_wire \
    dataa=murax.system_cpu.execute_arbitration_isValid_wire \
    combout=murax.system_cpu.i3188_wire

# Subckt 1455: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_17_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[2]_wire

# Subckt 1456: murax.system_cpu.reduce_or_15_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_wire \
    combout=murax.system_cpu.reduce_or_15_0_wire

# Subckt 1457: murax.system_cpu._zz_115[0]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[2]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[2]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[4]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[4]_wire \
    combout=murax.system_cpu._zz_115[0]_0_wire

# Subckt 1458: murax.system_cpu.decode_to_execute_ALU_CTRL[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_nor_50_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire

# Subckt 1459: murax.system_cpu.decode_to_execute_ALU_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_5_0_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire

# Subckt 1460: murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_13_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire

# Subckt 1461: murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.reduce_or_14_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire

# Subckt 1462: murax.system_cpu.Mux_47_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    combout=murax.system_cpu.Mux_47_0_wire

# Subckt 1463: murax.system_cpu._zz_58[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_6_wire \
    datac=murax.system_cpu.Mux_47_0_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_0_wire

# Subckt 1464: murax.system_cpu._zz_58[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.reduce_nor_46_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MSIP_wire \
    combout=murax.system_cpu._zz_58[0]_1_wire

# Subckt 1465: murax.system_cpu.CsrPlugin_mcause_exceptionCode[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i4448_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mcause_exceptionCode[3]_wire

# Subckt 1466: murax.system_cpu.reduce_nor_48_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_nor_48_1_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    combout=murax.system_cpu.reduce_nor_48_wire

# Subckt 1467: murax.system_cpu._zz_58[0]_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_58[0]_86_wire \
    datae=murax.system_cpu._zz_58[0]_1_wire \
    datad=murax.system_cpu._zz_58[0]_0_wire \
    datac=murax.system_cpu._zz_141_2_wire \
    datab=murax.system_cpu._zz_115[0]_0_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_2_wire

# Subckt 1468: murax.system_timer.Decoder_0_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.Decoder_0_0_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_timer.Decoder_0_7_wire

# Subckt 1469: murax.io_apb_decoder.io_output_PSEL[1]_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_gpioACtrl.ctrl_doWrite_2_wire \
    datae=murax.system_apbBridge._zz_5[19]_wire \
    datad=murax.system_apbBridge._zz_5[18]_wire \
    datac=murax.system_apbBridge._zz_5[16]_wire \
    datab=murax.system_apbBridge._zz_2_wire \
    dataa=murax.system_apbBridge._zz_5[17]_wire \
    combout=murax.io_apb_decoder.io_output_PSEL[1]_1_wire

# Subckt 1470: murax.system_timer._zz_9[1]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datac=murax.system_timer.Decoder_0_7_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer._zz_9[1]_0_wire

# Subckt 1471: murax.system_timer.Decoder_0_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_timer.Decoder_0_5_wire \
    datab=murax.system_apbBridge._zz_5[6]_wire \
    dataa=murax.system_apbBridge._zz_5[4]_wire \
    combout=murax.system_timer.Decoder_0_8_wire

# Subckt 1472: murax.system_timer.interruptCtrl_1.i11_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_8_wire \
    datac=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.interruptCtrl_1.i11_0_wire

# Subckt 1473: murax.system_timer.timerABridge_ticksEnable[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerABridge_ticksEnable[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerABridge_ticksEnable[0]_wire

# Subckt 1474: murax.system_timer.timerABridge_ticksEnable[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerABridge_ticksEnable[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerABridge_ticksEnable[1]_wire

# Subckt 1475: murax.system_timer.prescaler_1.i5_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_timer.prescaler_1.counter[15]_wire \
    dataa=murax.system_timer._zz_1[15]_wire \
    combout=murax.system_timer.prescaler_1.i5_0_wire

# Subckt 1476: murax.system_timer.prescaler_1.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.counter[14]_wire \
    datae=murax.system_timer._zz_1[14]_wire \
    datad=murax.system_timer.prescaler_1.counter[13]_wire \
    datac=murax.system_timer._zz_1[13]_wire \
    datab=murax.system_timer.prescaler_1.counter[12]_wire \
    dataa=murax.system_timer._zz_1[12]_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_0_wire

# Subckt 1477: murax.system_timer._zz_1[9]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[9]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[9]_wire

# Subckt 1478: murax.system_timer._zz_1[10]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[10]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[10]_wire

# Subckt 1479: murax.system_timer._zz_1[11]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[11]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[11]_wire

# Subckt 1480: murax.system_timer.prescaler_1.reduce_nor_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.counter[11]_wire \
    datae=murax.system_timer._zz_1[11]_wire \
    datad=murax.system_timer.prescaler_1.counter[10]_wire \
    datac=murax.system_timer._zz_1[10]_wire \
    datab=murax.system_timer.prescaler_1.counter[9]_wire \
    dataa=murax.system_timer._zz_1[9]_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_1_wire

# Subckt 1481: murax.system_timer._zz_1[7]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[7]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[7]_wire

# Subckt 1482: murax.system_timer._zz_1[8]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[8]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[8]_wire

# Subckt 1483: murax.system_timer.prescaler_1.reduce_nor_0_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.counter[8]_wire \
    datae=murax.system_timer._zz_1[8]_wire \
    datad=murax.system_timer.prescaler_1.counter[7]_wire \
    datac=murax.system_timer._zz_1[7]_wire \
    datab=murax.system_timer.prescaler_1.counter[6]_wire \
    dataa=murax.system_timer._zz_1[6]_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_2_wire

# Subckt 1484: murax.system_timer._zz_1[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[0]_wire

# Subckt 1485: murax.system_timer._zz_1[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    ena=murax.system_timer._zz_1[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_1[1]_wire

# Subckt 1486: murax.system_timer.prescaler_1.reduce_nor_0_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.counter[2]_wire \
    datae=murax.system_timer._zz_1[2]_wire \
    datad=murax.system_timer.prescaler_1.counter[1]_wire \
    datac=murax.system_timer._zz_1[1]_wire \
    datab=murax.system_timer.prescaler_1.counter[0]_wire \
    dataa=murax.system_timer._zz_1[0]_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_3_wire

# Subckt 1487: murax.system_timer.prescaler_1.reduce_nor_0_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.counter[5]_wire \
    datae=murax.system_timer._zz_1[5]_wire \
    datad=murax.system_timer.prescaler_1.counter[4]_wire \
    datac=murax.system_timer._zz_1[4]_wire \
    datab=murax.system_timer.prescaler_1.counter[3]_wire \
    dataa=murax.system_timer._zz_1[3]_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_4_wire

# Subckt 1488: murax.system_timer.prescaler_1.reduce_nor_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.prescaler_1.reduce_nor_0_4_wire \
    datae=murax.system_timer.prescaler_1.reduce_nor_0_3_wire \
    datad=murax.system_timer.prescaler_1.reduce_nor_0_2_wire \
    datac=murax.system_timer.prescaler_1.reduce_nor_0_1_wire \
    datab=murax.system_timer.prescaler_1.reduce_nor_0_0_wire \
    dataa=murax.system_timer.prescaler_1.i5_0_wire \
    combout=murax.system_timer.prescaler_1.reduce_nor_0_wire

# Subckt 1489: murax.system_timer.timerA.i21_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_timer.timerA.counter[15]_wire \
    dataa=murax.system_timer._zz_3[15]_wire \
    combout=murax.system_timer.timerA.i21_0_wire

# Subckt 1490: murax.system_timer.timerA.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.counter[14]_wire \
    datae=murax.system_timer._zz_3[14]_wire \
    datad=murax.system_timer.timerA.counter[13]_wire \
    datac=murax.system_timer._zz_3[13]_wire \
    datab=murax.system_timer.timerA.counter[12]_wire \
    dataa=murax.system_timer._zz_3[12]_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_0_wire

# Subckt 1491: murax.system_timer._zz_3[9]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[9]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[9]_wire

# Subckt 1492: murax.system_timer._zz_3[10]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[10]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[10]_wire

# Subckt 1493: murax.system_timer._zz_3[11]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[11]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[11]_wire

# Subckt 1494: murax.system_timer.timerA.reduce_nor_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.counter[11]_wire \
    datae=murax.system_timer._zz_3[11]_wire \
    datad=murax.system_timer.timerA.counter[10]_wire \
    datac=murax.system_timer._zz_3[10]_wire \
    datab=murax.system_timer.timerA.counter[9]_wire \
    dataa=murax.system_timer._zz_3[9]_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_1_wire

# Subckt 1495: murax.system_timer._zz_3[7]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[7]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[7]_wire

# Subckt 1496: murax.system_timer._zz_3[8]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[8]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[8]_wire

# Subckt 1497: murax.system_timer.timerA.reduce_nor_0_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.counter[8]_wire \
    datae=murax.system_timer._zz_3[8]_wire \
    datad=murax.system_timer.timerA.counter[7]_wire \
    datac=murax.system_timer._zz_3[7]_wire \
    datab=murax.system_timer.timerA.counter[6]_wire \
    dataa=murax.system_timer._zz_3[6]_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_2_wire

# Subckt 1498: murax.system_timer._zz_3[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[0]_wire

# Subckt 1499: murax.system_timer._zz_3[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    ena=murax.system_timer._zz_3[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_3[1]_wire

# Subckt 1500: murax.system_timer.timerA.reduce_nor_0_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.counter[2]_wire \
    datae=murax.system_timer._zz_3[2]_wire \
    datad=murax.system_timer.timerA.counter[1]_wire \
    datac=murax.system_timer._zz_3[1]_wire \
    datab=murax.system_timer.timerA.counter[0]_wire \
    dataa=murax.system_timer._zz_3[0]_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_3_wire

# Subckt 1501: murax.system_timer.timerA.reduce_nor_0_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.counter[5]_wire \
    datae=murax.system_timer._zz_3[5]_wire \
    datad=murax.system_timer.timerA.counter[4]_wire \
    datac=murax.system_timer._zz_3[4]_wire \
    datab=murax.system_timer.timerA.counter[3]_wire \
    dataa=murax.system_timer._zz_3[3]_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_4_wire

# Subckt 1502: murax.system_timer.timerA.reduce_nor_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerA.reduce_nor_0_4_wire \
    datae=murax.system_timer.timerA.reduce_nor_0_3_wire \
    datad=murax.system_timer.timerA.reduce_nor_0_2_wire \
    datac=murax.system_timer.timerA.reduce_nor_0_1_wire \
    datab=murax.system_timer.timerA.reduce_nor_0_0_wire \
    dataa=murax.system_timer.timerA.i21_0_wire \
    combout=murax.system_timer.timerA.reduce_nor_0_wire

# Subckt 1503: murax.system_timer.timerA.io_full_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.timerA.reduce_nor_0_wire \
    datad=murax.system_timer.prescaler_1.reduce_nor_0_wire \
    datac=murax.system_timer.timerABridge_ticksEnable[1]_wire \
    datab=murax.system_timer.timerABridge_ticksEnable[0]_wire \
    dataa=murax.system_timer.timerA.inhibitFull_wire \
    combout=murax.system_timer.timerA.io_full_1_wire

# Subckt 1504: murax.system_timer.interruptCtrl_1.i11_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.timerA.io_full_1_wire \
    datac=murax.system_timer.interruptCtrl_1.i11_0_wire \
    datab=murax.system_timer.interruptCtrl_1.pendings[0]_wire \
    dataa=murax.system_apbBridge._zz_6[0]_wire \
    combout=murax.system_timer.interruptCtrl_1.i11_1_wire

# Subckt 1505: murax.system_timer.timerBBridge_ticksEnable[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerBBridge_ticksEnable[1]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerBBridge_ticksEnable[0]_wire

# Subckt 1506: murax.system_timer.timerBBridge_ticksEnable[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_timer.timerBBridge_ticksEnable[1]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer.timerBBridge_ticksEnable[1]_wire

# Subckt 1507: murax.system_timer.timerB.i21_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_timer.timerB.counter[15]_wire \
    dataa=murax.system_timer._zz_6[15]_wire \
    combout=murax.system_timer.timerB.i21_0_wire

# Subckt 1508: murax.system_timer.timerB.reduce_nor_0_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.counter[14]_wire \
    datae=murax.system_timer._zz_6[14]_wire \
    datad=murax.system_timer.timerB.counter[13]_wire \
    datac=murax.system_timer._zz_6[13]_wire \
    datab=murax.system_timer.timerB.counter[12]_wire \
    dataa=murax.system_timer._zz_6[12]_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_0_wire

# Subckt 1509: murax.system_timer._zz_6[9]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[9]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[9]_wire

# Subckt 1510: murax.system_timer._zz_6[10]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[10]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[10]_wire

# Subckt 1511: murax.system_timer._zz_6[11]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[11]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[11]_wire

# Subckt 1512: murax.system_timer.timerB.reduce_nor_0_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.counter[11]_wire \
    datae=murax.system_timer._zz_6[11]_wire \
    datad=murax.system_timer.timerB.counter[10]_wire \
    datac=murax.system_timer._zz_6[10]_wire \
    datab=murax.system_timer.timerB.counter[9]_wire \
    dataa=murax.system_timer._zz_6[9]_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_1_wire

# Subckt 1513: murax.system_timer._zz_6[7]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[7]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[7]_wire

# Subckt 1514: murax.system_timer._zz_6[8]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[8]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[8]_wire

# Subckt 1515: murax.system_timer.timerB.reduce_nor_0_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.counter[8]_wire \
    datae=murax.system_timer._zz_6[8]_wire \
    datad=murax.system_timer.timerB.counter[7]_wire \
    datac=murax.system_timer._zz_6[7]_wire \
    datab=murax.system_timer.timerB.counter[6]_wire \
    dataa=murax.system_timer._zz_6[6]_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_2_wire

# Subckt 1516: murax.system_timer._zz_6[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[0]_wire

# Subckt 1517: murax.system_timer._zz_6[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    ena=murax.system_timer._zz_6[15]_0_wire \
    clk=io_mainClk \
    q=murax.system_timer._zz_6[1]_wire

# Subckt 1518: murax.system_timer.timerB.reduce_nor_0_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.counter[2]_wire \
    datae=murax.system_timer._zz_6[2]_wire \
    datad=murax.system_timer.timerB.counter[1]_wire \
    datac=murax.system_timer._zz_6[1]_wire \
    datab=murax.system_timer.timerB.counter[0]_wire \
    dataa=murax.system_timer._zz_6[0]_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_3_wire

# Subckt 1519: murax.system_timer.timerB.reduce_nor_0_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.counter[5]_wire \
    datae=murax.system_timer._zz_6[5]_wire \
    datad=murax.system_timer.timerB.counter[4]_wire \
    datac=murax.system_timer._zz_6[4]_wire \
    datab=murax.system_timer.timerB.counter[3]_wire \
    dataa=murax.system_timer._zz_6[3]_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_4_wire

# Subckt 1520: murax.system_timer.timerB.reduce_nor_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.timerB.reduce_nor_0_4_wire \
    datae=murax.system_timer.timerB.reduce_nor_0_3_wire \
    datad=murax.system_timer.timerB.reduce_nor_0_2_wire \
    datac=murax.system_timer.timerB.reduce_nor_0_1_wire \
    datab=murax.system_timer.timerB.reduce_nor_0_0_wire \
    dataa=murax.system_timer.timerB.i21_0_wire \
    combout=murax.system_timer.timerB.reduce_nor_0_wire

# Subckt 1521: murax.system_timer.timerB.io_full_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.timerB.reduce_nor_0_wire \
    datad=murax.system_timer.prescaler_1.reduce_nor_0_wire \
    datac=murax.system_timer.timerBBridge_ticksEnable[1]_wire \
    datab=murax.system_timer.timerBBridge_ticksEnable[0]_wire \
    dataa=murax.system_timer.timerB.inhibitFull_wire \
    combout=murax.system_timer.timerB.io_full_1_wire

# Subckt 1522: murax.system_timer.interruptCtrl_1.i11_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.timerB.io_full_1_wire \
    datac=murax.system_timer.interruptCtrl_1.i11_0_wire \
    datab=murax.system_timer.interruptCtrl_1.pendings[1]_wire \
    dataa=murax.system_apbBridge._zz_6[1]_wire \
    combout=murax.system_timer.interruptCtrl_1.i11_2_wire

# Subckt 1523: murax.system_cpu._zz_58[0]_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[6]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[6]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[8]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[8]_wire \
    combout=murax.system_cpu._zz_58[0]_3_wire

# Subckt 1524: murax.system_cpu.Mux_47_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[7]_wire \
    combout=murax.system_cpu.Mux_47_1_wire

# Subckt 1525: murax.system_cpu._zz_58[0]_4_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_126_wire \
    datac=murax.system_cpu.Mux_47_1_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_4_wire

# Subckt 1526: murax.system_cpu._zz_58[0]_5_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_48_1_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    combout=murax.system_cpu._zz_58[0]_5_wire

# Subckt 1527: murax.system_cpu._zz_58[0]_6_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_48_1_wire \
    datad=murax.system_cpu.i3188_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[26]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    combout=murax.system_cpu._zz_58[0]_6_wire

# Subckt 1528: murax.system_cpu._zz_58[0]_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_6_wire \
    datad=murax.system_cpu._zz_58[0]_5_wire \
    datac=murax.system_cpu.CsrPlugin_mstatus_MPIE_wire \
    datab=murax.system_cpu.CsrPlugin_mie_MTIE_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MTIP_wire \
    combout=murax.system_cpu._zz_58[0]_7_wire

# Subckt 1529: murax.system_cpu._zz_58[0]_8_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_7_wire \
    datad=murax.system_cpu._zz_58[0]_4_wire \
    datac=murax.system_cpu._zz_141_2_wire \
    datab=murax.system_cpu._zz_58[0]_3_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_8_wire

# Subckt 1530: murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.io_apb_decoder.io_output_PSEL[1]_0_wire \
    datac=murax.system_uartCtrl.reduce_nor_1_0_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_0_wire

# Subckt 1531: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_validReg_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.Select_5_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_validReg_wire

# Subckt 1532: murax.system_uartCtrl.streamFifo_3.pushing_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_3.popping_1_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_validReg_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire \
    combout=murax.system_uartCtrl.streamFifo_3.pushing_wire

# Subckt 1533: murax.system_uartCtrl.streamFifo_3.popping_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_3.popping_1_wire \
    datae=murax.io_apb_decoder.io_output_PSEL[1]_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=murax.system_apbBridge.simpleBusStage_rsp_valid_0_wire \
    datab=murax.system_uartCtrl.streamFifo_3._zz_2_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire \
    combout=murax.system_uartCtrl.streamFifo_3.popping_3_wire

# Subckt 1534: murax.system_uartCtrl.streamFifo_3.risingOccupancy_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire \
    combout=murax.system_uartCtrl.streamFifo_3.risingOccupancy_0_wire

# Subckt 1535: murax.system_uartCtrl.streamFifo_3.add_2_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    datac=murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.add_2_0_wire

# Subckt 1536: murax.system_uartCtrl.streamFifo_3.add_2_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    datad=murax.system_uartCtrl.streamFifo_3.popPtr_value[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_3.popPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.add_2_1_wire

# Subckt 1537: murax.system_uartCtrl.streamFifo_3.reduce_nor_3_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    datad=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    datac=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.reduce_nor_3_0_wire

# Subckt 1538: murax.system_uartCtrl.streamFifo_3.reduce_nor_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_3.reduce_nor_3_0_wire \
    datad=murax.system_uartCtrl.streamFifo_3.add_2_1_wire \
    datac=murax.system_uartCtrl.streamFifo_3.add_2_0_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.reduce_nor_3_wire

# Subckt 1539: murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    datac=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_0_wire

# Subckt 1540: murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    datad=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_wire \
    datac=murax.system_uartCtrl.streamFifo_3.pushPtr_value[2]_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.pushPtr_value[3]_1_wire

# Subckt 1541: murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_2_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_2_wire

# Subckt 1542: murax.system_uartCtrl.streamFifo_3.add_2_2_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.add_2_2_wire

# Subckt 1543: murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_3_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_3.pushing_wire \
    datab=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.pushPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.pushPtr_value[1]_3_wire

# Subckt 1544: murax.system_uartCtrl.streamFifo_3.add_2_3_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.streamFifo_3.popping_3_wire \
    datab=murax.system_uartCtrl.streamFifo_3.popPtr_value[1]_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.popPtr_value[0]_wire \
    combout=murax.system_uartCtrl.streamFifo_3.add_2_3_wire

# Subckt 1545: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_23_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_wire

# Subckt 1546: murax.system_cpu._zz_58[0]_9_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[10]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[10]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    combout=murax.system_cpu._zz_58[0]_9_wire

# Subckt 1547: murax.system_cpu.Mux_47_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[11]_wire \
    combout=murax.system_cpu.Mux_47_2_wire

# Subckt 1548: murax.system_cpu._zz_58[0]_10_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_131_wire \
    datac=murax.system_cpu.Mux_47_2_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_10_wire

# Subckt 1549: murax.system_cpu.CsrPlugin_mstatus_MPP[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6126_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mstatus_MPP[0]_wire

# Subckt 1550: murax.system_cpu._zz_58[0]_11_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_6_wire \
    datad=murax.system_cpu._zz_58[0]_5_wire \
    datac=murax.system_cpu.CsrPlugin_mstatus_MPP[0]_wire \
    datab=murax.system_cpu.CsrPlugin_mie_MEIE_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MEIP_wire \
    combout=murax.system_cpu._zz_58[0]_11_wire

# Subckt 1551: murax.system_cpu._zz_58[0]_12_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_11_wire \
    datad=murax.system_cpu._zz_58[0]_10_wire \
    datac=murax.system_cpu._zz_141_2_wire \
    datab=murax.system_cpu._zz_58[0]_9_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_12_wire

# Subckt 1552: murax.system_cpu.reduce_or_4_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[30]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[4]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_4_0_wire

# Subckt 1553: murax.system_cpu.decode_to_execute_PC[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[2]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[2]_wire

# Subckt 1554: murax.system_cpu.decode_to_execute_RS1[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[2]_wire

# Subckt 1555: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[2]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[2]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_0_wire

# Subckt 1556: murax.system_cpu.execute_BranchPlugin_branch_src2[2]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[22]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[9]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src2[2]_0_wire

# Subckt 1557: murax.system_cpu.decode_to_execute_PC[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[3]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[3]_wire

# Subckt 1558: murax.system_cpu.decode_to_execute_RS1[3]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[3]_wire

# Subckt 1559: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[3]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[3]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_1_wire

# Subckt 1560: murax.system_cpu.decode_to_execute_PC[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[0]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[0]_wire

# Subckt 1561: murax.system_cpu.decode_to_execute_RS1[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[0]_wire

# Subckt 1562: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[0]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[0]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_2_wire

# Subckt 1563: murax.system_cpu.decode_to_execute_PC[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[1]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[1]_wire

# Subckt 1564: murax.system_cpu.decode_to_execute_RS1[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[1]_wire

# Subckt 1565: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[1]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[1]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_3_wire

# Subckt 1566: murax.system_cpu.execute_BranchPlugin_branch_src2[1]_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[21]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[8]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src2[1]_1_wire

# Subckt 1567: murax.system_cpu.reduce_nor_75_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.reduce_nor_75_wire

# Subckt 1568: murax.system_cpu.decode_to_execute_PC[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[16]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[16]_wire

# Subckt 1569: murax.system_cpu.decode_to_execute_RS1[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[16]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[16]_wire

# Subckt 1570: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_4_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[16]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[16]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_4_wire

# Subckt 1571: murax.system_cpu.decode_to_execute_INSTRUCTION[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[16]_wire

# Subckt 1572: murax.system_cpu.decode_to_execute_PC[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[18]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[18]_wire

# Subckt 1573: murax.system_cpu.decode_to_execute_RS1[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[18]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[18]_wire

# Subckt 1574: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_5_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[18]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[18]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_5_wire

# Subckt 1575: murax.system_cpu.decode_to_execute_PC[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[19]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[19]_wire

# Subckt 1576: murax.system_cpu.decode_to_execute_RS1[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[19]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[19]_wire

# Subckt 1577: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_6_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[19]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[19]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_6_wire

# Subckt 1578: murax.system_cpu.decode_to_execute_INSTRUCTION[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[19]_wire

# Subckt 1579: murax.system_cpu.decode_to_execute_PC[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[17]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[17]_wire

# Subckt 1580: murax.system_cpu.decode_to_execute_RS1[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[17]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[17]_wire

# Subckt 1581: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_7_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[17]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[17]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_7_wire

# Subckt 1582: murax.system_cpu.decode_to_execute_INSTRUCTION[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[17]_wire

# Subckt 1583: murax.system_cpu.decode_to_execute_RS1[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[30]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[30]_wire

# Subckt 1584: murax.system_cpu.decode_to_execute_PC[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[30]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[30]_wire

# Subckt 1585: murax.system_cpu.decode_to_execute_RS1[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[29]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[29]_wire

# Subckt 1586: murax.system_cpu.decode_to_execute_PC[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[29]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[29]_wire

# Subckt 1587: murax.system_cpu.decode_to_execute_RS1[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[28]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[28]_wire

# Subckt 1588: murax.system_cpu.decode_to_execute_PC[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[28]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[28]_wire

# Subckt 1589: murax.system_cpu.decode_to_execute_RS1[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[26]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[26]_wire

# Subckt 1590: murax.system_cpu.decode_to_execute_PC[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[26]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[26]_wire

# Subckt 1591: murax.system_cpu.decode_to_execute_RS1[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[27]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[27]_wire

# Subckt 1592: murax.system_cpu.decode_to_execute_PC[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[27]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[27]_wire

# Subckt 1593: murax.system_cpu.decode_to_execute_RS1[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[31]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[31]_wire

# Subckt 1594: murax.system_cpu.decode_to_execute_PC[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[31]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[31]_wire

# Subckt 1595: murax.system_cpu.decode_to_execute_RS1[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[20]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[20]_wire

# Subckt 1596: murax.system_cpu.decode_to_execute_PC[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[20]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[20]_wire

# Subckt 1597: murax.system_cpu.decode_to_execute_RS1[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[21]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[21]_wire

# Subckt 1598: murax.system_cpu.decode_to_execute_PC[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[21]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[21]_wire

# Subckt 1599: murax.system_cpu.decode_to_execute_RS1[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[22]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[22]_wire

# Subckt 1600: murax.system_cpu.decode_to_execute_PC[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[22]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[22]_wire

# Subckt 1601: murax.system_cpu.decode_to_execute_RS1[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[23]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[23]_wire

# Subckt 1602: murax.system_cpu.decode_to_execute_PC[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[23]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[23]_wire

# Subckt 1603: murax.system_cpu.decode_to_execute_RS1[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[24]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[24]_wire

# Subckt 1604: murax.system_cpu.decode_to_execute_PC[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[24]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[24]_wire

# Subckt 1605: murax.system_cpu.decode_to_execute_RS1[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[25]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[25]_wire

# Subckt 1606: murax.system_cpu.decode_to_execute_PC[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[25]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[25]_wire

# Subckt 1607: murax.system_cpu._zz_82[31]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_25_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[31]_wire

# Subckt 1608: murax.system_apbBridge._zz_9[31]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_1_0_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[31]_wire

# Subckt 1609: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_25_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    datab=murax.system_apbBridge._zz_9[31]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_25_wire

# Subckt 1610: murax.system_cpu._zz_66[2]_25_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_25_wire \
    datab=murax.system_cpu._zz_82[31]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_25_wire

# Subckt 1611: murax.system_cpu.prefetch_to_fetch_PC[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[17]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[17]_wire

# Subckt 1612: murax.system_cpu.memory_to_writeBack_INSTRUCTION[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[14]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[14]_wire

# Subckt 1613: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[7]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_18_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[7]_wire

# Subckt 1614: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[15]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[15]_wire

# Subckt 1615: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[23]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_12_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[23]_wire

# Subckt 1616: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[31]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_25_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[31]_wire

# Subckt 1617: murax.system_cpu.Mux_8_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[31]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[23]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[15]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[7]_wire \
    combout=murax.system_cpu.Mux_8_0_wire

# Subckt 1618: murax.system_cpu._zz_86[31]_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.Mux_8_0_wire \
    dataa=murax.system_cpu.memory_to_writeBack_INSTRUCTION[14]_wire \
    combout=murax.system_cpu._zz_86[31]_wire

# Subckt 1619: murax.system_cpu.Mux_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[31]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[15]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu.Mux_0_0_wire

# Subckt 1620: murax.system_cpu._zz_88[31]_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.Mux_0_0_wire \
    dataa=murax.system_cpu.memory_to_writeBack_INSTRUCTION[14]_wire \
    combout=murax.system_cpu._zz_88[31]_wire

# Subckt 1621: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[17]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[17]_wire

# Subckt 1622: murax.system_cpu.memory_to_writeBack_INSTRUCTION[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[12]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[12]_wire

# Subckt 1623: murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_INSTRUCTION[13]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_wire

# Subckt 1624: murax.system_cpu._zz_62[0]_10_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.memory_to_writeBack_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_10_wire

# Subckt 1625: murax.system_cpu._zz_62[0]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_11_wire

# Subckt 1626: murax.system_cpu._zz_62[0]_12_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[17]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[17]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_12_wire

# Subckt 1627: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_1_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[0]_0_wire

# Subckt 1628: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_2_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[1]_1_wire

# Subckt 1629: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_0_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[17]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[2]_2_wire

# Subckt 1630: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_3_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[3]_3_wire

# Subckt 1631: murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i3837_4_wire \
    datad=murax.system_cpu.i5874_0_wire \
    datac=murax.system_cpu.i3837_2_wire \
    datab=murax.system_cpu._zz_66[2]_4_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    combout=murax.system_cpu.decode_RegFilePlugin_regFileReadAddress1[4]_4_wire

# Subckt 1632: murax.system_cpu.prefetch_to_fetch_PC[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[16]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[16]_wire

# Subckt 1633: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[16]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[16]_wire

# Subckt 1634: murax.system_cpu._zz_62[0]_13_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[16]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[16]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_13_wire

# Subckt 1635: murax.system_cpu.prefetch_to_fetch_PC[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[15]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[15]_wire

# Subckt 1636: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[15]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[15]_wire

# Subckt 1637: murax.system_cpu._zz_62[0]_14_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.Mux_0_0_wire \
    datac=murax.system_cpu._zz_86[31]_wire \
    datab=murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_INSTRUCTION[12]_wire \
    combout=murax.system_cpu._zz_62[0]_14_wire

# Subckt 1638: murax.system_cpu._zz_62[0]_15_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_14_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[15]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_15_wire

# Subckt 1639: murax.system_cpu.prefetch_to_fetch_PC[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[14]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[14]_wire

# Subckt 1640: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[14]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[14]_wire

# Subckt 1641: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[14]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_6_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[14]_wire

# Subckt 1642: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_21_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]_wire

# Subckt 1643: murax.system_cpu._zz_62[0]_16_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_INSTRUCTION[13]_wire \
    datae=murax.system_cpu.memory_to_writeBack_INSTRUCTION[12]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_16_wire

# Subckt 1644: murax.system_cpu._zz_62[0]_17_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[14]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[14]_wire \
    combout=murax.system_cpu._zz_62[0]_17_wire

# Subckt 1645: murax.system_cpu.prefetch_to_fetch_PC[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[13]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[13]_wire

# Subckt 1646: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[13]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[13]_wire

# Subckt 1647: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[13]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_7_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[13]_wire

# Subckt 1648: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[29]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_24_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[29]_wire

# Subckt 1649: murax.system_cpu._zz_62[0]_18_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[29]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[13]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[13]_wire \
    combout=murax.system_cpu._zz_62[0]_18_wire

# Subckt 1650: murax.system_cpu.prefetch_to_fetch_PC[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[12]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[12]_wire

# Subckt 1651: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[12]_wire

# Subckt 1652: murax.system_cpu._zz_62[0]_19_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[28]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[12]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[12]_wire \
    combout=murax.system_cpu._zz_62[0]_19_wire

# Subckt 1653: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[11]_wire

# Subckt 1654: murax.system_cpu._zz_62[0]_20_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[27]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[11]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[11]_wire \
    combout=murax.system_cpu._zz_62[0]_20_wire

# Subckt 1655: murax.system_cpu.prefetch_to_fetch_PC[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[11]_wire

# Subckt 1656: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[10]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[10]_wire

# Subckt 1657: murax.system_cpu._zz_62[0]_21_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[26]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[10]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[10]_wire \
    combout=murax.system_cpu._zz_62[0]_21_wire

# Subckt 1658: murax.system_cpu.prefetch_to_fetch_PC[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[10]_wire

# Subckt 1659: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[9]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[9]_wire

# Subckt 1660: murax.system_cpu._zz_62[0]_22_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[25]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[9]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[9]_wire \
    combout=murax.system_cpu._zz_62[0]_22_wire

# Subckt 1661: murax.system_cpu.prefetch_to_fetch_PC[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[9]_wire

# Subckt 1662: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[5]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[5]_wire

# Subckt 1663: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[21]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_11_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[21]_wire

# Subckt 1664: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[5]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_9_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[5]_wire

# Subckt 1665: murax.system_cpu._zz_62[0]_23_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[13]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[29]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[5]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[21]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_23_wire

# Subckt 1666: murax.system_cpu._zz_62[0]_24_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_23_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[5]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_24_wire

# Subckt 1667: murax.system_cpu._zz_82[25]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_26_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[25]_wire

# Subckt 1668: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_26_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datab=murax.system_apbBridge._zz_9[25]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_26_wire

# Subckt 1669: murax.system_cpu._zz_66[2]_26_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_26_wire \
    datab=murax.system_cpu._zz_82[25]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_26_wire

# Subckt 1670: murax.system_cpu.prefetch_to_fetch_PC[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[5]_wire

# Subckt 1671: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[8]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[8]_wire

# Subckt 1672: murax.system_cpu._zz_62[0]_25_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_10_wire \
    datae=murax.system_cpu._zz_62[0]_16_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[24]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[8]_wire \
    datab=murax.system_cpu._zz_86[31]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[8]_wire \
    combout=murax.system_cpu._zz_62[0]_25_wire

# Subckt 1673: murax.system_cpu._zz_82[28]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_27_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[28]_wire

# Subckt 1674: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_27_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    datab=murax.system_apbBridge._zz_9[28]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_27_wire

# Subckt 1675: murax.system_cpu._zz_66[2]_27_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_27_wire \
    datab=murax.system_cpu._zz_82[28]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_27_wire

# Subckt 1676: murax.system_cpu.prefetch_to_fetch_PC[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[8]_wire

# Subckt 1677: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[7]_wire

# Subckt 1678: murax.system_cpu._zz_62[0]_26_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.Mux_8_0_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[7]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_26_wire

# Subckt 1679: murax.system_cpu._zz_82[27]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_28_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[27]_wire

# Subckt 1680: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_28_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[3]_wire \
    datab=murax.system_apbBridge._zz_9[27]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_28_wire

# Subckt 1681: murax.system_cpu._zz_66[2]_28_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_28_wire \
    datab=murax.system_cpu._zz_82[27]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_28_wire

# Subckt 1682: murax.system_cpu.prefetch_to_fetch_PC[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[7]_wire

# Subckt 1683: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[6]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[6]_wire

# Subckt 1684: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[22]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_10_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[22]_wire

# Subckt 1685: murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[6]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_5_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[6]_wire

# Subckt 1686: murax.system_cpu._zz_62[0]_27_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[14]_wire \
    datae=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[6]_wire \
    datac=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[22]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_wire \
    dataa=murax.system_cpu.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_wire \
    combout=murax.system_cpu._zz_62[0]_27_wire

# Subckt 1687: murax.system_cpu._zz_62[0]_28_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_62[0]_27_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[6]_wire \
    datab=murax.system_cpu.memory_to_writeBack_MEMORY_ENABLE_wire \
    dataa=murax.system_cpu.writeBack_arbitration_isValid_wire \
    combout=murax.system_cpu._zz_62[0]_28_wire

# Subckt 1688: murax.system_cpu._zz_82[26]_I 
.subckt fourteennm_ff \
    d=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_29_wire \
    ena=murax.system_cpu._zz_81_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_82[26]_wire

# Subckt 1689: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_29_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol3_rtl_0.auto_generated.altera_syncram_impl1.q_b[2]_wire \
    datab=murax.system_apbBridge._zz_9[26]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_29_wire

# Subckt 1690: murax.system_cpu._zz_66[2]_29_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]_29_wire \
    datab=murax.system_cpu._zz_82[26]_wire \
    dataa=murax.system_cpu._zz_81_wire \
    combout=murax.system_cpu._zz_66[2]_29_wire

# Subckt 1691: murax.system_cpu.prefetch_to_fetch_PC[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[6]_wire

# Subckt 1692: murax.system_cpu.prefetch_to_fetch_PC[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[29]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[29]_wire

# Subckt 1693: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[29]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[29]_wire

# Subckt 1694: murax.system_cpu._zz_62[0]_29_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[29]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[29]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_29_wire

# Subckt 1695: murax.system_cpu.prefetch_to_fetch_PC[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[30]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[30]_wire

# Subckt 1696: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[30]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[30]_wire

# Subckt 1697: murax.system_cpu._zz_62[0]_30_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[30]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_30_wire

# Subckt 1698: murax.system_cpu.prefetch_to_fetch_PC[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_to_fetch_PC[31]_0_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[31]_wire

# Subckt 1699: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[31]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[31]_wire

# Subckt 1700: murax.system_cpu._zz_62[0]_31_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[31]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[31]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_31_wire

# Subckt 1701: murax.system_cpu.prefetch_to_fetch_PC[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[28]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[28]_wire

# Subckt 1702: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[28]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[28]_wire

# Subckt 1703: murax.system_cpu._zz_62[0]_32_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[28]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[28]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_32_wire

# Subckt 1704: murax.system_cpu.prefetch_to_fetch_PC[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[27]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[27]_wire

# Subckt 1705: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[27]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[27]_wire

# Subckt 1706: murax.system_cpu._zz_62[0]_33_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[27]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[27]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_33_wire

# Subckt 1707: murax.system_cpu.prefetch_to_fetch_PC[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[23]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[23]_wire

# Subckt 1708: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[23]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[23]_wire

# Subckt 1709: murax.system_cpu._zz_62[0]_34_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[23]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[23]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_34_wire

# Subckt 1710: murax.system_cpu.prefetch_to_fetch_PC[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[22]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[22]_wire

# Subckt 1711: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[22]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[22]_wire

# Subckt 1712: murax.system_cpu._zz_62[0]_35_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[22]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[22]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_35_wire

# Subckt 1713: murax.system_cpu.prefetch_to_fetch_PC[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[21]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[21]_wire

# Subckt 1714: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[21]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[21]_wire

# Subckt 1715: murax.system_cpu._zz_62[0]_36_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[21]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[21]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_36_wire

# Subckt 1716: murax.system_cpu.prefetch_to_fetch_PC[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[26]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[26]_wire

# Subckt 1717: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[26]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[26]_wire

# Subckt 1718: murax.system_cpu._zz_62[0]_37_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[26]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[26]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_37_wire

# Subckt 1719: murax.system_cpu.prefetch_to_fetch_PC[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[25]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[25]_wire

# Subckt 1720: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[25]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[25]_wire

# Subckt 1721: murax.system_cpu._zz_62[0]_38_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[25]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[25]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_38_wire

# Subckt 1722: murax.system_cpu.prefetch_to_fetch_PC[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[24]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[24]_wire

# Subckt 1723: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[24]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[24]_wire

# Subckt 1724: murax.system_cpu._zz_62[0]_39_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[24]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[24]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_39_wire

# Subckt 1725: murax.system_cpu.prefetch_to_fetch_PC[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[20]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[20]_wire

# Subckt 1726: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[20]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[20]_wire

# Subckt 1727: murax.system_cpu._zz_62[0]_40_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[20]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[20]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_40_wire

# Subckt 1728: murax.system_cpu.prefetch_to_fetch_PC[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[19]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[19]_wire

# Subckt 1729: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[19]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[19]_wire

# Subckt 1730: murax.system_cpu._zz_62[0]_41_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[19]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[19]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_41_wire

# Subckt 1731: murax.system_cpu.prefetch_to_fetch_PC[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[18]_wire \
    ena=murax.system_cpu.fetch_arbitration_isStuck_1_wire \
    clk=io_mainClk \
    q=murax.system_cpu.prefetch_to_fetch_PC[18]_wire

# Subckt 1732: murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[18]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[18]_wire

# Subckt 1733: murax.system_cpu._zz_62[0]_42_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_62[0]_11_wire \
    datae=murax.system_cpu._zz_62[0]_10_wire \
    datad=murax.system_cpu.memory_to_writeBack_MEMORY_READ_DATA[18]_wire \
    datac=murax.system_cpu.memory_to_writeBack_REGFILE_WRITE_DATA[18]_wire \
    datab=murax.system_cpu._zz_88[31]_wire \
    dataa=murax.system_cpu._zz_86[31]_wire \
    combout=murax.system_cpu._zz_62[0]_42_wire

# Subckt 1734: murax.apb3Router_1.Select_24_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[9]_wire \
    dataa=murax.system_timer._zz_3[9]_wire \
    combout=murax.apb3Router_1.Select_24_0_wire

# Subckt 1735: murax.apb3Router_1.Select_24_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_24_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[9]_wire \
    dataa=murax.system_timer.timerA.counter[9]_wire \
    combout=murax.apb3Router_1.Select_24_1_wire

# Subckt 1736: murax.apb3Router_1.Select_24_2_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.reduce_nor_1_0_wire \
    dataa=murax.apb3Router_1.reduce_nor_1_0_wire \
    combout=murax.apb3Router_1.Select_24_2_wire

# Subckt 1737: murax.system_gpioACtrl._zz_2[9]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[9]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[9]_wire

# Subckt 1738: murax.system_apbBridge._zz_6[17]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[17]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[17]_wire

# Subckt 1739: murax.system_gpioACtrl._zz_2[30]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_gpioACtrl.ctrl_doWrite_0_wire \
    datac=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.system_gpioACtrl._zz_2[30]_0_wire

# Subckt 1740: murax.system_cpu.CsrPlugin_mepc[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[4]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[4]_wire

# Subckt 1741: murax.system_cpu.execute_to_memory_BRANCH_CALC[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_126_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[4]_wire

# Subckt 1742: murax.system_cpu.i5977_27_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[4]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[4]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[4]_wire \
    combout=murax.system_cpu.i5977_27_wire

# Subckt 1743: murax.system_cpu.execute_to_memory_BRANCH_CALC[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_131_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[5]_wire

# Subckt 1744: murax.system_cpu.CsrPlugin_mepc[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[5]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[5]_wire

# Subckt 1745: murax.system_cpu.i5977_28_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[5]_wire \
    datab=murax.system_cpu.CsrPlugin_mepc[5]_wire \
    dataa=murax.system_cpu.execute_to_memory_BRANCH_CALC[5]_wire \
    combout=murax.system_cpu.i5977_28_wire

# Subckt 1746: murax.system_cpu.CsrPlugin_mepc[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[6]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[6]_wire

# Subckt 1747: murax.system_cpu.execute_to_memory_BRANCH_CALC[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_136_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[6]_wire

# Subckt 1748: murax.system_cpu.i5977_29_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[6]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[6]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[6]_wire \
    combout=murax.system_cpu.i5977_29_wire

# Subckt 1749: murax.system_cpu.CsrPlugin_mepc[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[7]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[7]_wire

# Subckt 1750: murax.system_cpu.execute_to_memory_BRANCH_CALC[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_141_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[7]_wire

# Subckt 1751: murax.system_cpu.i5977_30_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[7]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[7]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[7]_wire \
    combout=murax.system_cpu.i5977_30_wire

# Subckt 1752: murax.system_cpu.CsrPlugin_mepc[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[8]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[8]_wire

# Subckt 1753: murax.system_cpu.execute_to_memory_BRANCH_CALC[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_146_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[8]_wire

# Subckt 1754: murax.system_cpu.i5977_31_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.i5977_0_wire \
    datac=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[8]_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[8]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[8]_wire \
    combout=murax.system_cpu.i5977_31_wire

# Subckt 1755: murax.system_cpu.CsrPlugin_mepc[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[9]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[9]_wire

# Subckt 1756: murax.system_cpu.execute_to_memory_BRANCH_CALC[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_151_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[9]_wire

# Subckt 1757: murax.system_cpu.i5977_32_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i5977_1_wire \
    datad=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[9]_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[9]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[9]_wire \
    combout=murax.system_cpu.i5977_32_wire

# Subckt 1758: murax.system_cpu.CsrPlugin_mepc[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[10]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[10]_wire

# Subckt 1759: murax.system_cpu.execute_to_memory_BRANCH_CALC[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_156_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[10]_wire

# Subckt 1760: murax.system_cpu.i5977_33_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[10]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[10]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[10]_wire \
    combout=murax.system_cpu.i5977_33_wire

# Subckt 1761: murax.system_cpu.CsrPlugin_mepc[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[11]_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mepc[11]_wire

# Subckt 1762: murax.system_cpu.execute_to_memory_BRANCH_CALC[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_5_121_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_BRANCH_CALC[11]_wire

# Subckt 1763: murax.system_cpu.i5977_34_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[11]_wire \
    datad=murax.system_cpu.i5977_1_wire \
    datac=murax.system_cpu.i5977_0_wire \
    datab=murax.system_cpu.execute_to_memory_BRANCH_CALC[11]_wire \
    dataa=murax.system_cpu.CsrPlugin_mepc[11]_wire \
    combout=murax.system_cpu.i5977_34_wire

# Subckt 1764: murax.system_cpu.decode_to_execute_RS2[17]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[17]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[17]_wire

# Subckt 1765: murax.system_cpu._zz_83[17]_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[17]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[17]_8_wire

# Subckt 1766: murax.system_gpioACtrl._zz_2[11]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[11]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[11]_wire

# Subckt 1767: murax.apb3Router_1.Select_21_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[11]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[11]_wire \
    combout=murax.apb3Router_1.Select_21_0_wire

# Subckt 1768: murax.apb3Router_1.Select_21_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[11]_wire \
    dataa=murax.system_timer.timerA.counter[11]_wire \
    combout=murax.apb3Router_1.Select_21_1_wire

# Subckt 1769: murax.apb3Router_1.Select_21_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[11]_wire \
    dataa=murax.system_timer._zz_3[11]_wire \
    combout=murax.apb3Router_1.Select_21_2_wire

# Subckt 1770: murax.apb3Router_1.Select_21_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_21_2_wire \
    datac=murax.apb3Router_1.Select_21_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[11]_wire \
    combout=murax.apb3Router_1.Select_21_3_wire

# Subckt 1771: murax.apb3Router_1.Select_21_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_21_3_wire \
    datae=murax.apb3Router_1.Select_21_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[11] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_21_4_wire

# Subckt 1772: murax.system_gpioACtrl._zz_2[10]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[10]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[10]_wire

# Subckt 1773: murax.apb3Router_1.Select_22_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datad=murax.system_gpioACtrl._zz_2[10]_wire \
    datac=murax.system_apbBridge._zz_5[3]_wire \
    datab=murax.system_apbBridge._zz_5[2]_wire \
    dataa=murax.system_gpioACtrl._zz_1[10]_wire \
    combout=murax.apb3Router_1.Select_22_0_wire

# Subckt 1774: murax.apb3Router_1.Select_22_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[10]_wire \
    dataa=murax.system_timer.timerA.counter[10]_wire \
    combout=murax.apb3Router_1.Select_22_1_wire

# Subckt 1775: murax.apb3Router_1.Select_22_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[10]_wire \
    dataa=murax.system_timer._zz_3[10]_wire \
    combout=murax.apb3Router_1.Select_22_2_wire

# Subckt 1776: murax.apb3Router_1.Select_22_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_22_2_wire \
    datac=murax.apb3Router_1.Select_22_1_wire \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[10]_wire \
    combout=murax.apb3Router_1.Select_22_3_wire

# Subckt 1777: murax.apb3Router_1.Select_22_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_22_3_wire \
    datae=murax.apb3Router_1.Select_22_0_wire \
    datad=murax.system_uartCtrl.reduce_nor_0_0_wire \
    datac=sw[10] \
    datab=murax.apb3Router_1.selIndex[1]_wire \
    dataa=murax.apb3Router_1.selIndex[0]_wire \
    combout=murax.apb3Router_1.Select_22_4_wire

# Subckt 1778: murax.apb3Router_1.Select_24_3_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_timer.Decoder_0_1_wire \
    dataa=murax.system_timer._zz_6[8]_wire \
    combout=murax.apb3Router_1.Select_24_3_wire

# Subckt 1779: murax.apb3Router_1.Select_24_4_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[8]_wire \
    dataa=murax.system_timer.timerA.counter[8]_wire \
    combout=murax.apb3Router_1.Select_24_4_wire

# Subckt 1780: murax.apb3Router_1.Select_24_5_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[8]_wire \
    dataa=murax.system_timer._zz_3[8]_wire \
    combout=murax.apb3Router_1.Select_24_5_wire

# Subckt 1781: murax.system_gpioACtrl._zz_2[8]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[8]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[8]_wire

# Subckt 1782: murax.apb3Router_1.Select_25_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer._zz_1[7]_wire \
    dataa=murax.system_timer._zz_3[7]_wire \
    combout=murax.apb3Router_1.Select_25_0_wire

# Subckt 1783: murax.apb3Router_1.Select_25_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_25_0_wire \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_2_wire \
    datab=murax.system_timer.timerB.counter[7]_wire \
    dataa=murax.system_timer.timerA.counter[7]_wire \
    combout=murax.apb3Router_1.Select_25_1_wire

# Subckt 1784: murax.system_gpioACtrl._zz_2[7]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[7]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[7]_wire

# Subckt 1785: murax.system_timer._zz_6[15]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer._zz_6[15]_0_wire

# Subckt 1786: murax.system_timer.timerABridge_busClearing_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_apbBridge._zz_5[3]_wire \
    datac=murax.system_apbBridge._zz_5[2]_wire \
    datab=murax.system_apbBridge._zz_5[1]_wire \
    dataa=murax.system_apbBridge._zz_5[0]_wire \
    combout=murax.system_timer.timerABridge_busClearing_0_wire

# Subckt 1787: murax.system_timer.timerBBridge_busClearing_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.timerABridge_busClearing_0_wire \
    datac=murax.system_apbBridge._zz_5[7]_wire \
    datab=murax.system_apbBridge._zz_5[5]_wire \
    dataa=murax.system_apbBridge._zz_5[6]_wire \
    combout=murax.system_timer.timerBBridge_busClearing_0_wire

# Subckt 1788: murax.system_timer.timerABridge_busClearing_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datad=murax.system_timer.timerBBridge_busClearing_0_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.timerABridge_busClearing_1_wire

# Subckt 1789: murax.system_timer._zz_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_timer.timerA.io_full_1_wire \
    datab=murax.system_timer.timerABridge_busClearing_1_wire \
    dataa=murax.system_timer.timerABridge_clearsEnable[0]_wire \
    combout=murax.system_timer._zz_11_wire

# Subckt 1790: murax.system_timer.timerBBridge_busClearing_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datad=murax.system_timer.timerBBridge_busClearing_0_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.timerBBridge_busClearing_1_wire

# Subckt 1791: murax.system_timer._zz_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_timer.timerB.io_full_1_wire \
    datab=murax.system_timer.timerBBridge_busClearing_1_wire \
    dataa=murax.system_timer.timerBBridge_clearsEnable[0]_wire \
    combout=murax.system_timer._zz_13_wire

# Subckt 1792: murax.system_timer._zz_3[15]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer._zz_3[15]_0_wire

# Subckt 1793: murax.system_timer._zz_1[15]_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer._zz_1[15]_0_wire

# Subckt 1794: murax.system_apbBridge._zz_6[16]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[16]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[16]_wire

# Subckt 1795: murax.system_timer.timerABridge_ticksEnable[0]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datae=murax.system_timer.Decoder_0_5_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.timerABridge_ticksEnable[0]_0_wire

# Subckt 1796: murax.system_timer.timerBBridge_ticksEnable[1]_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datae=murax.system_timer.Decoder_0_5_wire \
    datad=murax.system_apbBridge._zz_5[6]_wire \
    datac=murax.system_apbBridge._zz_5[4]_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.timerBBridge_ticksEnable[1]_0_wire

# Subckt 1797: murax.system_cpu.decode_to_execute_RS2[16]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[16]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[16]_wire

# Subckt 1798: murax.system_cpu._zz_83[16]_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[16]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_RS2[0]_wire \
    combout=murax.system_cpu._zz_83[16]_9_wire

# Subckt 1799: murax.system_apbBridge._zz_6[18]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[18]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[18]_wire

# Subckt 1800: murax.system_cpu.decode_to_execute_RS2[18]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[18]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[18]_wire

# Subckt 1801: murax.system_cpu._zz_83[18]_10_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[18]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[2]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[18]_10_wire

# Subckt 1802: murax.system_apbBridge._zz_6[19]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[19]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[19]_wire

# Subckt 1803: murax.system_cpu.decode_to_execute_RS2[19]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[19]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[19]_wire

# Subckt 1804: murax.system_cpu._zz_83[19]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[19]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[3]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[19]_11_wire

# Subckt 1805: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_1_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_wire

# Subckt 1806: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_3_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_wire

# Subckt 1807: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_4_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_wire

# Subckt 1808: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_5_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_wire

# Subckt 1809: murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_11_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[0]_wire

# Subckt 1810: murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.add_2_16_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW[1]_wire

# Subckt 1811: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_27_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[1]_wire

# Subckt 1812: murax.system_apbBridge._zz_9[1]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_32_9_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[1]_wire

# Subckt 1813: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]_30_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datab=murax.system_apbBridge._zz_9[1]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]_30_wire

# Subckt 1814: murax.system_gpioACtrl._zz_2[30]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[30]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[30]_wire

# Subckt 1815: murax.system_gpioACtrl._zz_1[30]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[30]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[30]_wire

# Subckt 1816: murax.apb3Router_1.Select_2_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[30]_wire \
    datab=murax.system_gpioACtrl._zz_2[30]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_2_0_wire

# Subckt 1817: murax._zz_7[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_1_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[30]_wire

# Subckt 1818: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_31_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[0]_wire

# Subckt 1819: murax.system_apbBridge._zz_9[0]_I 
.subckt fourteennm_ff \
    d=murax.apb3Router_1.Select_32_16_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_9[0]_wire

# Subckt 1820: murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]_31_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_ram.ram_symbol0_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datab=murax.system_apbBridge._zz_9[0]_wire \
    dataa=murax.system_mainBusDecoder_logic_rspSourceId[0]_wire \
    combout=murax.system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]_31_wire

# Subckt 1821: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_6_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_wire

# Subckt 1822: murax.system_apbBridge._zz_6[22]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[22]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[22]_wire

# Subckt 1823: murax.system_cpu.decode_to_execute_RS2[22]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[22]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[22]_wire

# Subckt 1824: murax.system_cpu._zz_83[22]_12_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[22]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[6]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[22]_12_wire

# Subckt 1825: murax.system_apbBridge._zz_6[20]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[20]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[20]_wire

# Subckt 1826: murax.system_cpu.decode_to_execute_RS2[20]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[20]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[20]_wire

# Subckt 1827: murax.system_cpu._zz_83[20]_13_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[20]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[4]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[20]_13_wire

# Subckt 1828: murax.system_apbBridge._zz_6[21]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[21]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[21]_wire

# Subckt 1829: murax.system_cpu.decode_to_execute_RS2[21]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[21]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[21]_wire

# Subckt 1830: murax.system_cpu._zz_83[21]_14_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[21]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[5]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[21]_14_wire

# Subckt 1831: murax.system_apbBridge._zz_6[23]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[23]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[23]_wire

# Subckt 1832: murax.system_cpu.decode_to_execute_RS2[23]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[23]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[23]_wire

# Subckt 1833: murax.system_cpu._zz_83[23]_15_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_RS2[23]_wire \
    datab=murax.system_cpu.decode_to_execute_RS2[7]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    combout=murax.system_cpu._zz_83[23]_15_wire

# Subckt 1834: murax.system_apbBridge._zz_6[24]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[24]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[24]_wire

# Subckt 1835: murax.system_cpu.decode_to_execute_RS2[24]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[24]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[24]_wire

# Subckt 1836: murax.system_cpu.Select_7_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[24]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[8]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_RS2[0]_wire \
    combout=murax.system_cpu.Select_7_0_wire

# Subckt 1837: murax.system_gpioACtrl._zz_2[29]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[29]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[29]_wire

# Subckt 1838: murax.system_gpioACtrl._zz_1[29]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[29]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[29]_wire

# Subckt 1839: murax.apb3Router_1.Select_3_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[29]_wire \
    datab=murax.system_gpioACtrl._zz_2[29]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_3_0_wire

# Subckt 1840: murax._zz_7[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_2_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[29]_wire

# Subckt 1841: murax.system_cpu.Mux_47_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[4]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    combout=murax.system_cpu.Mux_47_3_wire

# Subckt 1842: murax.system_cpu._zz_58[0]_13_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[5]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[5]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_13_wire

# Subckt 1843: murax.system_cpu._zz_58[0]_14_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_136_wire \
    datae=murax.system_cpu._zz_58[0]_13_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_3_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_14_wire

# Subckt 1844: murax.system_cpu._zz_58[0]_15_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu._zz_141_2_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_15_wire

# Subckt 1845: murax.system_cpu.CsrPlugin_mcause_exceptionCode[2]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6361_0_wire \
    ena=murax.system_cpu.i46_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mcause_exceptionCode[2]_wire

# Subckt 1846: murax.system_cpu._zz_115[0]_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[1]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[1]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[3]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[3]_wire \
    combout=murax.system_cpu._zz_115[0]_1_wire

# Subckt 1847: murax.system_cpu.Mux_47_4_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[2]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    combout=murax.system_cpu.Mux_47_4_wire

# Subckt 1848: murax.system_cpu._zz_58[0]_16_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_1_wire \
    datac=murax.system_cpu.Mux_47_4_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_16_wire

# Subckt 1849: murax.system_cpu._zz_58[0]_17_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_nor_48_wire \
    datae=murax.system_cpu._zz_58[0]_16_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu._zz_115[0]_1_wire \
    datab=murax.system_cpu.i3188_wire \
    dataa=murax.system_cpu.CsrPlugin_mcause_exceptionCode[2]_wire \
    combout=murax.system_cpu._zz_58[0]_17_wire

# Subckt 1850: murax.system_cpu.reduce_nor_50_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_nor_50_wire

# Subckt 1851: murax.system_cpu.reduce_or_5_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_2_0_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[14]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[6]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[5]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_5_0_wire

# Subckt 1852: murax.system_cpu.reduce_or_13_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_13_wire

# Subckt 1853: murax.system_cpu.reduce_or_14_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[2]_wire \
    combout=murax.system_cpu.reduce_or_14_wire

# Subckt 1854: murax.system_cpu.i4448_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.CsrPlugin_mie_MEIE_wire \
    dataa=murax.system_cpu.CsrPlugin_mip_MEIP_wire \
    combout=murax.system_cpu.i4448_wire

# Subckt 1855: murax.system_timer.prescaler_1.i22_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_timer.prescaler_1.reduce_nor_0_wire \
    datad=murax.system_timer.Decoder_0_6_wire \
    datac=murax.io_apb_decoder.io_output_PSEL[1]_1_wire \
    datab=murax.system_apbBridge.state_wire \
    dataa=murax.system_apbBridge._zz_4_wire \
    combout=murax.system_timer.prescaler_1.i22_wire

# Subckt 1856: murax.system_cpu.Mux_47_5_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[8]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[8]_wire \
    combout=murax.system_cpu.Mux_47_5_wire

# Subckt 1857: murax.system_cpu._zz_58[0]_18_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[9]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[9]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_18_wire

# Subckt 1858: murax.system_cpu._zz_58[0]_19_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_151_wire \
    datae=murax.system_cpu._zz_58[0]_18_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_5_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_19_wire

# Subckt 1859: murax.system_cpu.Mux_47_6_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[6]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[6]_wire \
    combout=murax.system_cpu.Mux_47_6_wire

# Subckt 1860: murax.system_cpu._zz_58[0]_20_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[5]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[7]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[5]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[7]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_20_wire

# Subckt 1861: murax.system_cpu._zz_58[0]_21_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_146_wire \
    datae=murax.system_cpu._zz_58[0]_20_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_6_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_21_wire

# Subckt 1862: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_7_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire

# Subckt 1863: murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.Select_8_0_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire

# Subckt 1864: murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.Select_8_1_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire

# Subckt 1865: murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_0_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire

# Subckt 1866: murax.system_uartCtrl.uartCtrl_1.rx.i60_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i60_0_wire

# Subckt 1867: murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire

# Subckt 1868: murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.i155_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_wire

# Subckt 1869: murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.i155_1_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[1]_wire

# Subckt 1870: murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[2]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.i155_2_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[2]_wire

# Subckt 1871: murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_wire

# Subckt 1872: murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire

# Subckt 1873: murax.system_uartCtrl.uartCtrl_1.rx.Select_5_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.i60_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.Select_5_0_wire

# Subckt 1874: murax.system_cpu.CsrPlugin_mstatus_MPP[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.i6126_3_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_cpu.CsrPlugin_mstatus_MPP[1]_wire

# Subckt 1875: murax.system_cpu._zz_115[0]_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[13]_wire \
    combout=murax.system_cpu._zz_115[0]_2_wire

# Subckt 1876: murax.system_cpu.Mux_47_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[12]_wire \
    combout=murax.system_cpu.Mux_47_7_wire

# Subckt 1877: murax.system_cpu._zz_58[0]_22_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_101_wire \
    datac=murax.system_cpu.Mux_47_7_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_22_wire

# Subckt 1878: murax.system_cpu._zz_58[0]_23_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_58[0]_22_wire \
    datae=murax.system_cpu.reduce_nor_45_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu._zz_115[0]_2_wire \
    datab=murax.system_cpu.i3188_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MPP[1]_wire \
    combout=murax.system_cpu._zz_58[0]_23_wire

# Subckt 1879: murax.system_cpu.Mux_47_8_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[10]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[10]_wire \
    combout=murax.system_cpu.Mux_47_8_wire

# Subckt 1880: murax.system_cpu._zz_58[0]_24_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[9]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[11]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[9]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[11]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_24_wire

# Subckt 1881: murax.system_cpu._zz_58[0]_25_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_161_wire \
    datae=murax.system_cpu._zz_58[0]_24_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_8_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_25_wire

# Subckt 1882: murax.system_cpu._zz_76[0]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.CsrPlugin_mstatus_MPP[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu._zz_76[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_76[0]_wire

# Subckt 1883: murax.system_cpu.i6126_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i6126_0_wire \
    datad=murax.system_cpu.i46_0_wire \
    datac=murax.system_cpu.execute_CsrPlugin_writeData[11]_2_wire \
    datab=murax.system_cpu._zz_76[0]_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MPP[0]_wire \
    combout=murax.system_cpu.i6126_1_wire

# Subckt 1884: murax.system_cpu.decode_to_execute_PC[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[12]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[12]_wire

# Subckt 1885: murax.system_cpu.decode_to_execute_RS1[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[12]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[12]_wire

# Subckt 1886: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_8_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[12]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[12]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_8_wire

# Subckt 1887: murax.system_cpu.decode_to_execute_PC[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[13]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[13]_wire

# Subckt 1888: murax.system_cpu.decode_to_execute_RS1[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[13]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[13]_wire

# Subckt 1889: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_9_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[13]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_9_wire

# Subckt 1890: murax.system_cpu.decode_to_execute_PC[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[14]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[14]_wire

# Subckt 1891: murax.system_cpu.decode_to_execute_RS1[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[14]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[14]_wire

# Subckt 1892: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_10_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[14]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_10_wire

# Subckt 1893: murax.system_cpu.decode_to_execute_PC[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[15]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[15]_wire

# Subckt 1894: murax.system_cpu.decode_to_execute_RS1[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[15]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[15]_wire

# Subckt 1895: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_11_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.reduce_nor_74_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[15]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[15]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_11_wire

# Subckt 1896: murax.system_cpu.decode_to_execute_INSTRUCTION[15]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_INSTRUCTION[15]_wire

# Subckt 1897: murax.system_gpioACtrl._zz_2[31]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[31]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[31]_wire

# Subckt 1898: murax.system_gpioACtrl._zz_1[31]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[31]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[31]_wire

# Subckt 1899: murax.apb3Router_1.Select_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_11_0_wire \
    datac=murax.system_gpioACtrl._zz_1[31]_wire \
    datab=murax.system_gpioACtrl._zz_2[31]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_1_0_wire

# Subckt 1900: murax._zz_7[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_0_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[31]_wire

# Subckt 1901: murax.system_cpu.execute_to_memory_INSTRUCTION[14]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[14]_wire

# Subckt 1902: murax.system_cpu.execute_to_memory_INSTRUCTION[12]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[12]_wire

# Subckt 1903: murax.system_cpu.execute_to_memory_INSTRUCTION[13]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_INSTRUCTION[13]_wire

# Subckt 1904: murax.system_gpioACtrl._zz_2[25]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[25]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[25]_wire

# Subckt 1905: murax.system_gpioACtrl._zz_1[25]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[25]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[25]_wire

# Subckt 1906: murax.apb3Router_1.Select_7_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_12_0_wire \
    datae=murax.apb3Router_1.Select_15_0_wire \
    datad=murax.system_uartCtrl.streamFifo_3.add_3_11_wire \
    datac=murax.system_gpioACtrl._zz_1[25]_wire \
    datab=murax.system_gpioACtrl._zz_2[25]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_7_0_wire

# Subckt 1907: murax._zz_7[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_6_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[25]_wire

# Subckt 1908: murax.system_gpioACtrl._zz_2[28]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[28]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[28]_wire

# Subckt 1909: murax.system_gpioACtrl._zz_1[28]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[28]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[28]_wire

# Subckt 1910: murax.apb3Router_1.Select_4_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_12_0_wire \
    datac=murax.system_gpioACtrl._zz_1[28]_wire \
    datab=murax.system_gpioACtrl._zz_2[28]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_4_0_wire

# Subckt 1911: murax.apb3Router_1.Select_4_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_4_0_wire \
    datac=murax.system_uartCtrl.streamFifo_3.popping_1_wire \
    datab=murax.apb3Router_1.Select_15_0_wire \
    dataa=murax.system_uartCtrl.streamFifo_3.risingOccupancy_wire \
    combout=murax.apb3Router_1.Select_4_1_wire

# Subckt 1912: murax._zz_7[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_3_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[28]_wire

# Subckt 1913: murax.system_gpioACtrl._zz_2[27]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[27]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[27]_wire

# Subckt 1914: murax.system_gpioACtrl._zz_1[27]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[27]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[27]_wire

# Subckt 1915: murax.apb3Router_1.Select_5_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_3.add_3_16_wire \
    datae=murax.apb3Router_1.Select_12_0_wire \
    datad=murax.apb3Router_1.Select_15_0_wire \
    datac=murax.system_gpioACtrl._zz_1[27]_wire \
    datab=murax.system_gpioACtrl._zz_2[27]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_5_0_wire

# Subckt 1916: murax._zz_7[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_4_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[27]_wire

# Subckt 1917: murax.system_gpioACtrl._zz_2[26]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[26]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[26]_wire

# Subckt 1918: murax.system_gpioACtrl._zz_1[26]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[26]_wire \
    ena=murax.system_gpioACtrl._zz_1[31]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_1[26]_wire

# Subckt 1919: murax.apb3Router_1.Select_6_0_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.streamFifo_3.add_3_21_wire \
    datae=murax.apb3Router_1.Select_12_0_wire \
    datad=murax.apb3Router_1.Select_15_0_wire \
    datac=murax.system_gpioACtrl._zz_1[26]_wire \
    datab=murax.system_gpioACtrl._zz_2[26]_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_6_0_wire

# Subckt 1920: murax._zz_7[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.Select_5_0_wire \
    ena=murax._zz_4_wire \
    clk=io_mainClk \
    q=murax._zz_7[26]_wire

# Subckt 1921: murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu._zz_58[0]_76_wire \
    ena=murax.system_cpu.memory_arbitration_haltItself_3_wire \
    clk=io_mainClk \
    q=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[31]_wire

# Subckt 1922: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_7_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_wire

# Subckt 1923: murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.i35_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire

# Subckt 1924: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_wire

# Subckt 1925: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[4]_1_wire

# Subckt 1926: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_2_wire

# Subckt 1927: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_2_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[3]_3_wire

# Subckt 1928: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_4_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_4_wire

# Subckt 1929: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_5_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[6]_5_wire

# Subckt 1930: murax.system_cpu._zz_115[0]_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[0]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[0]_wire \
    datab=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[2]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[2]_wire \
    combout=murax.system_cpu._zz_115[0]_3_wire

# Subckt 1931: murax.system_cpu.Mux_47_9_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[1]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    combout=murax.system_cpu.Mux_47_9_wire

# Subckt 1932: murax.system_cpu._zz_58[0]_26_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.add_2_16_wire \
    datac=murax.system_cpu.Mux_47_9_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_26_wire

# Subckt 1933: murax.system_cpu._zz_58[0]_27_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_48_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu._zz_58[0]_26_wire \
    datab=murax.system_cpu._zz_115[0]_3_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_27_wire

# Subckt 1934: murax.apb3Router_1.Select_32_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.apb3Router_1.reduce_nor_1_0_wire \
    datab=murax.system_gpioACtrl._zz_1[31]_1_wire \
    dataa=murax.system_apbBridge._zz_5[3]_wire \
    combout=murax.apb3Router_1.Select_32_0_wire

# Subckt 1935: murax.apb3Router_1.Select_32_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_32_0_wire \
    datac=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[1]_wire \
    datab=murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_32_1_wire

# Subckt 1936: murax.apb3Router_1.Select_32_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.system_timer.timerB.counter[1]_wire \
    dataa=murax.system_timer._zz_6[1]_wire \
    combout=murax.apb3Router_1.Select_32_2_wire

# Subckt 1937: murax.apb3Router_1.Select_32_3_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_8_wire \
    datac=murax.system_timer.Decoder_0_7_wire \
    datab=murax.system_timer.interruptCtrl_1.pendings[1]_wire \
    dataa=murax.system_timer._zz_9[1]_wire \
    combout=murax.apb3Router_1.Select_32_3_wire

# Subckt 1938: murax.apb3Router_1.Select_32_4_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.Decoder_0_5_wire \
    datae=murax.system_timer.timerBBridge_ticksEnable[1]_wire \
    datad=murax.system_timer._zz_1[1]_wire \
    datac=murax.system_timer.timerABridge_ticksEnable[1]_wire \
    datab=murax.system_apbBridge._zz_5[6]_wire \
    dataa=murax.system_apbBridge._zz_5[4]_wire \
    combout=murax.apb3Router_1.Select_32_4_wire

# Subckt 1939: murax.apb3Router_1.Select_32_5_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_32_4_wire \
    datad=murax.system_timer.Decoder_0_2_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer.timerA.counter[1]_wire \
    dataa=murax.system_timer._zz_3[1]_wire \
    combout=murax.apb3Router_1.Select_32_5_wire

# Subckt 1940: murax.system_gpioACtrl._zz_2[1]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[1]_wire

# Subckt 1941: murax.apb3Router_1.Select_32_6_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.reduce_nor_1_0_wire \
    datac=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_32_6_wire

# Subckt 1942: murax.apb3Router_1.Select_32_7_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.reduce_nor_1_0_wire \
    datac=murax.system_gpioACtrl._zz_1[31]_1_wire \
    datab=murax.system_apbBridge._zz_5[3]_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_32_7_wire

# Subckt 1943: murax.apb3Router_1.Select_32_8_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_32_7_wire \
    datae=murax.apb3Router_1.Select_32_6_wire \
    datad=murax.apb3Router_1.reduce_nor_1_0_wire \
    datac=murax.system_gpioACtrl._zz_2[1]_wire \
    datab=sw[1] \
    dataa=murax.system_gpioACtrl._zz_1[1]_wire \
    combout=murax.apb3Router_1.Select_32_8_wire

# Subckt 1944: murax.apb3Router_1.Select_32_9_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_32_8_wire \
    datae=murax.apb3Router_1.Select_32_5_wire \
    datad=murax.apb3Router_1.Select_32_3_wire \
    datac=murax.apb3Router_1.Select_32_2_wire \
    datab=murax.apb3Router_1.Select_32_1_wire \
    dataa=murax.apb3Router_1.selIndex[1]_wire \
    combout=murax.apb3Router_1.Select_32_9_wire

# Subckt 1945: murax.system_apbBridge._zz_6[30]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[30]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[30]_wire

# Subckt 1946: murax.system_cpu.decode_to_execute_RS2[30]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[30]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[30]_wire

# Subckt 1947: murax.system_cpu.Select_1_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[30]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[14]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[6]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_1_0_wire

# Subckt 1948: murax.system_cpu._zz_58[0]_28_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.i3188_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_28_wire

# Subckt 1949: murax.system_cpu.reduce_nor_54_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu.reduce_nor_54_wire

# Subckt 1950: murax.system_cpu.Mux_47_10_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[0]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[0]_wire \
    combout=murax.system_cpu.Mux_47_10_wire

# Subckt 1951: murax.system_cpu._zz_58[0]_29_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.reduce_or_15_0_wire \
    datac=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[1]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[1]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_29_wire

# Subckt 1952: murax.system_cpu._zz_58[0]_30_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_141_2_wire \
    datad=murax.system_cpu._zz_58[0]_29_wire \
    datac=murax.system_cpu.Mux_47_10_wire \
    datab=murax.system_cpu.reduce_nor_54_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_30_wire

# Subckt 1953: murax.system_cpu._zz_58[0]_31_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_66_wire \
    datae=murax.system_cpu._zz_58[0]_81_wire \
    datad=murax.system_cpu._zz_58[0]_28_wire \
    datac=murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[31]_wire \
    combout=murax.system_cpu._zz_58[0]_31_wire

# Subckt 1954: murax.apb3Router_1.Select_32_10_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.apb3Router_1.Select_32_0_wire \
    datac=murax.system_uartCtrl.streamFifo_3.ram_rtl_0.auto_generated.altera_syncram_impl1.q_b[0]_wire \
    datab=murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable_wire \
    dataa=murax.system_apbBridge._zz_5[2]_wire \
    combout=murax.apb3Router_1.Select_32_10_wire

# Subckt 1955: murax.apb3Router_1.Select_32_11_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_3_wire \
    datac=murax.system_timer.Decoder_0_1_wire \
    datab=murax.system_timer.timerB.counter[0]_wire \
    dataa=murax.system_timer._zz_6[0]_wire \
    combout=murax.apb3Router_1.Select_32_11_wire

# Subckt 1956: murax.apb3Router_1.Select_32_12_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.Decoder_0_8_wire \
    datac=murax.system_timer.Decoder_0_7_wire \
    datab=murax.system_timer.interruptCtrl_1.pendings[0]_wire \
    dataa=murax.system_timer._zz_9[0]_wire \
    combout=murax.apb3Router_1.Select_32_12_wire

# Subckt 1957: murax.apb3Router_1.Select_32_13_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_timer.Decoder_0_5_wire \
    datae=murax.system_timer.timerBBridge_ticksEnable[0]_wire \
    datad=murax.system_timer._zz_1[0]_wire \
    datac=murax.system_timer.timerABridge_ticksEnable[0]_wire \
    datab=murax.system_apbBridge._zz_5[6]_wire \
    dataa=murax.system_apbBridge._zz_5[4]_wire \
    combout=murax.apb3Router_1.Select_32_13_wire

# Subckt 1958: murax.apb3Router_1.Select_32_14_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.apb3Router_1.Select_32_13_wire \
    datad=murax.system_timer.Decoder_0_2_wire \
    datac=murax.system_timer.Decoder_0_4_wire \
    datab=murax.system_timer.timerA.counter[0]_wire \
    dataa=murax.system_timer._zz_3[0]_wire \
    combout=murax.apb3Router_1.Select_32_14_wire

# Subckt 1959: murax.system_gpioACtrl._zz_2[0]_I 
.subckt fourteennm_ff \
    d=murax.system_apbBridge._zz_6[0]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_gpioACtrl._zz_2[30]_0_wire \
    clk=io_mainClk \
    q=murax.system_gpioACtrl._zz_2[0]_wire

# Subckt 1960: murax.apb3Router_1.Select_32_15_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_32_7_wire \
    datae=murax.apb3Router_1.Select_32_6_wire \
    datad=murax.apb3Router_1.reduce_nor_1_0_wire \
    datac=murax.system_gpioACtrl._zz_2[0]_wire \
    datab=sw[0] \
    dataa=murax.system_gpioACtrl._zz_1[0]_wire \
    combout=murax.apb3Router_1.Select_32_15_wire

# Subckt 1961: murax.apb3Router_1.Select_32_16_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.apb3Router_1.Select_32_15_wire \
    datae=murax.apb3Router_1.Select_32_14_wire \
    datad=murax.apb3Router_1.Select_32_12_wire \
    datac=murax.apb3Router_1.Select_32_11_wire \
    datab=murax.apb3Router_1.Select_32_10_wire \
    dataa=murax.apb3Router_1.selIndex[1]_wire \
    combout=murax.apb3Router_1.Select_32_16_wire

# Subckt 1962: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_6_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_2_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_6_wire

# Subckt 1963: murax.system_apbBridge._zz_6[29]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[29]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[29]_wire

# Subckt 1964: murax.system_cpu.decode_to_execute_RS2[29]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[29]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[29]_wire

# Subckt 1965: murax.system_cpu.Select_2_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[29]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[13]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[5]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_2_0_wire

# Subckt 1966: murax.system_cpu.Mux_47_11_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[5]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[5]_wire \
    combout=murax.system_cpu.Mux_47_11_wire

# Subckt 1967: murax.system_cpu._zz_58[0]_32_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[6]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[4]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[4]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[6]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_32_wire

# Subckt 1968: murax.system_cpu._zz_58[0]_33_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_141_wire \
    datae=murax.system_cpu._zz_58[0]_32_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_11_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_33_wire

# Subckt 1969: murax.system_cpu.Mux_47_12_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[9]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[9]_wire \
    combout=murax.system_cpu.Mux_47_12_wire

# Subckt 1970: murax.system_cpu._zz_58[0]_34_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[10]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[8]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[8]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[10]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_34_wire

# Subckt 1971: murax.system_cpu._zz_58[0]_35_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_156_wire \
    datae=murax.system_cpu._zz_58[0]_34_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_12_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_35_wire

# Subckt 1972: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_8_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire

# Subckt 1973: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_9_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_wire

# Subckt 1974: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_11_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_wire

# Subckt 1975: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_wire

# Subckt 1976: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_7_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.i60_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_7_wire

# Subckt 1977: murax.system_uartCtrl.uartCtrl_1.rx.Select_8_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.Select_8_0_wire

# Subckt 1978: murax.system_uartCtrl.uartCtrl_1.rx.Select_8_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.Select_8_1_wire

# Subckt 1979: murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_0_wire

# Subckt 1980: murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_wire

# Subckt 1981: murax.system_uartCtrl.uartCtrl_1.rx.i155_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i155_0_wire

# Subckt 1982: murax.system_uartCtrl.uartCtrl_1.rx.i155_1_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i155_1_wire

# Subckt 1983: murax.system_uartCtrl.uartCtrl_1.rx.i155_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[2]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_counter[0]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i155_2_wire

# Subckt 1984: murax.system_cpu._zz_76[1]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.CsrPlugin_mstatus_MPP[1]_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_cpu._zz_76[0]_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu._zz_76[1]_wire

# Subckt 1985: murax.system_cpu.i6126_2_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[14]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    combout=murax.system_cpu.i6126_2_wire

# Subckt 1986: murax.system_cpu.i6126_3_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.i6126_0_wire \
    datad=murax.system_cpu.i46_0_wire \
    datac=murax.system_cpu.i6126_2_wire \
    datab=murax.system_cpu._zz_76[1]_wire \
    dataa=murax.system_cpu.CsrPlugin_mstatus_MPP[1]_wire \
    combout=murax.system_cpu.i6126_3_wire

# Subckt 1987: murax.system_cpu.Mux_47_13_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[13]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[13]_wire \
    combout=murax.system_cpu.Mux_47_13_wire

# Subckt 1988: murax.system_cpu._zz_58[0]_36_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[14]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[12]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[12]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[14]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_36_wire

# Subckt 1989: murax.system_cpu._zz_58[0]_37_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_106_wire \
    datae=murax.system_cpu._zz_58[0]_36_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_13_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_37_wire

# Subckt 1990: murax.system_cpu.decode_to_execute_PC[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[11]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[11]_wire

# Subckt 1991: murax.system_cpu.Select_117_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_INSTRUCTION[31]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[20]_wire \
    datac=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[7]_wire \
    combout=murax.system_cpu.Select_117_0_wire

# Subckt 1992: murax.system_cpu.decode_to_execute_RS1[11]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[11]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[11]_wire

# Subckt 1993: murax.system_apbBridge._zz_6[31]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[31]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[31]_wire

# Subckt 1994: murax.system_cpu.decode_to_execute_RS2[31]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[31]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[31]_wire

# Subckt 1995: murax.system_cpu.Select_0_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[31]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[15]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[7]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_0_0_wire

# Subckt 1996: murax.system_cpu.Mux_47_14_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[17]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[17]_wire \
    combout=murax.system_cpu.Mux_47_14_wire

# Subckt 1997: murax.system_cpu._zz_58[0]_38_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[18]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[16]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[18]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[16]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_38_wire

# Subckt 1998: murax.system_cpu._zz_58[0]_39_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_36_wire \
    datae=murax.system_cpu._zz_58[0]_38_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_14_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_39_wire

# Subckt 1999: murax.system_cpu.Mux_47_15_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[16]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[16]_wire \
    combout=murax.system_cpu.Mux_47_15_wire

# Subckt 2000: murax.system_cpu._zz_58[0]_40_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[17]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[15]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[15]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[17]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_40_wire

# Subckt 2001: murax.system_cpu._zz_58[0]_41_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_21_wire \
    datae=murax.system_cpu._zz_58[0]_40_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_15_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_41_wire

# Subckt 2002: murax.system_cpu.Mux_47_16_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[15]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[15]_wire \
    combout=murax.system_cpu.Mux_47_16_wire

# Subckt 2003: murax.system_cpu._zz_58[0]_42_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[16]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[14]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[14]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[16]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_42_wire

# Subckt 2004: murax.system_cpu._zz_58[0]_43_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_116_wire \
    datae=murax.system_cpu._zz_58[0]_42_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_16_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_43_wire

# Subckt 2005: murax.system_cpu.Mux_47_17_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[14]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[14]_wire \
    combout=murax.system_cpu.Mux_47_17_wire

# Subckt 2006: murax.system_cpu._zz_58[0]_44_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[15]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[13]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[13]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[15]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_44_wire

# Subckt 2007: murax.system_cpu._zz_58[0]_45_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_111_wire \
    datae=murax.system_cpu._zz_58[0]_44_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_17_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_45_wire

# Subckt 2008: murax.system_apbBridge._zz_6[25]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[25]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[25]_wire

# Subckt 2009: murax.system_cpu.decode_to_execute_RS2[25]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[25]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[25]_wire

# Subckt 2010: murax.system_cpu.Select_6_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[25]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[9]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[1]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_6_0_wire

# Subckt 2011: murax.system_apbBridge._zz_6[28]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[28]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[28]_wire

# Subckt 2012: murax.system_cpu.decode_to_execute_RS2[28]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[28]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[28]_wire

# Subckt 2013: murax.system_cpu.Select_3_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[28]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[12]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[4]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_3_0_wire

# Subckt 2014: murax.system_apbBridge._zz_6[27]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[27]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[27]_wire

# Subckt 2015: murax.system_cpu.decode_to_execute_RS2[27]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[27]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[27]_wire

# Subckt 2016: murax.system_cpu.Select_4_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[27]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[11]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[3]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_4_0_wire

# Subckt 2017: murax.system_apbBridge._zz_6[26]_I 
.subckt fourteennm_ff \
    d=murax._zz_7[26]_wire \
    ena=murax.system_apbBridge._zz_2_wire \
    clk=io_mainClk \
    q=murax.system_apbBridge._zz_6[26]_wire

# Subckt 2018: murax.system_cpu.decode_to_execute_RS2[26]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_1.auto_generated.altera_syncram_impl1.q_b[26]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS2[26]_wire

# Subckt 2019: murax.system_cpu.Select_5_0_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.decode_to_execute_RS2[26]_wire \
    datad=murax.system_cpu.decode_to_execute_RS2[10]_wire \
    datac=murax.system_cpu.decode_to_execute_RS2[2]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[13]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[12]_wire \
    combout=murax.system_cpu.Select_5_0_wire

# Subckt 2020: murax.system_cpu.Mux_47_18_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[29]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[29]_wire \
    combout=murax.system_cpu.Mux_47_18_wire

# Subckt 2021: murax.system_cpu._zz_58[0]_46_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[30]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[30]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_46_wire

# Subckt 2022: murax.system_cpu._zz_58[0]_47_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_46_wire \
    datad=murax.system_cpu.reduce_or_15_0_wire \
    datac=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[28]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[28]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_47_wire

# Subckt 2023: murax.system_cpu._zz_58[0]_48_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_46_wire \
    datae=murax.system_cpu._zz_58[0]_47_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_18_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_48_wire

# Subckt 2024: murax.system_cpu.Mux_47_19_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[30]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[30]_wire \
    combout=murax.system_cpu.Mux_47_19_wire

# Subckt 2025: murax.system_cpu._zz_58[0]_49_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[31]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_49_wire

# Subckt 2026: murax.system_cpu._zz_58[0]_50_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu._zz_58[0]_49_wire \
    datad=murax.system_cpu.reduce_or_15_0_wire \
    datac=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[29]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[29]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_50_wire

# Subckt 2027: murax.system_cpu._zz_58[0]_51_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_41_wire \
    datae=murax.system_cpu._zz_58[0]_50_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_19_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_51_wire

# Subckt 2028: murax.system_cpu._zz_58[0]_52_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu._zz_58[0]_49_wire \
    datac=murax.system_cpu._zz_58[0]_46_wire \
    datab=murax.system_cpu.decode_to_execute_SHIFT_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SHIFT_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_52_wire

# Subckt 2029: murax.system_cpu.Mux_47_20_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[31]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[31]_wire \
    combout=murax.system_cpu.Mux_47_20_wire

# Subckt 2030: murax.system_cpu._zz_58[0]_53_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_cpu.reduce_nor_48_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_20_wire \
    datab=murax.system_cpu.reduce_nor_54_wire \
    dataa=murax.system_cpu.i3188_wire \
    combout=murax.system_cpu._zz_58[0]_53_wire

# Subckt 2031: murax.system_cpu.Mux_47_21_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[28]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[28]_wire \
    combout=murax.system_cpu.Mux_47_21_wire

# Subckt 2032: murax.system_cpu._zz_58[0]_54_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[29]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[27]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[27]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[29]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_54_wire

# Subckt 2033: murax.system_cpu._zz_58[0]_55_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_51_wire \
    datae=murax.system_cpu._zz_58[0]_54_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_21_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_55_wire

# Subckt 2034: murax.system_cpu.Mux_47_22_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[27]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[27]_wire \
    combout=murax.system_cpu.Mux_47_22_wire

# Subckt 2035: murax.system_cpu._zz_58[0]_56_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[28]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[26]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[26]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[28]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_56_wire

# Subckt 2036: murax.system_cpu._zz_58[0]_57_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_61_wire \
    datae=murax.system_cpu._zz_58[0]_56_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_22_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_57_wire

# Subckt 2037: murax.system_cpu.Mux_47_23_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[23]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[23]_wire \
    combout=murax.system_cpu.Mux_47_23_wire

# Subckt 2038: murax.system_cpu._zz_58[0]_58_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[24]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[22]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[22]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[24]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_58_wire

# Subckt 2039: murax.system_cpu._zz_58[0]_59_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_86_wire \
    datae=murax.system_cpu._zz_58[0]_58_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_23_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_59_wire

# Subckt 2040: murax.system_cpu.Mux_47_24_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[22]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[22]_wire \
    combout=murax.system_cpu.Mux_47_24_wire

# Subckt 2041: murax.system_cpu._zz_58[0]_60_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[23]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[21]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[21]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[23]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_60_wire

# Subckt 2042: murax.system_cpu._zz_58[0]_61_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_81_wire \
    datae=murax.system_cpu._zz_58[0]_60_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_24_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_61_wire

# Subckt 2043: murax.system_cpu.Mux_47_25_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[21]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[21]_wire \
    combout=murax.system_cpu.Mux_47_25_wire

# Subckt 2044: murax.system_cpu._zz_58[0]_62_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[22]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[20]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[20]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[22]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_62_wire

# Subckt 2045: murax.system_cpu._zz_58[0]_63_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_76_wire \
    datae=murax.system_cpu._zz_58[0]_62_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_25_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_63_wire

# Subckt 2046: murax.system_cpu.Mux_47_26_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[26]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[26]_wire \
    combout=murax.system_cpu.Mux_47_26_wire

# Subckt 2047: murax.system_cpu._zz_58[0]_64_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[27]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[25]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[25]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[27]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_64_wire

# Subckt 2048: murax.system_cpu._zz_58[0]_65_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_56_wire \
    datae=murax.system_cpu._zz_58[0]_64_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_26_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_65_wire

# Subckt 2049: murax.system_cpu.Mux_47_27_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[25]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[25]_wire \
    combout=murax.system_cpu.Mux_47_27_wire

# Subckt 2050: murax.system_cpu._zz_58[0]_66_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[26]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[24]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[24]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[26]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_66_wire

# Subckt 2051: murax.system_cpu._zz_58[0]_67_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_96_wire \
    datae=murax.system_cpu._zz_58[0]_66_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_27_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_67_wire

# Subckt 2052: murax.system_cpu.Mux_47_28_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[24]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[24]_wire \
    combout=murax.system_cpu.Mux_47_28_wire

# Subckt 2053: murax.system_cpu._zz_58[0]_68_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[25]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[23]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[23]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[25]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_68_wire

# Subckt 2054: murax.system_cpu._zz_58[0]_69_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_91_wire \
    datae=murax.system_cpu._zz_58[0]_68_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_28_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_69_wire

# Subckt 2055: murax.system_cpu.Mux_47_29_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[20]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[20]_wire \
    combout=murax.system_cpu.Mux_47_29_wire

# Subckt 2056: murax.system_cpu._zz_58[0]_70_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[21]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[19]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[19]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[21]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_70_wire

# Subckt 2057: murax.system_cpu._zz_58[0]_71_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_71_wire \
    datae=murax.system_cpu._zz_58[0]_70_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_29_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_71_wire

# Subckt 2058: murax.system_cpu.Mux_47_30_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[19]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[19]_wire \
    combout=murax.system_cpu.Mux_47_30_wire

# Subckt 2059: murax.system_cpu._zz_58[0]_72_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[20]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[18]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[18]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[20]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_72_wire

# Subckt 2060: murax.system_cpu._zz_58[0]_73_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_31_wire \
    datae=murax.system_cpu._zz_58[0]_72_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_30_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_73_wire

# Subckt 2061: murax.system_cpu.Mux_47_31_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC1[18]_wire \
    datac=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[0]_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[18]_wire \
    combout=murax.system_cpu.Mux_47_31_wire

# Subckt 2062: murax.system_cpu._zz_58[0]_74_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.reduce_or_15_0_wire \
    datae=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[19]_wire \
    datad=murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA[17]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC1[19]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC1[17]_wire \
    dataa=murax.system_cpu.execute_LightShifterPlugin_isActive_wire \
    combout=murax.system_cpu._zz_58[0]_74_wire

# Subckt 2063: murax.system_cpu._zz_58[0]_75_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.add_2_26_wire \
    datae=murax.system_cpu._zz_58[0]_74_wire \
    datad=murax.system_cpu._zz_141_2_wire \
    datac=murax.system_cpu.Mux_47_31_wire \
    datab=murax.system_cpu.decode_to_execute_ALU_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_ALU_CTRL[0]_wire \
    combout=murax.system_cpu._zz_58[0]_75_wire

# Subckt 2064: murax.system_cpu.decode_to_execute_PC[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[4]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[4]_wire

# Subckt 2065: murax.system_cpu.decode_to_execute_RS1[4]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[4]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[4]_wire

# Subckt 2066: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_12_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[4]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[4]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_12_wire

# Subckt 2067: murax.system_cpu.execute_BranchPlugin_branch_src2[4]_2_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[24]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[11]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src2[4]_2_wire

# Subckt 2068: murax.system_cpu.decode_to_execute_PC[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[5]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[5]_wire

# Subckt 2069: murax.system_cpu.decode_to_execute_RS1[5]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[5]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[5]_wire

# Subckt 2070: murax.system_cpu.decode_to_execute_PC[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[6]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[6]_wire

# Subckt 2071: murax.system_cpu.decode_to_execute_RS1[6]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[6]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[6]_wire

# Subckt 2072: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_13_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[6]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[6]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_13_wire

# Subckt 2073: murax.system_cpu.decode_to_execute_PC[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[7]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[7]_wire

# Subckt 2074: murax.system_cpu.decode_to_execute_RS1[7]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[7]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[7]_wire

# Subckt 2075: murax.system_cpu.decode_to_execute_PC[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[8]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[8]_wire

# Subckt 2076: murax.system_cpu.decode_to_execute_RS1[8]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[8]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[8]_wire

# Subckt 2077: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_14_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_RS1[8]_wire \
    datac=murax.system_cpu.decode_to_execute_PC[8]_wire \
    datab=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    dataa=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_14_wire

# Subckt 2078: murax.system_cpu.decode_to_execute_PC[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[9]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[9]_wire

# Subckt 2079: murax.system_cpu.decode_to_execute_RS1[9]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[9]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[9]_wire

# Subckt 2080: murax.system_cpu.decode_to_execute_PC[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.fetch_to_decode_PC[10]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_PC[10]_wire

# Subckt 2081: murax.system_cpu.decode_to_execute_RS1[10]_I 
.subckt fourteennm_ff \
    d=murax.system_cpu.RegFilePlugin_regFile_rtl_0.auto_generated.altera_syncram_impl1.q_b[10]_wire \
    ena=murax.system_cpu.i5874_0_wire \
    clk=io_mainClk \
    q=murax.system_cpu.decode_to_execute_RS1[10]_wire

# Subckt 2082: murax.system_cpu.execute_BranchPlugin_branch_src1[0]_15_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_BRANCH_CTRL[0]_wire \
    datac=murax.system_cpu.decode_to_execute_BRANCH_CTRL[1]_wire \
    datab=murax.system_cpu.decode_to_execute_RS1[10]_wire \
    dataa=murax.system_cpu.decode_to_execute_PC[10]_wire \
    combout=murax.system_cpu.execute_BranchPlugin_branch_src1[0]_15_wire

# Subckt 2083: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_7_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.i60_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.010_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[7]_7_wire

# Subckt 2084: murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_2_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_2_wire

# Subckt 2085: murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_1_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_1_wire

# Subckt 2086: murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_0_wire \
    clrn=murax.resetCtrl_mainClkReset_wire \
    ena=murax.system_uartCtrl.uartCtrl_1.reduce_nor_0_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_wire

# Subckt 2087: murax.system_uartCtrl.uartCtrl_1.rx.i35_0_I 
.subckt fourteennm_lcell_comb5 \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_2_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i35_0_wire

# Subckt 2088: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_8_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_wire

# Subckt 2089: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_I 
.subckt fourteennm_ff \
    d=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_9_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_wire

# Subckt 2090: murax.system_uartCtrl.uartCtrl_1.rx.Select_4_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.reduce_nor_1_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_2_wire

# Subckt 2091: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_8_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_uartCtrl.uartCtrl_1.rx.Select_5_0_wire \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_2_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.Select_4_1_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_8_wire

# Subckt 2092: murax.system_uartCtrl.uartCtrl_1.rx.i81_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[0]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.i81_0_wire

# Subckt 2093: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_9_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.Select_5_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.i81_0_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_9_wire

# Subckt 2094: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_10_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.i81_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.100_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.001_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_10_wire

# Subckt 2095: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_11_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_10_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_0_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.000_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.sampler_tick_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state_11_wire

# Subckt 2096: murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_0_I 
.subckt fourteennm_ff \
    d=io_uart_rxd \
    clrn=murax.resetCtrl_mainClkReset_wire \
    clk=io_mainClk \
    q=murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_0_wire

# Subckt 2097: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_8_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[5]_2_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[1]_8_wire

# Subckt 2098: murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_9_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[2]_0_wire \
    datad=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_wire \
    datac=murax.system_uartCtrl.uartCtrl_1.rx.sampler_value_wire \
    datab=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[1]_wire \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bitCounter_value[2]_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter[0]_9_wire

# Subckt 2099: murax.system_apbBridge.i206_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_135_1_wire \
    datae=murax.system_mainBusArbiter.i10_wire \
    datad=murax._zz_4_wire \
    datac=murax.i318_wire \
    datab=murax.system_apbBridge._zz_2_wire \
    dataa=murax.system_apbBridge.state_wire \
    combout=murax.system_apbBridge.i206_1_wire

# Subckt 2100: murax.system_cpu.prefetch_arbitration_isFiring_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu._zz_140_1_wire \
    datae=murax.system_cpu.prefetch_arbitration_isStuck_1_wire \
    datad=murax.system_cpu.decode_to_execute_IS_EBREAK_wire \
    datac=murax.system_cpu.DebugPlugin_haltIt_wire \
    datab=murax.system_cpu.fetch_arbitration_haltItself_1_wire \
    dataa=murax.system_cpu.prefetch_arbitration_isValid_wire \
    combout=murax.system_cpu.prefetch_arbitration_isFiring_2_wire

# Subckt 2101: murax.system_ram.i53_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax._zz_8[0]_wire \
    datae=murax._zz_8[1]_wire \
    datad=murax._zz_6[1]_wire \
    datac=murax._zz_6[0]_wire \
    datab=murax.system_mainBusArbiter.i10_wire \
    dataa=murax.i318_wire \
    combout=murax.system_ram.i53_1_wire

# Subckt 2102: murax.system_ram.i55_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax._zz_8[0]_wire \
    datae=murax._zz_8[1]_wire \
    datad=murax._zz_6[1]_wire \
    datac=murax._zz_6[0]_wire \
    datab=murax.system_mainBusArbiter.i10_wire \
    dataa=murax.i318_wire \
    combout=murax.system_ram.i55_1_wire

# Subckt 2103: murax.system_ram.i49_1_I 
.subckt fourteennm_lcell_comb5 \
    datae=murax.system_mainBusArbiter.i10_wire \
    datad=murax.i318_wire \
    datac=murax.system_mainBusArbiter._zz_3_wire \
    datab=murax._zz_6[1]_wire \
    dataa=murax._zz_6[0]_wire \
    combout=murax.system_ram.i49_1_wire

# Subckt 2104: murax.system_ram.i51_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax._zz_8[0]_wire \
    datae=murax._zz_8[1]_wire \
    datad=murax._zz_6[0]_wire \
    datac=murax.system_mainBusArbiter.i10_wire \
    datab=murax.i318_wire \
    dataa=murax._zz_6[1]_wire \
    combout=murax.system_ram.i51_1_wire

# Subckt 2105: murax.system_cpu.reduce_nor_60_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_cpu.decode_to_execute_SRC2[3]_wire \
    datac=murax.system_cpu.decode_to_execute_SRC2[4]_wire \
    datab=murax.system_cpu.decode_to_execute_SRC2[1]_wire \
    dataa=murax.system_cpu.decode_to_execute_SRC2[2]_wire \
    combout=murax.system_cpu.reduce_nor_60_0_wire

# Subckt 2106: murax.system_cpu.i5528_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.execute_to_memory_INSTRUCTION[11]_wire \
    datae=murax.system_cpu.execute_to_memory_INSTRUCTION[10]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    datab=murax.system_cpu.execute_to_memory_INSTRUCTION[8]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    combout=murax.system_cpu.i5528_2_wire

# Subckt 2107: murax.system_cpu.i5528_3_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.execute_to_memory_INSTRUCTION[7]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.i5528_3_wire

# Subckt 2108: murax.system_cpu.i5543_3_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.decode_to_execute_INSTRUCTION[11]_wire \
    datae=murax.system_cpu.decode_to_execute_INSTRUCTION[10]_wire \
    datad=murax.system_cpu.fetch_to_decode_INSTRUCTION[24]_wire \
    datac=murax.system_cpu.fetch_to_decode_INSTRUCTION[23]_wire \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[8]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[21]_wire \
    combout=murax.system_cpu.i5543_3_wire

# Subckt 2109: murax.system_cpu.i5543_4_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.decode_to_execute_INSTRUCTION[7]_wire \
    dataa=murax.system_cpu.fetch_to_decode_INSTRUCTION[20]_wire \
    combout=murax.system_cpu.i5543_4_wire

# Subckt 2110: murax.system_cpu.i5497_1_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    datad=murax.system_cpu._zz_119[1]_wire \
    datac=murax.system_cpu._zz_119[0]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    dataa=murax.system_cpu._zz_119[3]_wire \
    combout=murax.system_cpu.i5497_1_wire

# Subckt 2111: murax.system_cpu.i5527_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    datad=murax.system_cpu.execute_to_memory_INSTRUCTION[11]_wire \
    datac=murax.system_cpu.execute_to_memory_INSTRUCTION[10]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    dataa=murax.system_cpu.execute_to_memory_INSTRUCTION[8]_wire \
    combout=murax.system_cpu.i5527_2_wire

# Subckt 2112: murax.system_cpu.i5527_3_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    dataa=murax.system_cpu.execute_to_memory_INSTRUCTION[7]_wire \
    combout=murax.system_cpu.i5527_3_wire

# Subckt 2113: murax.system_cpu.i5542_2_I 
.subckt fourteennm_lcell_comb6 \
    dataf=murax.system_cpu.fetch_to_decode_INSTRUCTION[19]_wire \
    datae=murax.system_cpu.fetch_to_decode_INSTRUCTION[18]_wire \
    datad=murax.system_cpu.decode_to_execute_INSTRUCTION[11]_wire \
    datac=murax.system_cpu.decode_to_execute_INSTRUCTION[10]_wire \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[16]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[8]_wire \
    combout=murax.system_cpu.i5542_2_wire

# Subckt 2114: murax.system_cpu.i5542_3_I 
.subckt fourteennm_lcell_comb5 \
    datab=murax.system_cpu.fetch_to_decode_INSTRUCTION[15]_wire \
    dataa=murax.system_cpu.decode_to_execute_INSTRUCTION[7]_wire \
    combout=murax.system_cpu.i5542_3_wire

# Subckt 2115: murax.system_timer.timerB.i92_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.timerBBridge_ticksEnable[0]_wire \
    datac=murax.system_timer.timerBBridge_ticksEnable[1]_wire \
    datab=murax.system_timer.prescaler_1.reduce_nor_0_wire \
    dataa=murax.system_timer.timerBBridge_busClearing_1_wire \
    combout=murax.system_timer.timerB.i92_0_wire

# Subckt 2116: murax.system_timer.timerA.i92_0_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.system_timer.timerABridge_ticksEnable[0]_wire \
    datac=murax.system_timer.timerABridge_ticksEnable[1]_wire \
    datab=murax.system_timer.prescaler_1.reduce_nor_0_wire \
    dataa=murax.system_timer.timerABridge_busClearing_1_wire \
    combout=murax.system_timer.timerA.i92_0_wire

# Subckt 2117: murax.system_ram.i55_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.reduce_nor_0_2_wire \
    datac=murax._zz_4_wire \
    datab=murax.system_ram.i55_1_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_ram.i55_2_wire

# Subckt 2118: murax.system_ram.i51_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.reduce_nor_0_2_wire \
    datac=murax._zz_4_wire \
    datab=murax.system_ram.i51_1_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_ram.i51_2_wire

# Subckt 2119: murax.system_ram.i53_2_I 
.subckt fourteennm_lcell_comb5 \
    datad=murax.reduce_nor_0_2_wire \
    datac=murax._zz_4_wire \
    datab=murax.system_ram.i53_1_wire \
    dataa=murax._zz_5_wire \
    combout=murax.system_ram.i53_2_wire

# Subckt 2120: murax.system_cpu.CsrPlugin_mepc[31]_0_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire \
    combout=murax.system_cpu.CsrPlugin_mepc[31]_0_wire

# Subckt 2121: murax.system_cpu.prefetch_to_fetch_PC[31]_0_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[31]_wire \
    combout=murax.system_cpu.prefetch_to_fetch_PC[31]_0_wire

# Subckt 2122: murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_0_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_1_wire \
    combout=murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1_0_wire

# Subckt 2123: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[2]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[2]_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[2]_wire

# Subckt 2124: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[3]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_1_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[3]_wire

# Subckt 2125: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[0]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[0]_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[0]_wire

# Subckt 2126: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[1]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg[1]_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[1]_wire

# Subckt 2127: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[16]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_6_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[16]_wire

# Subckt 2128: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[18]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_11_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[18]_wire

# Subckt 2129: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[19]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_16_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[19]_wire

# Subckt 2130: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[17]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_21_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[17]_wire

# Subckt 2131: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[30]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_26_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[30]_wire

# Subckt 2132: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[29]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_31_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[29]_wire

# Subckt 2133: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[28]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_36_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[28]_wire

# Subckt 2134: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[26]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_41_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[26]_wire

# Subckt 2135: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[27]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_46_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[27]_wire

# Subckt 2136: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[31]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_51_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[31]_wire

# Subckt 2137: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[20]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_56_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[20]_wire

# Subckt 2138: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[21]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_61_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[21]_wire

# Subckt 2139: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[22]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_66_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[22]_wire

# Subckt 2140: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[23]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_71_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[23]_wire

# Subckt 2141: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[24]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_76_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[24]_wire

# Subckt 2142: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[25]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_81_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[25]_wire

# Subckt 2143: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[12]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_86_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[12]_wire

# Subckt 2144: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[13]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_91_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[13]_wire

# Subckt 2145: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[14]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_96_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[14]_wire

# Subckt 2146: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[15]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_101_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[15]_wire

# Subckt 2147: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[4]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_111_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[4]_wire

# Subckt 2148: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[5]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_116_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[5]_wire

# Subckt 2149: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[6]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_121_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[6]_wire

# Subckt 2150: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[7]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_126_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[7]_wire

# Subckt 2151: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[8]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_131_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[8]_wire

# Subckt 2152: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[9]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_136_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[9]_wire

# Subckt 2153: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[10]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_141_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[10]_wire

# Subckt 2154: murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[11]_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_cpu.add_3_106_wire \
    combout=murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4[11]_wire

# Subckt 2155: murax.system_timer.timerA.reduce_nor_0__wirecell_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_timer.timerA.reduce_nor_0_wire \
    combout=murax.system_timer.timerA.reduce_nor_0__wirecell_wire

# Subckt 2156: murax.system_timer.timerB.reduce_nor_0__wirecell_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_timer.timerB.reduce_nor_0_wire \
    combout=murax.system_timer.timerB.reduce_nor_0__wirecell_wire

# Subckt 2157: murax.system_uartCtrl.uartCtrl_1.tx._zz_1__wirecell_I 
.subckt fourteennm_lcell_comb5 \
    dataa=murax.system_uartCtrl.uartCtrl_1.tx._zz_1_wire \
    combout=io_uart_txd

.end

#SUBCKT MODELS

.model fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{4}.port_b_address_width{4}
.inputs \
    clk_portbout \
    clk_portbin \
    clk_portaout \
    clk_portain \
    eccencparity[0] \
    eccencparity[1] \
    eccencparity[2] \
    eccencparity[3] \
    eccencparity[4] \
    eccencparity[5] \
    eccencparity[6] \
    eccencparity[7] \
    eccencbypass \
    portb_dataout_sclr \
    portb_dataout_aclr \
    ena_portbout \
    ena_portbin \
    ena_portaout \
    ena_portain \
    portbaddrstall \
    portbre \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portaaddrstall \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    portawe \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portadatain
.outputs \
    portbdataout \
    eccstatus[0] \
    eccstatus[1]
.blackbox
.end

.model fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{5}.port_b_address_width{5}
.inputs \
    clk_portbout \
    clk_portbin \
    clk_portaout \
    clk_portain \
    eccencparity[0] \
    eccencparity[1] \
    eccencparity[2] \
    eccencparity[3] \
    eccencparity[4] \
    eccencparity[5] \
    eccencparity[6] \
    eccencparity[7] \
    eccencbypass \
    portb_dataout_sclr \
    portb_dataout_aclr \
    ena_portbout \
    ena_portbin \
    ena_portaout \
    ena_portain \
    portbaddrstall \
    portbre \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portbaddr[4] \
    portaaddrstall \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    portawe \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portaaddr[4] \
    portadatain
.outputs \
    portbdataout \
    eccstatus[0] \
    eccstatus[1]
.blackbox
.end

.model fourteennm_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{10}.port_b_address_width{10}
.inputs \
    clk_portbout \
    clk_portbin \
    clk_portaout \
    clk_portain \
    eccencparity[0] \
    eccencparity[1] \
    eccencparity[2] \
    eccencparity[3] \
    eccencparity[4] \
    eccencparity[5] \
    eccencparity[6] \
    eccencparity[7] \
    eccencbypass \
    portb_dataout_sclr \
    portb_dataout_aclr \
    ena_portbout \
    ena_portbin \
    ena_portaout \
    ena_portain \
    portbaddrstall \
    portbre \
    portbaddr[0] \
    portbaddr[1] \
    portbaddr[2] \
    portbaddr[3] \
    portbaddr[4] \
    portbaddr[5] \
    portbaddr[6] \
    portbaddr[7] \
    portbaddr[8] \
    portbaddr[9] \
    portaaddrstall \
    portabyteenamasks[0] \
    portabyteenamasks[1] \
    portabyteenamasks[2] \
    portabyteenamasks[3] \
    portabyteenamasks[4] \
    portabyteenamasks[5] \
    portabyteenamasks[6] \
    portabyteenamasks[7] \
    portawe \
    portaaddr[0] \
    portaaddr[1] \
    portaaddr[2] \
    portaaddr[3] \
    portaaddr[4] \
    portaaddr[5] \
    portaaddr[6] \
    portaaddr[7] \
    portaaddr[8] \
    portaaddr[9] \
    portadatain
.outputs \
    portbdataout \
    eccstatus[0] \
    eccstatus[1]
.blackbox
.end

.model fourteennm_ff
.inputs \
    d \
    sclr \
    clrn \
    ena \
    clk
.outputs \
    q
.blackbox
.end

.model fourteennm_lcell_comb6
.inputs \
    cin \
    datah \
    datag \
    dataf \
    datae \
    datad \
    datac \
    datab \
    dataa
.outputs \
    cout \
    sumout \
    combout
.blackbox
.end

.model fourteennm_lcell_comb5
.inputs \
    cin \
    datae \
    datad \
    datac \
    datab \
    dataa
.outputs \
    cout \
    sumout \
    combout
.blackbox
.end
