INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Adder_Subtractor/Full_Adder_Subtractor.srcs/sources_1/new/Adder_Subctrator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subctrator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Adder_4bits/Full_Adder_4bits.srcs/sources_1/new/Full_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_4bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sources_1/new/Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Full_Adder_Subtractor/Full_Adder_Subtractor.srcs/sim_1/new/tb_Adder_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Adder_Subtractor
