/* Copyright (c) 2019, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/gpio/gpio.h>
#include "sdmshrike-v2.dtsi"
#include "sa8155-audio.dtsi"
#include "sa8195-pmic.dtsi"
#include "sm8150-camera.dtsi"
#include "sm8150-v2-camera.dtsi"
#include "sa8155-camera-sensor.dtsi"
#include "sa8195p-pcie.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. SA8195P";
	qcom,msm-name = "SA8195P";
	qcom,msm-id = <405 0x20000>;
};

&soc {
	emac_hw: qcom,emac@00020000 {
		compatible = "qcom,emac-dwc-eqos";
		qcom,arm-smmu;
		emac-core-version = <3>;
		reg = <0x20000 0x10000>,
			<0x36000 0x100>,
			<0x3D00000 0x300000>;
		reg-names = "emac-base", "rgmii-base", "tlmm-central-base";
		interrupts-extended = <&pdc 0 689 4>, <&pdc 0 700 4>,
			<&tlmm 124 2>, <&pdc 0 691 4>,
			<&pdc 0 692 4>, <&pdc 0 693 4>,
			<&pdc 0 694 4>, <&pdc 0 695 4>,
			<&pdc 0 696 4>, <&pdc 0 697 4>,
			<&pdc 0 698 4>, <&pdc 0 699 4>;
		interrupt-names = "sbd-intr", "lpi-intr",
			"phy-intr", "tx-ch0-intr",
			"tx-ch1-intr", "tx-ch2-intr",
			"tx-ch3-intr", "tx-ch4-intr",
			"rx-ch0-intr", "rx-ch1-intr",
			"rx-ch2-intr", "rx-ch3-intr";
		qcom,msm-bus,name = "emac";
		qcom,msm-bus,num-cases = <4>;
		qcom,msm-bus,num-paths = <2>;
		qcom,msm-bus,vectors-KBps =
			<98 512 0 0>, <1 781 0 0>, /* No vote */
			<98 512 2500 0>, <1 781 0 40000>, /* 10Mbps vote */
			<98 512 25000 0>, <1 781 0 40000>, /* 100Mbps vote */
			<98 512 250000 0>, <1 781 0 40000>; /* 1000Mbps vote */
		qcom,bus-vector-names = "0", "10", "100", "1000";
		clocks = <&clock_gcc GCC_EMAC_AXI_CLK>,
			<&clock_gcc GCC_EMAC_PTP_CLK>,
			<&clock_gcc GCC_EMAC_RGMII_CLK>,
			<&clock_gcc GCC_EMAC_SLV_AHB_CLK>;
		clock-names = "emac_axi_clk", "emac_ptp_clk",
			"emac_rgmii_clk", "emac_slv_ahb_clk";
		qcom,phy-reset = <&tlmm 79 GPIO_ACTIVE_HIGH>;
		qcom,phy-intr-redirect = <&tlmm 124 GPIO_ACTIVE_LOW>;
		gdsc_emac-supply = <&emac_gdsc>;
		pinctrl-names = "dev-emac-mdc",
			"dev-emac-mdio",
			"dev-emac-rgmii_txd0_state",
			"dev-emac-rgmii_txd1_state",
			"dev-emac-rgmii_txd2_state",
			"dev-emac-rgmii_txd3_state",
			"dev-emac-rgmii_txc_state",
			"dev-emac-rgmii_tx_ctl_state",
			"dev-emac-rgmii_rxd0_state",
			"dev-emac-rgmii_rxd1_state",
			"dev-emac-rgmii_rxd2_state",
			"dev-emac-rgmii_rxd3_state",
			"dev-emac-rgmii_rxc_state",
			"dev-emac-rgmii_rx_ctl_state",
			"dev-emac-phy_intr",
			"dev-emac-phy_reset_state";

		pinctrl-0 = <&emac_mdc>;
		pinctrl-1 = <&emac_mdio>;

		pinctrl-2 = <&emac_rgmii_txd0>;
		pinctrl-3 = <&emac_rgmii_txd1>;
		pinctrl-4 = <&emac_rgmii_txd2>;
		pinctrl-5 = <&emac_rgmii_txd3>;
		pinctrl-6 = <&emac_rgmii_txc>;
		pinctrl-7 = <&emac_rgmii_tx_ctl>;

		pinctrl-8 = <&emac_rgmii_rxd0>;
		pinctrl-9 = <&emac_rgmii_rxd1>;
		pinctrl-10 = <&emac_rgmii_rxd2>;
		pinctrl-11 = <&emac_rgmii_rxd3>;
		pinctrl-12 = <&emac_rgmii_rxc>;
		pinctrl-13 = <&emac_rgmii_rx_ctl>;
		pinctrl-14 = <&emac_phy_intr>;
		pinctrl-15 = <&emac_phy_reset_state>;

		io-macro-info {
			io-macro-bypass-mode = <0>;
			io-interface = "rgmii";
		};
		emac_emb_smmu: emac_emb_smmu {
			compatible = "qcom,emac-smmu-embedded";
			iommus = <&apps_smmu 0x7C0 0x0>;
			qcom,iova-mapping = <0x80000000 0x40000000>;
		};
	};

	qcom,cam_smmu {
		msm_cam_smmu_ife {
			iommus = <&apps_smmu 0xAA0 0x4E0>,
				<&apps_smmu 0xA20 0x4E0>,
				<&apps_smmu 0xA00 0x4E0>,
				<&apps_smmu 0xA80 0x4E0>,
				<&apps_smmu 0xEA0 0x4E0>,
				<&apps_smmu 0xE20 0x4E0>,
				<&apps_smmu 0xE00 0x4E0>,
				<&apps_smmu 0xE80 0x4E0>;
		};

		msm_cam_smmu_jpeg {
			iommus = <&apps_smmu 0x2100 0x20>,
				<&apps_smmu 0x2120 0x20>;
		};

		msm_cam_smmu_icp {
			iommus = <&apps_smmu 0x2042 0x0>,
				<&apps_smmu 0x2080 0x320>,
				<&apps_smmu 0x20A0 0x320>,
				<&apps_smmu 0x2380 0x320>,
				<&apps_smmu 0x23A0 0x320>,
				<&apps_smmu 0x20C0 0x300>,
				<&apps_smmu 0x23C0 0x300>;
		};

		msm_cam_smmu_fd {
			iommus = <&apps_smmu 0x2140 0x20>,
				<&apps_smmu 0x2160 0x20>;
		};

		msm_cam_smmu_lrme {
			iommus = <&apps_smmu 0x20e0 0x300>,
				<&apps_smmu 0x23E0 0x300>;
		};
	};

	cam_csid0 {
		clock-rates =
			<400000000 0 0 0 400000000 0 0>,
			<400000000 0 0 0 558000000 0 0>,
			<480000000 0 0 0 637000000 0 0>,
			<600000000 0 0 0 760000000 0 0>;
		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
	};

	cam_csid1 {
		clock-rates =
			<400000000 0 0 0 400000000 0 0>,
			<400000000 0 0 0 558000000 0 0>,
			<480000000 0 0 0 637000000 0 0>,
			<600000000 0 0 0 760000000 0 0>;
		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
	};

	cam_vfe0 {
		clock-rates =
			<400000000 0 0>,
			<558000000 0 0>,
			<637000000 0 0>,
			<760000000 0 0>;
		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
	};

	cam_vfe1 {
		clock-rates =
			<400000000 0 0>,
			<558000000 0 0>,
			<637000000 0 0>,
			<760000000 0 0>;
		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
	};
};

&usb1 {
	qcom,default-mode-host;
	status = "ok";
};

&slpi_tlmm {
	status = "ok";
};

&pil_ssc {
	vdd_cx-supply = <&VDD_CX_LEVEL>;
	vdd_mx-supply = <&VDD_MX_LEVEL>;
	status = "ok";
};

&ssc_sensors {
	status = "disabled";
};

&clock_rpmh {
	compatible = "qcom,rpmh-clk-sm8150";
};

&clock_scc {
	compatible = "qcom,scc-sa8195";
};

&ufsphy_mem {
	compatible = "qcom,ufs-phy-qmp-v4";
	vdda-phy-supply = <&pm8195_3_l5>;
	vdda-pll-supply = <&pm8195_1_l9>;
	vdda-phy-max-microamp = <138000>;
	vdda-pll-max-microamp = <65100>;

	status = "ok";
};

&ufshc_mem {
	vdd-hba-supply = <&ufs_phy_gdsc>;
	vdd-hba-fixed-regulator;
	vcc-supply = <&pm8195_3_l10>;
	vcc-voltage-level = <2894000 2904000>;
	vcc-low-voltage-sup;
	vccq-supply = <&pm8195_1_l11>;
	vccq2-supply = <&pm8195_3_l7>;
	vcc-max-microamp = <750000>;
	vccq-max-microamp = <750000>;
	vccq2-max-microamp = <750000>;

	status= "ok";
};

&usb2_phy0 {
	vdd-supply = <&pm8195_3_l5>;
	vdda18-supply = <&pm8195_1_l12>;
	vdda33-supply = <&pm8195_3_l16>;
};

&usb2_phy1 {
	vdd-supply = <&pm8195_3_l5>;
	vdda18-supply = <&pm8195_1_l12>;
	vdda33-supply = <&pm8195_3_l16>;
	status = "ok";
};

&mdss_dsi_phy0 {
	vdda-0p9-supply = <&pm8195_3_l5>;
};

&mdss_dsi_phy1 {
	vdda-0p9-supply = <&pm8195_3_l5>;
};

&mdss_dsi0 {
	vdda-1p2-supply = <&pm8195_1_l9>;
};

&mdss_dsi1 {
	vdda-1p2-supply = <&pm8195_1_l9>;
};

&sde_dp {
	vdda-1p2-supply = <&pm8195_1_l9>;
	vdda-0p9-supply = <&pm8195_3_l5>;
};

&pil_lpass {
	vdd_cx-supply = <&VDD_CX_LEVEL>;
	status = "ok";
};

&clock_scc {
	vdd_scc_cx-supply = <&pm8195_3_l8_level>;
	status = "ok";
};

&cam_csiphy0 {
	mipi-csi-vdd-supply = <&pm8195_1_l9>;
};

&cam_csiphy1 {
	mipi-csi-vdd-supply = <&pm8195_1_l9>;
};

&cam_csiphy2 {
	mipi-csi-vdd-supply = <&pm8195_1_l9>;
};

&cam_csiphy3 {
	mipi-csi-vdd-supply = <&pm8195_1_l9>;
};

&cam_cci0 {
	qcom,cam-sensor@0 {
		cam_vio-supply = <&pm8195_s4>;
		cam_bob-supply = <&pm8195_s4>;
		cam_vana-supply = <&pm8195_s4>;
		cam_vdig-supply = <&pm8195_s4>;
	};

	qcom,cam-sensor@1 {
		cam_vio-supply = <&pm8195_s4>;
		cam_bob-supply = <&pm8195_s4>;
		cam_vana-supply = <&pm8195_s4>;
		cam_vdig-supply = <&pm8195_s4>;
	};

	qcom,cam-sensor@2 {
		cam_vio-supply = <&pm8195_s4>;
		cam_bob-supply = <&pm8195_s4>;
		cam_vana-supply = <&pm8195_s4>;
		cam_vdig-supply = <&pm8195_s4>;
	};

	qcom,cam-sensor@3 {
		cam_vio-supply = <&pm8195_s4>;
		cam_bob-supply = <&pm8195_s4>;
		cam_vana-supply = <&pm8195_s4>;
		cam_vdig-supply = <&pm8195_s4>;
	};
};
