empgc1	,	V_7
empgc0	,	V_6
PM_SUSPEND_ON	,	V_35
mxc_cpu_pwr_mode	,	V_1
STOP_POWER_OFF	,	V_21
MXC_CORTEXA8_PLAT_LPC_DSM	,	V_10
mode	,	V_2
local_flush_tlb_all	,	F_7
MXC_CCM_CLPCR_LPM_OFFSET	,	V_19
STOP_POWER_ON	,	V_26
PM_SUSPEND_MAX	,	V_36
WAIT_CLOCKED	,	V_17
dev	,	V_39
u32	,	T_1
state	,	V_30
arm_srpgcr	,	V_4
PM_SUSPEND_MEM	,	V_31
ret	,	V_37
likely	,	F_13
IMX_CHIP_REVISION_1_0	,	V_28
MXC_CCM_CLPCR_SBYOS	,	V_24
KERN_WARNING	,	V_27
clk	,	V_43
PM_SUSPEND_STANDBY	,	V_32
MXC_CCM_CLPCR_STBY_COUNT_OFFSET	,	V_25
drv	,	V_41
mx5_pm_valid	,	F_10
MXC_CORTEXA8_PLAT_LPC_DBG_DSM	,	V_22
PTR_ERR	,	F_19
MXC_SRPG_ARM_SRPGCR	,	V_13
cpuidle_device	,	V_38
imx5_cpuidle_driver	,	V_46
flush_cache_all	,	F_8
MXC_SRPGCR_PCR	,	V_14
suspend_set_ops	,	F_23
MXC_SRPG_EMPGC1_SRPGCR	,	V_16
idx	,	V_42
gpc_dvfs_clk	,	V_44
MXC_CCM_CLPCR	,	V_11
mx5_cpu_lp_set	,	F_1
suspend_state_t	,	T_2
cpuidle_driver	,	V_40
MXC_SRPG_NEON_SRPGCR	,	V_29
arm_pm_idle	,	V_45
printk	,	F_3
imx5_cpuidle_enter	,	F_15
tzic_enable_wake	,	F_12
__raw_writel	,	F_4
IMX5_DEFAULT_CPU_IDLE_STATE	,	V_34
MXC_CCM_CLPCR_LPM_MASK	,	V_12
WAIT_UNCLOCKED_POWER_OFF	,	V_20
imx51_pm_init	,	F_22
__raw_readl	,	F_2
WAIT_UNCLOCKED	,	V_18
clk_get	,	F_17
clk_prepare_enable	,	F_20
cpu_do_idle	,	F_9
imx5_cpu_do_idle	,	F_11
imx53_pm_init	,	F_24
stop_mode	,	V_8
mx5_suspend_enter	,	F_6
imx_cpuidle_init	,	F_21
mx5_suspend_ops	,	V_47
MXC_CCM_CLPCR_VSTBY	,	V_23
"UNKNOWN cpu power mode: %d\n"	,	L_1
ccm_clpcr	,	V_5
EINVAL	,	V_33
imx5_pm_idle	,	F_14
MXC_CORTEXA8_PLAT_LPC	,	V_9
mx50_revision	,	F_5
plat_lpc	,	V_3
"gpc_dvfs"	,	L_2
__init	,	T_3
MXC_SRPG_EMPGC0_SRPGCR	,	V_15
imx5_pm_common_init	,	F_16
IS_ERR	,	F_18
