<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MYcpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALu_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALu_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALu_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALu_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALu_test.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALu_test_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALu_test_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALu_test_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALu_test_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALu_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MY_cpu2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MY_cpu2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MY_cpu2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MY_cpu2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MY_cpu2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MY_cpu2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MY_cpu2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MY_cpu2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MY_cpu2_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MYcpu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MYcpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MYcpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MYcpu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MYcpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MYcpu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MYcpu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MYcpu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MYcpu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MYcpu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MYcpu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MYcpu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MYcpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MYcpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MYcpu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MYcpu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MYcpu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MYcpu.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MYcpu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MYcpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MYcpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MYcpu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MYcpu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MYcpu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MYcpu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MYcpu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MYcpu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MYcpu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MYcpu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MYcpu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MYcpu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MYcpu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MYcpu_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MYcpu_te_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MYcpu_te_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MYcpu_te_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MYcpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MYcpu_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MYcpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MYcpu_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MYcpu_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MYcpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clock_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_tes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mycpu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mycpu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mycpu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="writeback_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="writeback_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="writeback_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1469359102" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1469359102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469424376" xil_pn:in_ck="7624597490255880423" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1469424376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MYcpu.vhd"/>
      <outfile xil_pn:name="MYcpu_te.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
      <outfile xil_pn:name="clock_control.vhd"/>
      <outfile xil_pn:name="clock_test.vhd"/>
      <outfile xil_pn:name="fetch.vhd"/>
      <outfile xil_pn:name="fetch_tes.vhd"/>
      <outfile xil_pn:name="storge.vhd"/>
      <outfile xil_pn:name="storge_test.vhd"/>
      <outfile xil_pn:name="visit_control.vhd"/>
      <outfile xil_pn:name="visit_test.vhd"/>
      <outfile xil_pn:name="write_back.vhd"/>
      <outfile xil_pn:name="writeback_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1469421814" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5720277418850194468" xil_pn:start_ts="1469421814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469421814" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2738860890393065694" xil_pn:start_ts="1469421814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469421412" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4133833741235362610" xil_pn:start_ts="1469421412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469424376" xil_pn:in_ck="7624597490255880423" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1469424376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MYcpu.vhd"/>
      <outfile xil_pn:name="MYcpu_te.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
      <outfile xil_pn:name="clock_control.vhd"/>
      <outfile xil_pn:name="clock_test.vhd"/>
      <outfile xil_pn:name="fetch.vhd"/>
      <outfile xil_pn:name="fetch_tes.vhd"/>
      <outfile xil_pn:name="storge.vhd"/>
      <outfile xil_pn:name="storge_test.vhd"/>
      <outfile xil_pn:name="visit_control.vhd"/>
      <outfile xil_pn:name="visit_test.vhd"/>
      <outfile xil_pn:name="write_back.vhd"/>
      <outfile xil_pn:name="writeback_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1469424382" xil_pn:in_ck="7624597490255880423" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4786348822070530534" xil_pn:start_ts="1469424376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MYcpu_te_beh.prj"/>
      <outfile xil_pn:name="MYcpu_te_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1469424382" xil_pn:in_ck="2926028151188932239" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1868071798196121433" xil_pn:start_ts="1469424382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MYcpu_te_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1469358929" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1469358929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4760815324197628723" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4133833741235362610" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9222289489605861681" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423590" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2978100902637026812" xil_pn:start_ts="1469423590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423706" xil_pn:in_ck="7624597490255880423" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8406636386071210577" xil_pn:start_ts="1469423696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MYcpu.lso"/>
      <outfile xil_pn:name="MYcpu.ngc"/>
      <outfile xil_pn:name="MYcpu.ngr"/>
      <outfile xil_pn:name="MYcpu.prj"/>
      <outfile xil_pn:name="MYcpu.stx"/>
      <outfile xil_pn:name="MYcpu.syr"/>
      <outfile xil_pn:name="MYcpu.xst"/>
      <outfile xil_pn:name="MYcpu_te_beh.prj"/>
      <outfile xil_pn:name="MYcpu_test_beh.prj"/>
      <outfile xil_pn:name="MYcpu_test_stx_beh.prj"/>
      <outfile xil_pn:name="MYcpu_vhdl.prj"/>
      <outfile xil_pn:name="MYcpu_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1469423601" xil_pn:in_ck="112218884059098" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6156321803170845626" xil_pn:start_ts="1469423601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469423712" xil_pn:in_ck="8751239675480467694" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="281914430695641983" xil_pn:start_ts="1469423706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MYcpu.bld"/>
      <outfile xil_pn:name="MYcpu.ngd"/>
      <outfile xil_pn:name="MYcpu_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1469423717" xil_pn:in_ck="8751286086964869647" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1340085993303162660" xil_pn:start_ts="1469423712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MYcpu.pcf"/>
      <outfile xil_pn:name="MYcpu_map.map"/>
      <outfile xil_pn:name="MYcpu_map.mrp"/>
      <outfile xil_pn:name="MYcpu_map.ncd"/>
      <outfile xil_pn:name="MYcpu_map.ngm"/>
      <outfile xil_pn:name="MYcpu_map.xrpt"/>
      <outfile xil_pn:name="MYcpu_summary.xml"/>
      <outfile xil_pn:name="MYcpu_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1469423740" xil_pn:in_ck="-3667295276267420088" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1469423717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MYcpu.ncd"/>
      <outfile xil_pn:name="MYcpu.pad"/>
      <outfile xil_pn:name="MYcpu.par"/>
      <outfile xil_pn:name="MYcpu.ptwx"/>
      <outfile xil_pn:name="MYcpu.unroutes"/>
      <outfile xil_pn:name="MYcpu.xpi"/>
      <outfile xil_pn:name="MYcpu_pad.csv"/>
      <outfile xil_pn:name="MYcpu_pad.txt"/>
      <outfile xil_pn:name="MYcpu_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1469423752" xil_pn:in_ck="112218884051473" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1469423740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MYcpu.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mycpu.bgn"/>
      <outfile xil_pn:name="mycpu.bit"/>
      <outfile xil_pn:name="mycpu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1469423740" xil_pn:in_ck="8745159771023811851" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1469423736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MYcpu.twr"/>
      <outfile xil_pn:name="MYcpu.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
