#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 20:20:19 2020
# Process ID: 4161734
# Current directory: /home/alexey.tyurin/DigitalDesign
# Command line: vivado
# Log file: /home/alexey.tyurin/DigitalDesign/vivado.log
# Journal file: /home/alexey.tyurin/DigitalDesign/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/new/test_mem.vhd w ]
add_files -fileset sim_1 /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/new/test_mem.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test_mem.tcl
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top radix_sorter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test_mem.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
save_wave_config {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top radix_sorter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
relaunch_sim
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
save_wave_config {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg}
close_sim
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
relaunch_sim
relaunch_sim
relaunch_sim
run 9000 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
run 9000 ns
run 9000 ns
run 9000 ns
run 9000 ns
run 9000 ns
run all
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
add_bp {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sources_1/new/radix_sorter.vhd} 260
remove_bps -file {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sources_1/new/radix_sorter.vhd} -line 260
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
relaunch_sim
run 9000 ns
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
relaunch_sim
run 9000 ns
run 9000 ns
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
save_wave_config {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
run 9000 ns
run 9000 ns
run 9000 ns
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
save_wave_config {/home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg}
close_sim
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
run 9000 ns
run 9000 ns
run 9000 ns
relaunch_sim
run 9000 ns
run 9000 ns
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation
open_wave_config /home/alexey.tyurin/DigitalDesign/task_2_radix_sort/task_2_radix_sort.srcs/sim_1/imports/radix_sorter/test_behav1.wcfg
source test.tcl
run 9000 ns
run 9000 ns
run 9000 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
run 9000 ns
run 9000 ns
run 9000 ns
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
