INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
