#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000035b3b0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 -1;
v00000000003b4ac0_0 .net "Rdata1", 31 0, v000000000035b530_0;  1 drivers
v00000000003b4b60_0 .net "Rdata2", 31 0, v0000000000a3e820_0;  1 drivers
v00000000003b4c00_0 .var "Rreg1", 4 0;
v00000000003b4ca0_0 .var "Rreg2", 4 0;
v00000000003b4d40_0 .var "enwr", 0 0;
v00000000003b4de0_0 .var "regNum", 4 0;
v00000000003b4eb0_0 .var "wrdata", 31 0;
S_0000000000a3e6a0 .scope module, "M" "Regfile" 2 10, 3 3 0, S_000000000035b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rreg1"
    .port_info 1 /INPUT 5 "Rreg2"
    .port_info 2 /OUTPUT 32 "Rdata1"
    .port_info 3 /OUTPUT 32 "Rdata2"
    .port_info 4 /INPUT 1 "enwr"
    .port_info 5 /INPUT 32 "wrdata"
    .port_info 6 /INPUT 5 "regNum"
v000000000035b530_0 .var "Rdata1", 31 0;
v0000000000a3e820_0 .var "Rdata2", 31 0;
v0000000000a3e8c0_0 .var "Reg", 1023 0;
v0000000000a3e960_0 .net "Rreg1", 4 0, v00000000003b4c00_0;  1 drivers
v0000000000a3ea00_0 .net "Rreg2", 4 0, v00000000003b4ca0_0;  1 drivers
v00000000003b48e0_0 .net "enwr", 0 0, v00000000003b4d40_0;  1 drivers
v00000000003b4980_0 .net "regNum", 4 0, v00000000003b4de0_0;  1 drivers
v00000000003b4a20_0 .net "wrdata", 31 0, v00000000003b4eb0_0;  1 drivers
E_000000000034c9c0 .event edge, v00000000003b4a20_0, v0000000000a3ea00_0, v0000000000a3e960_0;
    .scope S_0000000000a3e6a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000035b530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a3e820_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000000a3e6a0;
T_1 ;
    %wait E_000000000034c9c0;
    %load/vec4 v00000000003b48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000003b4a20_0;
    %load/vec4 v00000000003b4980_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %addi 992, 0, 10;
    %ix/vec4 4;
    %store/vec4 v0000000000a3e8c0_0, 4, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000a3e960_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000a3e8c0_0;
    %load/vec4 v0000000000a3e960_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %addi 992, 0, 10;
    %part/u 32;
    %store/vec4 v000000000035b530_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000035b530_0, 0, 32;
T_1.3 ;
    %load/vec4 v0000000000a3ea00_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000000000a3e8c0_0;
    %load/vec4 v0000000000a3ea00_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %addi 992, 0, 10;
    %part/u 32;
    %store/vec4 v0000000000a3e820_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a3e820_0, 0, 32;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000035b3b0;
T_2 ;
    %vpi_call 2 16 "$dumpfile", "regFile.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000035b3b0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003b4d40_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v00000000003b4eb0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000000003b4de0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4ca0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4c00_0, 0, 5;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003b4d40_0, 0, 1;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000003b4eb0_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000003b4de0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4ca0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4c00_0, 0, 5;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000003b4d40_0, 0, 1;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v00000000003b4eb0_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v00000000003b4de0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4ca0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4c00_0, 0, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003b4d40_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000000003b4c00_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000003b4ca0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v00000000003b4de0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000003b4eb0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003b4d40_0, 0, 1;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v00000000003b4c00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000003b4ca0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v00000000003b4de0_0, 0, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000003b4eb0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000000000035b3b0;
T_3 ;
    %vpi_call 2 27 "$monitor", "%d %d %h %h %b %h %d", v00000000003b4c00_0, v00000000003b4ca0_0, v00000000003b4ac0_0, v00000000003b4b60_0, v00000000003b4d40_0, v00000000003b4eb0_0, v00000000003b4de0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "regFile.v";
