INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.gen/sources_1/ip/RAM/RAM_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'RAM_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/RAM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/max_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'max_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/ram_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/new/tb_ram_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ram_control'
