// Seed: 3686375575
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    inout logic id_7,
    input id_8,
    input id_9,
    input reg id_10,
    input id_11,
    output logic id_12,
    output reg id_13,
    input id_14,
    input id_15,
    output id_16,
    input logic id_17,
    input logic id_18,
    output id_19,
    output logic id_20,
    output id_21,
    input logic id_22,
    input logic id_23
);
  type_34(
      1, 1, 1
  );
  always @(id_18) begin
    if (id_15) id_13 <= id_10;
  end
endmodule
