Info: Starting: Create simulation model
Info: ip-generate --project-directory=/home/ecegrid/a/695r04/project/ --output-directory=/home/ecegrid/a/695r04/project/nios_system/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:/home/ecegrid/a/695r04/project/nios_system.sopcinfo --report-file=html:/home/ecegrid/a/695r04/project/nios_system.html --report-file=sip:/home/ecegrid/a/695r04/project/nios_system/simulation/nios_system.sip --report-file=csv:/home/ecegrid/a/695r04/project/nios_system.csv --report-file=spd:/home/ecegrid/a/695r04/project/nios_system.spd --report-file=cmp:/home/ecegrid/a/695r04/project/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/ecegrid/a/695r04/project/nios_system.qsys
Progress: Loading project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Adding vga_clk [clock_source 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding generic_tristate_controller_0 [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module generic_tristate_controller_0
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module performance_counter_0
Progress: Adding rleds [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module rleds
Progress: Adding gleds [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module gleds
Progress: Adding switches [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding ycc_rgb_convert_0 [ycc_rgb_convert 1.0]
Progress: Parameterizing module ycc_rgb_convert_0
Progress: Adding put_pixel_rows_0 [put_pixel_rows 1.0]
Progress: Parameterizing module put_pixel_rows_0
Progress: Adding put_pixel_rows_hw_0 [put_pixel_rows_hw 1.0]
Progress: Parameterizing module put_pixel_rows_hw_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_system.nios2_qsys_0: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: nios_system.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Warning: nios_system.generic_tristate_controller_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 80 connections
Info: merlin_custom_instruction_transform: After transform: 24 modules, 84 connections
Info: merlin_translator_transform: After transform: 39 modules, 147 connections
Info: merlin_domain_transform: After transform: 68 modules, 349 connections
Info: merlin_router_transform: After transform: 83 modules, 412 connections
Info: merlin_burst_transform: After transform: 84 modules, 417 connections
Info: reset_adaptation_transform: After transform: 87 modules, 317 connections
Info: merlin_network_to_switch_transform: After transform: 116 modules, 379 connections
Info: merlin_width_transform: After transform: 120 modules, 391 connections
Info: merlin_mm_transform: After transform: 120 modules, 391 connections
Info: merlin_interrupt_mapper_transform: After transform: 121 modules, 394 connections
Warning: nios_system: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)"
Warning: nios_system: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /package/eda/altera/altera13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /package/eda/altera/altera13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=/tmp/alt7136_7919108632018851604.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/package/eda/altera/altera13.0sp1/quartus --verilog --config=/tmp/alt7136_7919108632018851604.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7136_7919108632018851604.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2016.11.30 20:11:32 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.11.30 20:11:32 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   Couldn't query license setup in Quartus directory /package/eda/altera/altera13.0sp1/quartus
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.11.30 20:11:34 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.11.30 20:11:35 (*)   Creating '/tmp/alt7136_7919108632018851604.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2016.11.30 20:11:35 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.11.30 20:11:35 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.11.30 20:11:37 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 108 or more modules remaining
Info: nios_system: Done nios_system" with 50 modules, 18 files, 907930 bytes
Error: ip-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create simulation model
