# Single_Cycle_RISCV_Processor
This project is a single-cycle RISC-V processor designed in Verilog. It supports the basic RV32I instructions (7 core instructions), and demonstrates the fundamental concepts of processor design, instruction execution, and datapath implementation..
