Return-Path: <devicetree+bounces-291496-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 4F4fOArj8WlZlAEAu9opvQ
	(envelope-from <devicetree+bounces-291496-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Wed, 29 Apr 2026 12:52:58 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [IPv6:2600:3c09:e001:a7::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id A9F59493310
	for <lists+devicetree@lfdr.de>; Wed, 29 Apr 2026 12:52:54 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 434BC3013B9B
	for <lists+devicetree@lfdr.de>; Wed, 29 Apr 2026 10:52:31 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id B7D193F0744;
	Wed, 29 Apr 2026 10:52:23 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UrvcUOGk";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="V1wTXrji"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DC043EF678
	for <devicetree@vger.kernel.org>; Wed, 29 Apr 2026 10:52:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1777459943; cv=none; b=Vy76m3KvDYwkRq/mS9Dz29tLmtzUvnbT8mZ/XnEkse8iV/wG14RdDihxN1DWJIjl4kuGhxU6usgTOCw47mtu4g704zesANGyuBKU3TRGQqezSfEaw+jtQcMdkk1N8SuDbgvyKJc9iwY7n9momgtCLjdoxp7+Lk9/sz6qa07OYKI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1777459943; c=relaxed/simple;
	bh=eIn1FjWC3HaiP1usf35UbpRW9XRV5882WUlB5VrqkgA=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=taJuZQ8DakiNhEkdyLRX7OiM7NieKCsGhYcFex26ipqUGDhvpVobtB54KA91oFWOPY43sXLEJggw1fiwsbeAlFXRxJIs314PwbuotH3mTDLcyd6MDgSTv8/lQZbuFy3jFie0Ic6pmmf/PuPvsgbNh662aoPZWuZEJa4fc5FLd6w=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UrvcUOGk; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=V1wTXrji; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279863.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63T8pm1s901591
	for <devicetree@vger.kernel.org>; Wed, 29 Apr 2026 10:52:21 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	oJWKGZzAxn7npDBuubSLXHxTK4AYGqG+FN5bB1wIU8g=; b=UrvcUOGk8sMyfBZJ
	b0VQpGjUhoC8dWfWyDnouNBVuulW0hSHHnOaNWRURETnp6A5LOIMFYLRGoCcjSwx
	IBkSLmBhCCQk2zzkaTw9+W9w1k4l1BByYgLVJ3xTeoBw91J3iKeuT/KAIqaErZ3i
	Fj66eAf4y2uyXi7YXcnCKY+51etO40Ob8K9nlHHRnEa+a9QyAgBXqKKkHS+aXO8j
	7i59OPTvmGvOqGV2Zzsv5csmgngjOLHeeUbAN50lwsHknO/jRsBoMWm1zBOpATnM
	d6IKQ1AMbuqzlCTUVUT/Mxy4SuKpqeSnml05WOIuSRqnfenvxnrk/viq/GGW4cvu
	fcFmZA==
Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dubq9hb5a-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Wed, 29 Apr 2026 10:52:21 +0000 (GMT)
Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2b7c904d476so47369535ad.3
        for <devicetree@vger.kernel.org>; Wed, 29 Apr 2026 03:52:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1777459941; x=1778064741; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=oJWKGZzAxn7npDBuubSLXHxTK4AYGqG+FN5bB1wIU8g=;
        b=V1wTXrjiy3Aa3QETXNlTNbgLTjiIvdudfEVLlKvVc2Evs1mPgkPLdsQK6QZXRhCHMs
         Eyy8nrD2RFZiuXcaWAwsOP2LCy4Fg2AGWN5GRQSSEoXJMTqOUrWBNvpP5b6mXwZ8t2xk
         INyaoQH/5MpW5YmQWYpm5gSG/6tr4fnC/SNqMf1UF48Iimy4llI3ymCJsVv7Yp/QzbJZ
         L/+k7u+hJN1FxCxePtyiLLr1b2Ej65HhtzVj47DUbTwuQ66IkEGTZb2i7XhbLAL3QlaP
         TFPUZ4k5Spm/Xc75RiN07vh+g8jx3zsRvcyrZXzWjQypAB620+k9htWqngq1DxDLiLYP
         XsmA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1777459941; x=1778064741;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=oJWKGZzAxn7npDBuubSLXHxTK4AYGqG+FN5bB1wIU8g=;
        b=h3hrxseUwrwoAIKwZjN4xGSZtF0yhUNTSGcJu0dalopJm3Sr92k2VJooOBVqo56x7T
         YAdbClvJ4m+rPnJzI4LdnkkNaQWT0lpPdBeiSJikwoz1INH2dJWjG63nwPrXoThv7lAf
         +64kOD6RdAKlmCiZmElF5Tauadizhb+3w3NtFU7A3eEJ5ISPOv9Vxu9Q3Nr5N61vOePe
         BkXk8qpc/nQx/A0j2/8iZjflA+5CEyARihW9cZryIt4rDKG5VtJeIJu5Q4UFgKeyZm+y
         DopwDOwVs8Pke52wyN54xOSYDRgdUKkHSK+9evvWwgCSkkF6ILc5/pDyjhTlptvc7S92
         MvaA==
X-Forwarded-Encrypted: i=1; AFNElJ+U0uRlp8gxGbwL7l9333Yt5cDpnx0vDioCcu6C1h+V37txYcNKULxBzc5RYQKVEPzduNJi0I+OtE5Q@vger.kernel.org
X-Gm-Message-State: AOJu0YxvRcBH8uZYchl7qH/luBWa5xUAcW8NpV6eulWT3RfNhZ7aH9T/
	yqKFeC3M3D12fD8qvMN6vTfrZ2Zlaq0ofLdmSVjkpKVQ9+EL17FNBLYFDliM+fSqguEgA1Vet/g
	wsN91BZfgEQtVhGhpcuJP1wtY1yYF/QV7WnsuKWc8jFFdBMt5875RQ2K9pLcRHLjG
X-Gm-Gg: AeBDievWuOVwjnTaA89fH4eI+sng6IXp9hOFikTuMjPtrUL3zpXkX9d/5mXV3dgDbeJ
	9RYAGYt8C34+17hWTucUR51zdm3QC1xccGk/2Jaym+SUP30zR1IwZuCzCVzPmDep0iSEgIIENhZ
	swFoZNHH72u0NctHdupdLnA8+TRXXDq0jtO3dS3yZEiAtpyO1nLfxbeZYINrMY3x3PKKWz0nmu5
	32N3QD7avAlPDCzFWLCu9GNdqCLMEelXcPejLIeF/EzdgnU5Yg/SoNNxbaVc6Vxhn1maBqM1P9s
	/AAeMORlhLeRwPecRiqIwh66xaamp09USiBPPK+uxwZWkgA7v9+4VXMEb3zumHrD63vrLLPYqk6
	hiv/xsM9yJCMI3gWmYy99xej3DuvaELbxyWq6czfzI1jQ1DXUrefSgmC0RP3Z9eQ=
X-Received: by 2002:a17:903:b86:b0:2ae:6092:8d93 with SMTP id d9443c01a7336-2b97c499278mr68782495ad.28.1777459940858;
        Wed, 29 Apr 2026 03:52:20 -0700 (PDT)
X-Received: by 2002:a17:903:b86:b0:2ae:6092:8d93 with SMTP id d9443c01a7336-2b97c499278mr68782135ad.28.1777459940373;
        Wed, 29 Apr 2026 03:52:20 -0700 (PDT)
Received: from hu-imrashai-hyd.qualcomm.com ([202.46.22.19])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b988772e9csm18316715ad.9.2026.04.29.03.52.15
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 29 Apr 2026 03:52:20 -0700 (PDT)
From: Imran Shaik <imran.shaik@oss.qualcomm.com>
Date: Wed, 29 Apr 2026 16:21:51 +0530
Subject: [PATCH 3/5] clk: qcom: smd-rpm: Add support for RPM clocks on
 Qualcomm Shikra SoC
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260429-shikra-gcc-rpmcc-clks-v1-3-c3cd77558b7a@oss.qualcomm.com>
References: <20260429-shikra-gcc-rpmcc-clks-v1-0-c3cd77558b7a@oss.qualcomm.com>
In-Reply-To: <20260429-shikra-gcc-rpmcc-clks-v1-0-c3cd77558b7a@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Richard Cochran <richardcochran@gmail.com>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        Krzysztof Kozlowski <krzk@kernel.org>, linux-arm-msm@vger.kernel.org,
        linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, netdev@vger.kernel.org,
        Imran Shaik <imran.shaik@oss.qualcomm.com>
X-Mailer: b4 0.14.2
X-Proofpoint-GUID: Mdz3jgpS3u34nCeoOuwQw8F8gAB9IrYl
X-Proofpoint-ORIG-GUID: Mdz3jgpS3u34nCeoOuwQw8F8gAB9IrYl
X-Authority-Analysis: v=2.4 cv=Wak8rUhX c=1 sm=1 tr=0 ts=69f1e2e5 cx=c_pps
 a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17
 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22
 a=EUspDBNiAAAA:8 a=L5rjUTd7AGozPMB3QYUA:9 a=QEXdDO2ut3YA:10
 a=GvdueXVYPmCkWapjIL-Q:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI5MDEwOSBTYWx0ZWRfXxlxPnyDgicBs
 ZeSuxmC5QLOkWMvYkh9dSlsL4OvuIpuYwBWdz+bVOM9or7vgr2+lCJ859ms/tPOgayBsQlkipWH
 BsMpYIyixutZ4TCINsHu+9LK/qpADAgK0rKm+0Xz89rHmV55toxMYwJpyD0dTzv9qf9VKmej3Rm
 ozNDUdEQuu6O65tgBdSjGq7zpPmGfjuUSv7Y9hL0zYFG1qA9cJpuazDezZ45G8VzlG8BwN+53Np
 57pT5pLwRcS8HVlhNcJOUKnQR/aW2iHXwG71fFCl35BtEdzaW9wPhuqbWnZ2V14ybsCJT+RitoH
 LX0ngkqCDiN03kNLngJydJL1CWPFrHd9W8sRpl3G4lGc/tU6Z0I7Et440pAns5ljztLYsP00PBw
 a0FZDDChNFCexomxDMxpcq6ffy5fqMKnGKDebz3ESqatF8dYfHzfuvHRwOPgnrCPd50cnnFKzAV
 aY5NP5BisRRN1V2RaFg==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-04-28_05,2026-04-28_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 lowpriorityscore=0 malwarescore=0 suspectscore=0 spamscore=0 clxscore=1015
 bulkscore=0 impostorscore=0 adultscore=0 phishscore=0 priorityscore=1501
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604290109
X-Rspamd-Queue-Id: A9F59493310
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c09:e001:a7::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-291496-lists,devicetree=lfdr.de];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:dkim,oss.qualcomm.com:mid,sto.lore.kernel.org:helo,sto.lore.kernel.org:rdns,qualcomm.com:dkim,qualcomm.com:email];
	FREEMAIL_TO(0.00)[kernel.org,baylibre.com,gmail.com];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[17];
	MIME_TRACE(0.00)[0:+];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	ASN(0.00)[asn:63949, ipnet:2600:3c09::/32, country:SG];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[imran.shaik@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]

Add support for RPM-managed clocks on Qualcomm Shikra SoC. The icc_clks
list is same as QCM2290, hence reuse the same for Shikra.

Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
---
 drivers/clk/qcom/clk-smd-rpm.c | 39 +++++++++++++++++++++++++++++++++++++++
 1 file changed, 39 insertions(+)

diff --git a/drivers/clk/qcom/clk-smd-rpm.c b/drivers/clk/qcom/clk-smd-rpm.c
index 103db984a40b950bd33fba668a292be46af6326e..d0d19bf0616efd5f1bc2caa037ff36d830a3495c 100644
--- a/drivers/clk/qcom/clk-smd-rpm.c
+++ b/drivers/clk/qcom/clk-smd-rpm.c
@@ -1289,6 +1289,44 @@ static const struct rpm_smd_clk_desc rpm_clk_qcm2290 = {
 	.num_icc_clks = ARRAY_SIZE(qcm2290_icc_clks)
 };
 
+static struct clk_smd_rpm *shikra_clks[] = {
+	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
+	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
+	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_branch_qdss_clk,
+	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_branch_qdss_a_clk,
+	[RPM_SMD_LN_BB_CLK2] = &clk_smd_rpm_ln_bb_clk2,
+	[RPM_SMD_LN_BB_CLK2_A] = &clk_smd_rpm_ln_bb_clk2_a,
+	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
+	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
+	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
+	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
+	[RPM_SMD_RF_CLK3] = &clk_smd_rpm_38m4_rf_clk3,
+	[RPM_SMD_RF_CLK3_A] = &clk_smd_rpm_38m4_rf_clk3_a,
+	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
+	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
+	[RPM_SMD_SNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_snoc_periph_clk,
+	[RPM_SMD_SNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_snoc_periph_a_clk,
+	[RPM_SMD_SNOC_LPASS_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_clk,
+	[RPM_SMD_SNOC_LPASS_A_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_a_clk,
+	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
+	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
+	[RPM_SMD_QPIC_CLK] = &clk_smd_rpm_qpic_clk,
+	[RPM_SMD_QPIC_CLK_A] = &clk_smd_rpm_qpic_a_clk,
+	[RPM_SMD_HWKM_CLK] = &clk_smd_rpm_hwkm_clk,
+	[RPM_SMD_HWKM_A_CLK] = &clk_smd_rpm_hwkm_a_clk,
+	[RPM_SMD_PKA_CLK] = &clk_smd_rpm_pka_clk,
+	[RPM_SMD_PKA_A_CLK] = &clk_smd_rpm_pka_a_clk,
+	[RPM_SMD_BIMC_GPU_CLK] = &clk_smd_rpm_bimc_gpu_clk,
+	[RPM_SMD_BIMC_GPU_A_CLK] = &clk_smd_rpm_bimc_gpu_a_clk,
+};
+
+static const struct rpm_smd_clk_desc rpm_clk_shikra = {
+	.clks = shikra_clks,
+	.num_clks = ARRAY_SIZE(shikra_clks),
+	.icc_clks = qcm2290_icc_clks,
+	.num_icc_clks = ARRAY_SIZE(qcm2290_icc_clks)
+};
+
 static const struct of_device_id rpm_smd_clk_match_table[] = {
 	{ .compatible = "qcom,rpmcc-mdm9607", .data = &rpm_clk_mdm9607 },
 	{ .compatible = "qcom,rpmcc-msm8226", .data = &rpm_clk_msm8974 },
@@ -1309,6 +1347,7 @@ static const struct of_device_id rpm_smd_clk_match_table[] = {
 	{ .compatible = "qcom,rpmcc-qcs404",  .data = &rpm_clk_qcs404  },
 	{ .compatible = "qcom,rpmcc-sdm429",  .data = &rpm_clk_sdm429  },
 	{ .compatible = "qcom,rpmcc-sdm660",  .data = &rpm_clk_sdm660  },
+	{ .compatible = "qcom,rpmcc-shikra",  .data = &rpm_clk_shikra  },
 	{ .compatible = "qcom,rpmcc-sm6115",  .data = &rpm_clk_sm6115  },
 	{ .compatible = "qcom,rpmcc-sm6125",  .data = &rpm_clk_sm6125  },
 	{ .compatible = "qcom,rpmcc-sm6375",  .data = &rpm_clk_sm6375  },

-- 
2.34.1


