# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.000512 4096 4.57636e-41 1550 46720 8.65379 253.434 262.084 524.224 524.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000512 4096 4.57314e-41 1550 46656 8.64317 301.699 261.784 572.177 572.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000512 4096 4.57272e-41 1550 46640 8.62813 314.325 261.919 584.922 584.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000512 4096 4.58112e-41 1550 46656 8.64051 293.392 261.876 563.959 564.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000512 4096 4.56963e-41 1550 46600 8.6344 298.097 261.844 568.627 568.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000512 4096 4.58225e-41 1550 46592 8.63485 305.068 261.829 575.586 575.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000512 4096 4.58981e-41 1550 46560 8.63024 304.882 261.73 575.294 575.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000512 4096 4.58155e-41 1550 46592 8.63373 296.866 261.703 567.254 567.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000512 4096 4.58505e-41 1550 46464 8.62029 297.958 261.399 568.029 568.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000512 4096 4.55548e-41 1550 46400 8.59341 320.438 261.259 590.343 590.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000512 4096 4.56711e-41 1550 46336 8.59974 375.606 261.214 645.473 645.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.000512 4096 4.56655e-41 1560 46720 8.64358 259.573 261.983 530.25 530.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.000512 4096 4.58533e-41 1560 46720 8.64374 262.054 261.965 532.713 532.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.000512 4096 4.5587e-41 1560 46704 8.6487 259.805 262.194 530.695 530.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.000512 4096 4.58673e-41 1560 46704 8.64003 268.007 262.172 538.87 538.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000512 4096 4.57636e-41 1560 46656 8.63219 259.471 261.816 529.969 530.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000512 4096 4.57524e-41 1560 46656 8.62208 309.627 262.006 580.311 580.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000512 4096 4.56333e-41 1560 46640 8.62752 302.359 261.734 572.772 572.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000512 4096 4.58631e-41 1560 46656 8.6455 322.429 261.987 593.111 593.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000512 4096 4.55604e-41 1560 46600 8.62618 320.028 261.705 590.407 590.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000512 4096 4.5765e-41 1560 46592 8.62208 323.295 261.935 593.902 593.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000512 4096 4.5786e-41 1560 46560 8.61597 316.627 261.496 586.789 586.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000512 4096 4.56963e-41 1560 46592 8.63843 304.799 261.71 575.199 575.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000512 4096 4.56025e-41 1560 46464 8.62998 355.223 261.468 625.372 625.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000512 4096 4.57986e-41 1560 46400 8.58902 357.81 261.121 627.573 627.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000512 4096 4.58771e-41 1560 46336 8.59837 326.61 261.088 596.348 596.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.000512 4096 4.56683e-41 1560 46720 8.6569 245.857 262.141 516.706 516.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.000512 4096 4.58589e-41 1560 46720 8.64406 275.681 262.025 546.4 546.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.000512 4096 4.57874e-41 1560 46704 8.64842 257.612 262.199 528.512 528.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000512 4096 4.56361e-41 1560 46704 8.63562 262.945 261.987 533.617 533.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000512 4096 4.56641e-41 1560 46656 8.63354 250.9 261.992 521.58 521.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000512 4096 4.57286e-41 1560 46656 8.6272 326.662 261.999 597.338 597.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000512 4096 4.58e-41 1560 46512 8.62208 228.178 261.384 498.234 498.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000512 4096 4.56501e-41 1560 46640 8.6289 314.283 262.024 584.986 585.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000512 4096 4.59023e-41 1560 46560 8.63062 219.906 261.972 490.558 490.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000512 4096 4.56781e-41 1560 46656 8.64842 292.794 261.941 563.441 563.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000512 4096 4.56515e-41 1560 46464 8.62442 210.87 261.395 480.939 480.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000512 4096 4.58939e-41 1560 46600 8.62752 307.678 261.705 578.06 578.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000512 4096 4.56613e-41 1560 46400 8.58746 216.164 261.121 485.924 485.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000512 4096 4.58897e-41 1560 46592 8.62413 393.005 261.683 663.366 663.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000512 4096 4.5573e-41 1560 46368 8.58998 256.897 261.332 526.871 526.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000512 4096 4.58056e-41 1560 46560 8.61427 377.343 261.6 647.61 647.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000512 4096 4.56683e-41 1560 46320 8.58726 254.665 260.907 524.213 524.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000512 4096 4.55562e-41 1560 46592 8.63875 368.026 261.784 638.499 638.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000512 4096 4.57454e-41 1560 46336 8.59242 246.98 261.081 516.703 516.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000512 4096 4.58603e-41 1560 46464 8.62163 321.32 261.432 591.422 591.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000512 4096 4.57986e-41 1560 46080 8.5761 222.341 260.438 491.406 491.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000512 4096 4.56557e-41 1560 46400 8.58112 331 261.349 600.986 601.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000512 4096 4.57202e-41 1560 46000 8.57338 236.361 260.027 505.011 505.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.000512 4096 4.58939e-41 1560 46720 8.64531 243.474 262.129 514.3 514.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.000512 4096 4.55898e-41 1560 46720 8.64125 256.585 262.024 527.304 527.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.000512 4096 4.57916e-41 1560 46704 8.65104 254.266 261.974 524.943 525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.000512 4096 4.58505e-41 1560 46656 8.6487 163.967 264.51 437.175 437.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000512 4096 4.56067e-41 1560 46704 8.63997 294.924 262.03 565.643 565.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.000512 4096 4.56053e-41 1560 46592 8.61683 186.421 261.881 456.968 457.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000512 4096 4.56655e-41 1560 46656 8.62771 268.73 261.776 539.185 539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.000512 4096 4.57272e-41 1560 46592 8.63754 173.73 261.778 444.195 444.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000512 4096 4.57538e-41 1560 46656 8.62454 313.029 261.81 583.512 583.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000512 4096 4.58042e-41 1560 46512 8.6263 219.55 261.678 489.908 489.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000512 4096 4.58967e-41 1560 46640 8.64035 295.799 264.277 568.766 568.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000512 4096 4.5573e-41 1560 46560 8.6289 213.395 261.769 483.843 483.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000512 4096 4.58183e-41 1560 46656 8.6496 380.178 261.939 650.817 650.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000512 4096 4.56053e-41 1560 46464 8.62003 242.166 261.431 512.268 512.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000512 4096 4.55548e-41 1560 46600 8.62624 375.437 261.861 645.976 646.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000512 4096 4.56081e-41 1560 46400 8.58522 253.6 261.164 523.401 523.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000512 4096 4.56641e-41 1560 46592 8.61389 368.435 261.934 639.034 639.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000512 4096 4.57664e-41 1560 46368 8.59523 241.377 261.073 511.096 511.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000512 4096 4.58589e-41 1560 46560 8.61408 355.682 261.805 626.154 626.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000512 4096 4.57468e-41 1560 46320 8.58554 231.064 261.132 500.832 500.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000512 4096 4.58743e-41 1560 46592 8.63507 340.218 261.811 610.716 610.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000512 4096 4.56543e-41 1560 46336 8.58646 228.719 261.111 498.466 498.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.000512 4096 4.56711e-41 1550 46752 8.65728 272.331 262.241 543.28 543.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.000512 4096 4.5751e-41 1550 46720 8.65894 245.444 262.143 516.294 516.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.000512 4096 4.55604e-41 1550 46640 8.63056 159.277 261.947 429.909 429.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.000512 4096 4.58169e-41 1550 46704 8.64592 261.345 262.06 532.104 532.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.000512 4096 4.55954e-41 1550 46656 8.63837 169.784 261.917 440.388 440.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000512 4096 4.57244e-41 1550 46704 8.65085 281.607 262.137 552.444 552.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.000512 4096 4.5559e-41 1550 46592 8.62883 178.732 261.55 448.962 449.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000512 4096 4.58645e-41 1550 46720 8.65232 280.308 262.265 551.275 551.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000512 4096 4.5573e-41 1550 46592 8.636 180.224 261.895 450.804 450.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000512 4096 4.55786e-41 1550 46656 8.64461 309.317 261.99 580.002 580.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000512 4096 4.56431e-41 1550 46512 8.62163 223.313 261.36 493.343 493.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000512 4096 4.55772e-41 1550 46640 8.63027 301.91 261.917 572.507 572.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000512 4096 4.58617e-41 1550 46560 8.63466 212.922 261.921 483.53 483.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000512 4096 4.56095e-41 1550 46656 8.64378 368.67 262.093 639.459 639.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000512 4096 4.59093e-41 1550 46464 8.62208 245.418 261.399 515.49 515.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000512 4096 4.56011e-41 1550 46600 8.63766 370.35 261.816 640.853 640.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000512 4096 4.58547e-41 1550 46400 8.5975 248.478 261.308 518.433 518.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000512 4096 4.57944e-41 1550 46592 8.62746 356.863 261.652 627.195 627.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000512 4096 4.5709e-41 1550 46368 8.60035 233.066 261.233 502.949 503.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000512 4096 4.57244e-41 1550 46560 8.62598 344.511 261.73 614.922 614.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000512 4096 4.58407e-41 1550 46320 8.59782 229.326 261.09 499.066 499.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000512 4096 4.56459e-41 1550 46592 8.63213 331.329 261.735 601.746 601.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000512 4096 4.58617e-41 1550 46336 8.59949 234.663 261.235 504.549 504.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.000512 4096 4.56599e-41 1568 46720 8.65075 241.863 262.194 512.758 512.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.000512 4096 4.57244e-41 1568 46656 8.6384 156.758 261.862 427.312 427.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.000512 4096 4.59079e-41 1568 46720 8.66077 248.182 262.295 519.189 519.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.000512 4096 4.56641e-41 1568 46640 8.64173 159.327 262.056 430.076 430.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.000512 4096 4.56767e-41 1568 46704 8.65485 269.075 262.002 539.782 539.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.000512 4096 4.56445e-41 1568 46656 8.64874 172.976 262.045 443.72 443.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000512 4096 4.58771e-41 1568 46704 8.6799 267.069 262.271 538.074 538.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.000512 4096 4.55534e-41 1568 46592 8.64093 169.798 261.679 440.169 440.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.000512 4096 4.56767e-41 1568 46536 8.63923 140.855 261.968 411.511 411.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000512 4096 4.58183e-41 1568 46656 8.64243 255.842 261.992 526.528 526.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000512 4096 4.58701e-41 1568 46592 8.63901 166.009 261.836 436.536 436.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.000512 4096 4.57888e-41 1568 46464 8.62394 139.049 261.526 409.251 409.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000512 4096 4.56347e-41 1568 46656 8.64131 381.856 261.819 652.366 652.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000512 4096 4.58014e-41 1568 46512 8.63027 245.593 261.49 515.762 515.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000512 4096 4.57972e-41 1568 46440 8.63149 203.25 261.428 473.363 473.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000512 4096 4.58505e-41 1568 46640 8.64256 359.276 261.782 629.751 629.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000512 4096 4.57706e-41 1568 46560 8.64317 243.083 262.079 513.858 513.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000512 4096 4.57426e-41 1568 46320 8.59955 201.603 260.966 471.218 471.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000512 4096 4.57538e-41 1568 46656 8.65907 339.276 262.003 609.992 610.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000512 4096 4.58617e-41 1568 46464 8.63846 219.417 261.705 489.81 489.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000512 4096 4.56333e-41 1568 46368 8.63462 192.469 261.706 462.864 462.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000512 4096 4.58981e-41 1568 46600 8.62698 333.952 261.968 604.597 604.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.000512 4096 4.56151e-41 1568 46400 8.59747 232.37 261.441 502.46 502.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000512 4096 4.56165e-41 1568 46200 8.5847 193.641 260.903 463.179 463.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000512 4096 4.58337e-41 1568 46592 8.63846 323.776 261.742 594.206 594.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000512 4096 4.57622e-41 1568 46368 8.604 227.286 261.339 497.291 497.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000512 4096 4.56459e-41 1568 46368 8.6488 188.027 261.966 458.693 458.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000512 4096 4.56585e-41 1568 46560 8.63574 321.313 261.583 591.583 591.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000512 4096 4.59079e-41 1568 46320 8.59936 226.945 261.193 496.786 496.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000512 4096 4.56837e-41 1568 46080 8.58112 190.962 260.324 459.923 459.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000512 4096 4.56487e-41 1568 46592 8.69171 322.671 262.087 593.502 593.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000512 4096 4.55983e-41 1568 46336 8.59546 217.613 261.398 487.657 487.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000512 4096 4.5587e-41 1568 46080 8.58067 198.975 260.454 468.06 468.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.000512 4096 4.56627e-41 1560 46720 8.6487 244.231 261.942 514.872 514.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.000512 4096 4.58743e-41 1560 46656 8.63437 157.512 261.932 428.128 428.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.000512 4096 4.56711e-41 1560 46720 8.64394 278.196 261.99 548.882 548.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.000512 4096 4.56249e-41 1560 46640 8.63862 179.022 261.985 449.696 449.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.000512 4096 4.56445e-41 1560 46560 8.61184 147.001 261.558 417.222 417.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.000512 4096 4.57244e-41 1560 46704 8.64768 257.339 262.159 528.196 528.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.000512 4096 4.57454e-41 1560 46656 8.6528 169.605 261.95 440.257 440.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.000512 4096 4.558e-41 1560 46512 8.62182 139.374 261.371 409.419 409.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000512 4096 4.58141e-41 1560 46704 8.63315 367.008 262.212 637.905 637.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000512 4096 4.56977e-41 1560 46592 8.62118 231.608 261.902 502.183 502.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.000512 4096 4.56501e-41 1560 46536 8.62531 189.393 261.935 460.002 460.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000512 4096 4.56781e-41 1560 46656 8.62896 339.223 261.771 609.675 609.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000512 4096 4.5587e-41 1560 46592 8.63472 208.256 261.714 478.655 478.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000512 4096 4.58743e-41 1560 46464 8.62048 171.166 261.426 441.265 441.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000512 4096 4.5559e-41 1560 46656 8.63027 351.966 261.853 622.501 622.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.000512 4096 4.56487e-41 1560 46512 8.61994 229.659 261.366 499.697 499.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000512 4096 4.58687e-41 1560 46440 8.62278 202.506 261.429 472.608 472.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.000512 4096 4.58351e-41 1560 46368 8.6201 179.915 261.424 450.011 450.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000512 4096 4.57272e-41 1560 46640 8.63299 331.388 261.995 602.066 602.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000512 4096 4.5751e-41 1560 46560 8.63232 224.614 261.771 495.07 495.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000512 4096 4.57314e-41 1560 46320 8.58317 188.803 260.956 458.395 458.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000512 4096 4.5709e-41 1560 46400 8.63194 189.491 261.985 460.158 460.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000512 4096 4.5758e-41 1560 46656 8.68595 314.275 262.15 585.165 585.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000512 4096 4.58673e-41 1560 46464 8.62557 221.581 261.416 491.673 491.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000512 4096 4.56599e-41 1560 46368 8.62413 183.103 261.368 453.145 453.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000512 4096 4.57048e-41 1560 46080 8.57318 170.791 260.367 439.782 439.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000512 4096 4.56333e-41 1560 46600 8.62368 323.177 261.883 593.733 593.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000512 4096 4.57664e-41 1560 46400 8.58112 221.788 261.173 491.594 491.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000512 4096 4.58056e-41 1560 46200 8.5711 196.035 260.591 465.249 465.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000512 4096 4.58939e-41 1560 46000 8.56563 175.599 260.307 444.521 444.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.000512 4096 4.56991e-41 1584 46688 8.64666 270.813 262.201 541.711 541.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.000512 4096 4.59065e-41 1584 46656 8.64691 173.891 261.925 444.514 444.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.000512 4096 4.58449e-41 1584 46560 8.62787 144.332 261.538 414.548 414.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.000512 4096 4.56669e-41 1584 46680 8.6528 259.758 261.932 530.392 530.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.000512 4096 4.58953e-41 1584 46640 8.65075 172.47 261.935 443.106 443.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.000512 4096 4.56123e-41 1584 46560 8.61827 141.711 261.698 412.077 412.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000512 4096 4.5807e-41 1584 46656 8.63357 361.223 262.076 631.986 632.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.000512 4096 4.58337e-41 1584 46560 8.68717 230.942 261.838 501.519 501.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.000512 4096 4.56823e-41 1584 46512 8.62902 185.674 261.605 455.961 456.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.000512 4096 4.56697e-41 1584 46464 8.63571 157.712 261.642 428.041 428.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000512 4096 4.57118e-41 1584 46648 8.63338 335.55 261.817 606.056 606.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000512 4096 4.55954e-41 1584 46592 8.6321 213.143 261.856 483.683 483.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.000512 4096 4.55856e-41 1584 46536 8.63741 176.25 261.861 446.8 446.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.000512 4096 4.58813e-41 1584 46368 8.60774 158.581 261.436 428.674 428.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000512 4096 4.58351e-41 1584 46656 8.65226 312.937 262.135 583.773 583.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000512 4096 4.56543e-41 1584 46592 8.64666 201.143 261.944 471.784 471.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000512 4096 4.56207e-41 1584 46464 8.62413 164.78 261.848 435.304 435.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.000512 4096 4.57958e-41 1584 46336 8.6136 146.307 261.506 416.477 416.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000512 4096 4.58084e-41 1584 46656 8.63245 322.568 261.985 593.234 593.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000512 4096 4.58673e-41 1584 46512 8.63258 225.255 261.836 495.775 495.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000512 4096 4.55534e-41 1584 46440 8.62618 189.293 261.603 459.574 459.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000512 4096 4.57118e-41 1584 46368 8.62618 189.98 261.541 460.198 460.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000512 4096 4.56641e-41 1584 46640 8.6568 318.673 262.186 589.567 589.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000512 4096 4.58967e-41 1584 46560 8.65075 227.004 262.193 497.898 497.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000512 4096 4.5751e-41 1584 46320 8.58973 187.716 261.081 457.438 457.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000512 4096 4.58056e-41 1584 46400 8.6569 175.77 262.192 446.67 446.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.000512 4096 4.56669e-41 1550 46752 8.65293 273.832 262.085 544.622 544.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.000512 4096 4.56655e-41 1550 46720 8.65885 176.852 262.265 447.826 447.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.000512 4096 4.58715e-41 1550 46656 8.63962 144.934 261.872 415.491 415.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.000512 4096 4.57398e-41 1550 46720 8.65299 256.217 261.878 526.799 526.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.000512 4096 4.56963e-41 1550 46640 8.63437 166.6 261.699 436.984 437.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.000512 4096 4.56403e-41 1550 46560 8.63437 138.762 261.484 408.928 408.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.000512 4096 4.58743e-41 1550 46560 8.6319 119.628 261.678 389.986 390.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000512 4096 4.58897e-41 1550 46704 8.64253 347.924 262.123 618.738 618.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.000512 4096 4.59009e-41 1550 46656 8.6449 218.359 262.121 489.175 489.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.000512 4096 4.56291e-41 1550 46512 8.61853 178.412 261.395 448.487 448.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.000512 4096 4.55912e-41 1550 46464 8.62208 152.094 261.36 422.129 422.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000512 4096 4.56221e-41 1550 46704 8.65274 317.825 261.913 588.44 588.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000512 4096 4.56459e-41 1550 46592 8.62979 204.648 261.862 475.187 475.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.000512 4096 4.58715e-41 1550 46536 8.62822 168.444 261.542 438.664 438.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.000512 4096 4.58785e-41 1550 46368 8.59414 151.22 261.228 421.092 421.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000512 4096 4.57384e-41 1550 46720 8.6609 308.035 262.237 578.983 579.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000512 4096 4.58351e-41 1550 46592 8.63472 202.352 261.95 472.987 473.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000512 4096 4.58084e-41 1550 46464 8.62842 168.053 261.359 438.09 438.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.000512 4096 4.5559e-41 1550 46336 8.6016 146.714 261.205 416.57 416.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000512 4096 4.56137e-41 1550 46656 8.6409 328.319 261.746 598.754 598.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000512 4096 4.57033e-41 1550 46512 8.61866 233.856 261.327 503.854 503.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000512 4096 4.56711e-41 1550 46440 8.61389 192.316 261.641 462.622 462.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000512 4096 4.56543e-41 1550 46368 8.62618 182.528 261.394 452.599 452.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.000512 4096 4.56361e-41 1550 46080 8.57171 167.696 260.238 436.559 436.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000512 4096 4.55562e-41 1550 46640 8.63178 315.606 261.921 586.209 586.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000512 4096 4.57762e-41 1550 46560 8.62778 218.866 261.698 489.25 489.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000512 4096 4.58645e-41 1550 46320 8.58669 186.905 260.841 456.384 456.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000512 4096 4.58827e-41 1550 46400 8.63418 171.625 261.922 442.232 442.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000512 4096 4.58995e-41 1550 46000 8.57347 163.404 260.231 432.26 432.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.000512 4096 4.56907e-41 1560 46720 8.64774 254.246 261.943 524.887 524.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.000512 4096 4.5751e-41 1560 46656 8.6376 168.427 261.809 438.924 438.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.000512 4096 4.57454e-41 1560 46656 8.64749 138.634 262.14 409.471 409.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.000512 4096 4.57608e-41 1560 46592 8.63642 120.277 261.726 390.692 390.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.000512 4096 4.58617e-41 1560 46720 8.63459 351.768 262.203 622.661 622.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.000512 4096 4.56571e-41 1560 46640 8.63734 219.521 262.022 490.232 490.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.000512 4096 4.56347e-41 1560 46560 8.61469 179.323 261.599 449.589 449.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.000512 4096 4.56151e-41 1560 46560 8.63437 152.946 261.994 423.625 423.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000512 4096 4.58141e-41 1560 46704 8.64931 319.799 261.982 590.481 590.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.000512 4096 4.58883e-41 1560 46656 8.65485 203.727 262.193 474.626 474.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.000512 4096 4.56725e-41 1560 46512 8.61958 168.532 261.679 438.879 438.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.000512 4096 4.57384e-41 1560 46464 8.6209 150.906 261.642 421.221 421.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.000512 4096 4.58309e-41 1560 46320 8.58874 131.274 260.836 400.752 400.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000512 4096 4.56725e-41 1560 46704 8.64461 307.142 262.204 578.039 578.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000512 4096 4.58042e-41 1560 46592 8.61389 197.901 261.682 468.247 468.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000512 4096 4.56711e-41 1560 46536 8.61635 166.458 261.721 436.847 436.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.000512 4096 4.56487e-41 1560 46368 8.58595 145.564 261.332 415.533 415.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.000512 4096 4.56319e-41 1560 46480 8.64499 128.767 262.177 399.641 399.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000512 4096 4.56571e-41 1560 46656 8.63555 280.489 261.997 551.172 551.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000512 4096 4.56613e-41 1560 46592 8.63613 189.192 261.788 459.669 459.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000512 4096 4.55646e-41 1560 46464 8.62061 156.547 261.644 426.861 426.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000512 4096 4.55926e-41 1560 46336 8.5968 141.631 261.257 411.538 411.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.000512 4096 4.5716e-41 1560 46400 8.63184 130.655 261.993 401.331 401.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.000512 4096 4.55758e-41 1600 46656 8.63456 257.889 261.921 528.498 528.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.000512 4096 4.58701e-41 1600 46592 8.64 167.159 261.934 437.786 437.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.000512 4096 4.58491e-41 1600 46560 8.63667 138.564 262.095 409.347 409.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.000512 4096 4.56753e-41 1600 46464 8.61363 119.781 261.367 389.811 389.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.000512 4096 4.55632e-41 1600 46640 8.64256 347.038 261.842 617.573 617.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.000512 4096 4.58014e-41 1600 46560 8.6303 212.57 261.588 482.84 482.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.000512 4096 4.58281e-41 1600 46560 8.6392 175.798 261.784 446.272 446.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.000512 4096 4.57664e-41 1600 46400 8.59971 151.475 261.448 421.573 421.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.000512 4096 4.573e-41 1600 46400 8.62822 138.336 261.418 408.432 408.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000512 4096 4.58337e-41 1600 46656 8.65891 317.964 262.186 588.864 588.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.000512 4096 4.58617e-41 1600 46560 8.63299 200.476 261.706 470.865 470.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.000512 4096 4.58967e-41 1600 46512 8.64246 166.674 261.908 437.276 437.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.000512 4096 4.55688e-41 1600 46464 8.63437 146.541 261.925 417.152 417.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.000512 4096 4.58855e-41 1600 46320 8.60077 128.958 261.198 398.806 398.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000512 4096 4.55604e-41 1600 46648 8.6528 302.001 261.975 572.678 572.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000512 4096 4.58729e-41 1600 46592 8.65485 192.899 262.193 463.799 463.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000512 4096 4.55983e-41 1600 46536 8.64806 162.774 262.322 433.794 433.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.000512 4096 4.57216e-41 1600 46368 8.61754 143.417 261.587 413.672 413.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.000512 4096 4.58197e-41 1600 46200 8.58973 126.317 260.985 395.943 395.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000512 4096 4.56515e-41 1600 46592 8.63437 285.97 261.964 556.619 556.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000512 4096 4.56753e-41 1600 46464 8.6168 187.926 261.372 457.965 458.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000512 4096 4.56179e-41 1600 46464 8.63846 155.951 261.713 426.351 426.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000512 4096 4.56851e-41 1600 46336 8.6215 139.548 261.367 409.584 409.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000512 4096 4.55842e-41 1600 46080 8.57907 127.684 260.527 396.841 396.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.000512 4096 4.56263e-41 1600 46080 8.58726 119.98 260.938 389.553 389.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1450 0.000512 4096 4.58309e-41 1664 46608 8.65091 267.264 261.992 537.957 538.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.000512 4096 4.57272e-41 1664 46592 8.65104 298.264 261.992 568.957 569.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.000512 4096 4.56081e-41 1664 46528 8.64086 193.299 261.86 463.852 463.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.000512 4096 4.57538e-41 1664 46464 8.62605 158.802 261.875 429.351 429.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.000512 4096 4.58757e-41 1664 46464 8.63366 142.038 261.865 412.586 412.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.000512 4096 4.58014e-41 1664 46400 8.6288 131.507 261.843 402.029 402.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.000512 4096 4.58757e-41 1664 46272 8.60336 121.496 261.325 391.475 391.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.000512 4096 4.57118e-41 1664 46368 8.64378 114.93 262.076 385.698 385.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.000512 4096 4.57706e-41 1664 46336 8.63469 109.093 262.013 379.792 379.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 0.000512 4096 4.57958e-41 1560 46368 8.59475 100.153 261.127 369.928 369.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 0.000512 4096 4.58449e-41 1600 46368 8.62208 100.597 261.374 370.644 370.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 0.000512 4096 4.57846e-41 1550 46480 8.65878 101.107 261.917 371.734 371.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 0.000512 4096 4.58967e-41 1584 46200 8.57712 101.426 260.634 370.687 370.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1450 0.000512 4096 4.5807e-41 1568 46592 8.64237 114.059 262.047 384.797 384.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 0.000512 4096 4.58323e-41 1568 46080 8.60486 171.317 261.193 441.165 441.22
