Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 145461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 165443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 185435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 225410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 245460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 285409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 305469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 345484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 365424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 425454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 425490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 865512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 905472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 925485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 965426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 1045488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 1065408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 1125372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 1125461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 1185372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 1185461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 1225461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 1245371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 1265372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 1285461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 1365372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 1365461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 1405461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 1445443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 1465435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 1505410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 1525460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 1565409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 1585469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 1625484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 1645424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 1705454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 1705490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 2145512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 2185472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 2205485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 2245426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 2325488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 2345408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 2405372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 2405461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 2465372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 2465461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 2505461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 2525371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 2545372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 2565461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 2645372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 2645461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 2685461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 2725443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 2745435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 2785410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 2805460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 2845409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 2865469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 2905484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 2925424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 2985454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 2985490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 3425512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 3465472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 3485485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 3525426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 3605488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 3625408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 3685372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 3685461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 3745372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 3745461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 3785461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 3805371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 3825372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 3845461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 3925372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 3925461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 3965461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 4005443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 4025435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 4065410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 4085460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 4125409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 4145469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 4185484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 4205424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 4265454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 4265490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 4705512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 4745472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 4765485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 4805426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 4885488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 4905408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 4965372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 4965461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 5025372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 5025461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 5065461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 5085371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 5105372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 5125461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 5205372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 5205461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 5245461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 5285443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 5305435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 5345410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 5365460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 5405409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 5425469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 5465484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 5485424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 5545454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 5545490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 5985512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 6025472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 6045485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 6085426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 6165488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 6185408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 6245372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 6245461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 6305372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 6305461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 6345461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 6365371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 6385372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 6405461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 6485372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 6485461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 6525461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 6565443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 6585435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 6625410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 6645460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 6685409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 6705469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 6745484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 6765424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 6825454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 6825490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 7265512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 7305472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 7325485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 7365426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 7445488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 7465408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 7525372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 7525461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 7585372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 7585461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 7625461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 7645371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 7665372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 7685461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 7765372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 7765461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 7805461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 7845443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 7865435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 7905410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 7925460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 7965409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 7985469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 8025484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 8045424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 8105454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 8105490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 8545512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 8585472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 8605485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 8645426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 8725488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 8745408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 8805372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 8805461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 8865372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 8865461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 8905461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 8925371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 8945372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 8965461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 9045372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 9045461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 9085461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 9125443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 9145435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 9185410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 9205460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 9245409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 9265469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 9305484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 9325424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 9385454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 9385490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 9825512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 9865472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 9885485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 9925426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 10005488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 10025408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 10085372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 10085461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 10145372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 10145461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 10185461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 10205371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 10225372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 10245461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 10325372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 10325461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 10365461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 10405443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 10425435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 10465410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 10485460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 10525409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 10545469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 10585484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 10605424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 10665454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 10665490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 11105512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 11145472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 11165485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 11205426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 11285488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 11305408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 11365372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 11365461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 11425372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 11425461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 11465461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 11485371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 11505372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 11525461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 11605372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 11605461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 11645461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 11685443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 11705435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 11745410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 11765460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 11805409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 11825469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 11865484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 11885424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 11945454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 11945490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 12385512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 12425472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 12445485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 12485426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 12565488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 12585408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 12645372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 12645461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 12705372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 12705461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 12745461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 12765371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 12785372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 12805461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 12885372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 12885461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 12925461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 12965443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 12985435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 13025410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 13045460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 13085409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 13105469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 13145484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 13165424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 13225454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 13225490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 13665512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 13705472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 13725485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 13765426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 13845488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 13865408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 13925372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 13925461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 13985372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 13985461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 14025461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 14045371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 14065372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 14085461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 14165372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 14165461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 14205461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 14245443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 14265435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 14305410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 14325460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 14365409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 14385469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 14425484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 14445424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 14505454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 14505490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 14945512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 14985472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 15005485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 15045426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 15125488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 15145408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 15205372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 15205461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 15265372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 15265461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 15305461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 15325371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 15345372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 15365461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 15445372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 15445461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 15485461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 15525443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 15545435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 15585410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 15605460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 15645409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 15665469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 15705484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 15725424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 15785454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 15785490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 16225512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 16265472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 16285485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 16325426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 16405488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 16425408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 16485372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 16485461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 16545372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 16545461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 16585461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 16605371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 16625372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 16645461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 16725372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 16725461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 16765461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 16805443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 16825435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 16865410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 16885460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 16925409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 16945469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 16985484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 17005424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 17065454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 17065490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 17505512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 17545472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 17565485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 17605426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 17685488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 17705408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 17765372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 17765461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 17825372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 17825461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 17865461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 17885371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 17905372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 17925461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 18005372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 18005461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 18045461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 18085443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 18105435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 18145410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 18165460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 18205409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 18225469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 18265484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 18285424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 18345454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 18345490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 18785512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 18825472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 18845485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 18885426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 18965488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 18985408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 19045372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 19045461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 19105372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 19105461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 19145461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 19165371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 19185372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 19205461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 19285372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 19285461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 19325461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 19365443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 19385435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 19425410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 19445460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 19485409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 19505469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 19545484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 19565424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 19625454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 19625490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 20065512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 20105472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 20125485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 20165426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 20245488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 20265408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 20325372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 20325461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 20385372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 20385461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 20425461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 20445371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 20465372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 20485461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 20565372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 20565461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 20605461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 20645443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 20665435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 20705410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 20725460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 20765409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 20785469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 20825484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 20845424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 20905454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 20905490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 21345512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 21385472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 21405485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 21445426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 21525488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 21545408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 21605372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 21605461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 21665372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 21665461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 21705461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 21725371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 21745372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 21765461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 21845372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 21845461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 21885461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 21925443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 21945435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 21985410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 22005460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 22045409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 22065469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 22105484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 22125424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 22185454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 22185490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 22625512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[5][6]/TChk168_20840 at time 22665472 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[6][6]/TChk170_20842 at time 22685485 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[8][1]/TChk170_20842 at time 22725426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[12][10]/TChk170_20842 at time 22805488 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[13][1]/TChk170_20842 at time 22825408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 22885372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 22885461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 22945372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 22945461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 22985461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 23005371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk168_20840 at time 23025372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 23045461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_in_reg[3][9]/TChk170_20842 at time 23125372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk170_20842 at time 23125461 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/real_in_reg[3][10]/TChk168_20840 at time 23165461 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[0][11]/TChk170_20842 at time 23205443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[1][11]/TChk168_20840 at time 23225435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[3][11]/TChk170_20842 at time 23265410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[4][10]/TChk168_20840 at time 23285460 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[6][11]/TChk168_20840 at time 23325409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[7][3]/TChk170_20842 at time 23345469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[9][9]/TChk170_20842 at time 23385484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[10][10]/TChk170_20842 at time 23405424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/imag_reg1_reg[13][10]/TChk170_20842 at time 23465454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /stage1_tb/dft/real_reg1_reg[13][1]/TChk170_20842 at time 23465490 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /stage1_tb/dft/imag_reg3_reg[3][7]/TChk168_20840 at time 23905512 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
