ERROR!  Exponential power operator found in block that is specified to not allow Verilog-2001 syntax,
        File: gen6.v, Line: 8, Column: 11
ERROR!  Error in parsing design
