  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_lib.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=posit_fft_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_fft_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pFFT' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xazu3teg-sfvc784-1Q-q' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xazu3teg-sfvc784-1Q-q'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.282 seconds; current allocated memory: 161.656 MB.
INFO: [HLS 200-10] Analyzing design file 'posit_lib.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (posit_lib.cpp:675:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 33.853 seconds; current allocated memory: 168.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 487,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,190 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,215 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,844 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,006 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,401 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,401 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,518 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,478 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,491 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,101 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49,895 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49,486 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49,380 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49,383 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49,335 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'pAccumulateFC(int, POSIT const*, POSIT&, POSIT&, int)' into 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1298:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (posit_lib.cpp:48:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:330:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (posit_lib.cpp:48:22) in function 'LOD_ADD' completely with a factor of 31 (posit_lib.cpp:45:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308:2) in function 'fmdrmd::generic_fmod<double>' completely with a factor of 2098 (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:226:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:330:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.182.215.224.249.259)' into 'fp_struct<double>::to_double() const (.212.221.246.256)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.212.221.246.256)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.182.215.224.249.259)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'floor' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(double, double)' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'double2posit(double)' (posit_lib.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(double, double)' into 'posit2double(POSIT)' (posit_lib.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double fmdrmd::generic_fmod<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:226:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double fmdrmd::generic_fmod<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:226:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'safeZero(double)' (posit_lib.cpp:933:0)
INFO: [HLS 214-178] Inlining function 'posit2double(POSIT)' into 'pReduceAngle(POSIT, bool&)' (posit_lib.cpp:936:0)
INFO: [HLS 214-178] Inlining function 'fmod' into 'pReduceAngle(POSIT, bool&)' (posit_lib.cpp:936:0)
INFO: [HLS 214-178] Inlining function 'safeZero(double)' into 'pReduceAngle(POSIT, bool&)' (posit_lib.cpp:936:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positMul(POSIT, POSIT)' (posit_lib.cpp:672:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positDiv2p(POSIT, int)' (posit_lib.cpp:566:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positDiv(POSIT, POSIT)' (posit_lib.cpp:583:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positAdd(POSIT, POSIT)' (posit_lib.cpp:464:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positSub(POSIT, POSIT) (.488)' (posit_lib.cpp:789:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'posit_negate(POSIT)' (posit_lib.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'pReduceAngle(POSIT, bool&)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'positMul(POSIT, POSIT)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'positDiv2p(POSIT, int)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'positDiv(POSIT, POSIT)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.488)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'posit_negate(POSIT)' into 'positCos(POSIT)' (posit_lib.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'posit2double(POSIT)' into 'pNAngle(POSIT)' (posit_lib.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'fmod' into 'pNAngle(POSIT)' (posit_lib.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'safeZero(double)' into 'pNAngle(POSIT)' (posit_lib.cpp:1110:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'positSin(POSIT)' (posit_lib.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'pNAngle(POSIT)' into 'positSin(POSIT)' (posit_lib.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'positDiv(POSIT, POSIT)' into 'positSin(POSIT)' (posit_lib.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.488)' into 'positSin(POSIT)' (posit_lib.cpp:1131:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.452.458.464.470)' into 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1289:0)
INFO: [HLS 214-178] Inlining function 'pEuler(POSIT, POSIT*, POSIT*)' into 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1289:0)
INFO: [HLS 214-178] Inlining function 'positMul(POSIT, POSIT)' into 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1289:0)
INFO: [HLS 214-241] Aggregating bram variable 'imag' with compact=bit mode in 40-bits
INFO: [HLS 214-241] Aggregating bram variable 'real' with compact=bit mode in 40-bits
INFO: [HLS 214-241] Aggregating bram variable 'signal' with compact=bit mode in 40-bits
INFO: [HLS 214-364] Automatically inlining function 'positCos(POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1170:20)
INFO: [HLS 214-364] Automatically inlining function 'positSin(POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1171:20)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1245:19)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1246:19)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1248:17)
INFO: [HLS 214-364] Automatically inlining function 'double2posit(double)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:959:12)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:793:9)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:996:18)
INFO: [HLS 214-364] Automatically inlining function 'double2posit(double)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1125:12)
INFO: [HLS 214-364] Automatically inlining function 'positMul(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1136:10)
INFO: [HLS 214-364] Automatically inlining function 'positMul(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1137:10)
INFO: [HLS 214-364] Automatically inlining function 'positMul(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1139:14)
INFO: [HLS 214-364] Automatically inlining function 'positAdd(POSIT, POSIT)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:1155:20)
INFO: [HLS 214-364] Automatically inlining function 'LOD_ADD(ap_uint<31>)' to improve effectiveness of pipeline pragma in function 'pFFT(POSIT const*, POSIT*, POSIT*, int)' (posit_lib.cpp:507:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 45.545 seconds; current allocated memory: 179.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 179.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.506 seconds; current allocated memory: 218.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:350: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 237.504 MB.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:1111:12) to (posit_lib.cpp:299:9) in function 'pFFT'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:938:12) to (posit_lib.cpp:299:9) in function 'pFFT'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:288:10) to (posit_lib.cpp:1241:24) in function 'pFFT'... converting 273 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:304:12) to (posit_lib.cpp:355:8) in function 'pFFT'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:288:10) to (posit_lib.cpp:1003:5) in function 'pFFT'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:304:12) to (posit_lib.cpp:355:8) in function 'pFFT'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:13:19) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:42:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:225:20) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:336:3) in function 'fmdrmd::generic_fmod<double>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:304:12) to (posit_lib.cpp:355:8) in function 'double2posit'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:45:21) to (posit_lib.cpp:54:5) in function 'LOD_ADD'... converting 59 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'double2posit' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:311) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'pFFT' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:311->posit_lib.cpp:959->posit_lib.cpp:968->posit_lib.cpp:1170->posit_lib.cpp:1243->posit_lib.cpp:1298) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pFFT' (posit_lib.cpp:7:5)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:182)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.092 seconds; current allocated memory: 288.660 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_1295_1'(posit_lib.cpp:1295:21) and 'VITIS_LOOP_1241_1'(posit_lib.cpp:1241:24) in function 'pFFT' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1295_1' (posit_lib.cpp:1295:21) in function 'pFFT' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 18.043 seconds; current allocated memory: 389.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pFFT' ...
WARNING: [SYN 201-103] Legalizing function name 'log_generic<double>' to 'log_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmod<double>' to 'generic_fmod_double_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'log_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.223 seconds; current allocated memory: 410.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 411.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 411.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 411.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'double2posit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 411.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 411.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmod<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 342, function 'generic_fmod<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 1 seconds. Elapsed time: 166.775 seconds; current allocated memory: 4.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 18.685 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOD_ADD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'LOD_ADD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'LOD_ADD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.04 seconds; current allocated memory: 4.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pFFT_Pipeline_VITIS_LOOP_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 436, loop 'VITIS_LOOP_1241_1'
WARNING: [HLS 200-871] Estimated clock period (48.736 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'pFFT_Pipeline_VITIS_LOOP_1241_1' consists of the following:
	'load' operation 94 bit ('angle_load', posit_lib.cpp:1243->posit_lib.cpp:1298) on local variable 'angle', posit_lib.cpp:1237->posit_lib.cpp:1298 [85]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln482_12', posit_lib.cpp:482->posit_lib.cpp:1248->posit_lib.cpp:1298) [1469]  (0.887 ns)
	'and' operation 1 bit ('and_ln483_8', posit_lib.cpp:483->posit_lib.cpp:1248->posit_lib.cpp:1298) [1472]  (0.331 ns)
	'and' operation 1 bit ('and_ln483_9', posit_lib.cpp:483->posit_lib.cpp:1248->posit_lib.cpp:1298) [1475]  (0.000 ns)
	'or' operation 1 bit ('or_ln483_8', posit_lib.cpp:483->posit_lib.cpp:1248->posit_lib.cpp:1298) [1476]  (0.000 ns)
	'or' operation 1 bit ('or_ln483_9', posit_lib.cpp:483->posit_lib.cpp:1248->posit_lib.cpp:1298) [1477]  (0.331 ns)
	'select' operation 7 bit ('empty_93', posit_lib.cpp:483->posit_lib.cpp:1248->posit_lib.cpp:1298) [1480]  (0.420 ns)
	'sub' operation 7 bit ('diff', posit_lib.cpp:498->posit_lib.cpp:1248->posit_lib.cpp:1298) [1484]  (0.897 ns)
	'sub' operation 7 bit ('sub_ln499_5', posit_lib.cpp:499->posit_lib.cpp:1248->posit_lib.cpp:1298) [1487]  (0.897 ns)
	'shl' operation 32 bit ('shl_ln499_5', posit_lib.cpp:499->posit_lib.cpp:1248->posit_lib.cpp:1298) [1489]  (1.400 ns)
	'select' operation 31 bit ('mS', posit_lib.cpp:499->posit_lib.cpp:1248->posit_lib.cpp:1298) [1494]  (0.495 ns)
	'sub' operation 31 bit ('mantissa', posit_lib.cpp:501->posit_lib.cpp:1248->posit_lib.cpp:1298) [1496]  (1.191 ns)
	'select' operation 31 bit ('mantissa', posit_lib.cpp:500->posit_lib.cpp:1248->posit_lib.cpp:1298) [1498]  (0.495 ns)
	'xor' operation 1 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1500]  (0.331 ns)
	'select' operation 2 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1504]  (0.264 ns)
	'add' operation 2 bit ('add_ln50_58', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1507]  (0.625 ns)
	'select' operation 2 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1508]  (0.000 ns)
	'select' operation 2 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1509]  (0.264 ns)
	'add' operation 3 bit ('add_ln50_59', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1513]  (0.625 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1514]  (0.000 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1515]  (0.275 ns)
	'add' operation 3 bit ('add_ln50_60', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1518]  (0.746 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1519]  (0.000 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1520]  (0.275 ns)
	'add' operation 3 bit ('add_ln50_61', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1523]  (0.746 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1524]  (0.000 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1525]  (0.275 ns)
	'add' operation 3 bit ('add_ln50_62', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1528]  (0.746 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1529]  (0.000 ns)
	'select' operation 3 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1530]  (0.275 ns)
	'add' operation 4 bit ('add_ln50_63', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1534]  (0.746 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1535]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1536]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_64', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1539]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1540]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1541]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_65', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1544]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1545]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1546]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_66', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1549]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1550]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1551]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_67', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1554]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1555]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1556]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_68', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1559]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1560]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1561]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_69', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1564]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1565]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1566]  (0.450 ns)
	'add' operation 4 bit ('add_ln50_70', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1569]  (0.868 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1570]  (0.000 ns)
	'select' operation 4 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1571]  (0.450 ns)
	'add' operation 5 bit ('add_ln50_71', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1575]  (0.868 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1576]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1577]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_72', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1580]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1581]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1582]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_73', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1585]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1586]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1587]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_74', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1590]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1591]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1592]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_75', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1595]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1596]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1597]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_76', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1600]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1601]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1602]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_77', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1605]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1606]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1607]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_78', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1610]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1611]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1612]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_79', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1615]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1616]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1617]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_80', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1620]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1621]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1622]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_81', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1625]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1626]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1627]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_82', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1630]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1631]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1632]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_83', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1635]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1636]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1637]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_84', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1640]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1641]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1642]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_85', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1645]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1646]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1647]  (0.480 ns)
	'add' operation 5 bit ('add_ln50_86', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1650]  (0.878 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:50->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1651]  (0.000 ns)
	'select' operation 5 bit ('count', posit_lib.cpp:49->posit_lib.cpp:507->posit_lib.cpp:1248->posit_lib.cpp:1298) [1652]  (0.480 ns)
	'add' operation 6 bit ('SA', posit_lib.cpp:509->posit_lib.cpp:1248->posit_lib.cpp:1298) [1654]  (0.878 ns)
	'shl' operation 32 bit ('shl_ln508_6', posit_lib.cpp:508->posit_lib.cpp:1248->posit_lib.cpp:1298) [1658]  (1.427 ns)
	'select' operation 30 bit ('mantissa', posit_lib.cpp:535->posit_lib.cpp:1248->posit_lib.cpp:1298) [1664]  (0.000 ns)
	'select' operation 30 bit ('select_ln552_13', posit_lib.cpp:552->posit_lib.cpp:1248->posit_lib.cpp:1298) [1669]  (0.465 ns)
	'sparsemux' operation 30 bit ('mantissa', posit_lib.cpp:560->posit_lib.cpp:1248->posit_lib.cpp:1298) [1683]  (0.547 ns)
	'store' operation 0 bit ('angle_write_ln1237', posit_lib.cpp:1237->posit_lib.cpp:1298) of variable 'tmp_90', posit_lib.cpp:560->posit_lib.cpp:1248->posit_lib.cpp:1298 on local variable 'angle', posit_lib.cpp:1237->posit_lib.cpp:1298 [1696]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.43 seconds; current allocated memory: 4.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 4.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_ROM_AUTO_1R' to 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_ROM_AUTO_1R' to 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_154ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_66ns_76_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_28ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_57ns_4ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_58ns_6ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_59ns_6ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_6ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_68ns_6ns_73_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_69ns_6ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_78_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partselect_52ns_154ns_32ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.892 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_67ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.292 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'double2posit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'double2posit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_fmod_double_s' is 65520 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ctlz_52_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_54_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmod_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.226 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOD_ADD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOD_ADD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 17 seconds. Elapsed time: 53.13 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pFFT_Pipeline_VITIS_LOOP_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pFFT_Pipeline_VITIS_LOOP_1241_1' pipeline 'VITIS_LOOP_1241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pFFT_Pipeline_VITIS_LOOP_1241_1' is 24860 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_59ns_61ns_119_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_4_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_6_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pFFT_Pipeline_VITIS_LOOP_1241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.14 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/signal_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/real_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/sampleCount' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pFFT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pFFT'.
INFO: [HLS 200-2168] Implementing memory 'pFFT_mask_table_ROM_AUTO_1R' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 8.759 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.109 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.647 seconds; current allocated memory: 4.378 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pFFT.
INFO: [VLOG 209-307] Generating Verilog RTL for pFFT.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 20.52 MHz
INFO: [HLS 200-112] Total CPU user time: 119 seconds. Total CPU system time: 23 seconds. Total elapsed time: 410.571 seconds; peak allocated memory: 4.378 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 6m 56s
