Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 65598607ee394d29b3065e492d425ffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:17]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
