
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1794M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1794M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1282 movable and 172 fixed cells in partition seq_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 10    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 167   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 1     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 84    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1794M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1763M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1763M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 334M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition seq_multiplier (started at Fri Dec 23 03:27:41 2022)

Congestion ratio stats: min = 0.05, max = 0.61, mean = 0.23 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1519' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition seq_multiplier with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'seq_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 03:27:41 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
info Found 1282 movable and 172 fixed cells in partition seq_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
RRT info: Set routing priority of '6' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 30% 50% 60% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:27:41 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 6          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 6
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (6) clock nets ...

info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:27:41 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 6    | 178  | 
|-------------------+------+------|
| To be routed :    | 6    | 178  | 
|-------------------+------+------|
|   - signal        | 6    | 178  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 6    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 3    | 
|-----------------------+------|
|   - clock + NDR       | 3    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
RRT info: Set routing priority of '6' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 03:27:42 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | seq_multiplier             | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '173' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'seq_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition seq_multiplier (started at Fri Dec 23 03:27:42 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1320 of 1320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 613704 xStep 57000 colHi 11
 yOrig 0 yHi 616004 yStep 42000 rowHi 15

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'i_0_1/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_4/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_0_8/Accumulator1[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[33]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[35]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[37]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[45]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[49]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[51]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[34]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_1' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[38]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_4' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[40]' status: 'gr_small'
info GR11: Skipping net 'n_0_161' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[44]' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[46]' status: 'gr_small'
info GR11: Skipping net 'n_0_165' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[50]' status: 'gr_small'
info GR11: Skipping net 'n_0_167' status: 'gr_small'
info GR11: Skipping net 'i_0_11/p_1[54]' status: 'gr_small'
info GR11: Skipping net 'n_0_170' status: 'gr_small'
info GR11: Skipping net 'n_0_171' status: 'gr_small'
info GR11: Skipping net 'n_0_172' status: 'gr_small'
info GR11: Skipping net 'n_0_173' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_174' status: 'gr_small'
info GR11: Skipping net 'n_0_176' status: 'gr_small'
info GR11: Skipping net 'n_0_177' status: 'gr_small'
info GR11: Skipping net 'n_0_178' status: 'gr_small'
info GR11: Skipping net 'n_0_160' status: 'gr_small'
info GR11: Skipping net 'n_0_162' status: 'gr_small'
info GR11: Skipping net 'n_0_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_179' status: 'gr_small'
info GR11: Skipping net 'n_0_180' status: 'gr_small'
info GR11: Skipping net 'n_0_181' status: 'gr_small'
Built 947 nets   (0 seconds elapsed)

Will perform 'repair' routing on 13 nets: 
         13 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 13 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 728M 132k Elapsed Time: 464377:27:42 CPU Time: 0:1:19
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 03:27:42 2022
  
---------------------------------------------------------------------
|                       Congestion Statistics                       |
|----------------+------------+-------------+-----------+-----------|
|                | X          | Y           | Via       | Total     | 
|----------------+------------+-------------+-----------+-----------|
| Edge Count     | 600        | 616         | 1155      | 2371      | 
|----------------+------------+-------------+-----------+-----------|
| Overflow Edges | 0          | 0           | 0         | 0         | 
|----------------+------------+-------------+-----------+-----------|
| Overflow as %  | 0          | 0           | 0         | 0         | 
|----------------+------------+-------------+-----------+-----------|
| Worst          | 0.608696   | 1           | 0.309091  | 1         | 
|----------------+------------+-------------+-----------+-----------|
| Average        | 0.16408    | 0.0721805   | 0.0617173 | 0.0806108 | 
|----------------+------------+-------------+-----------+-----------|
| Overflow Nodes | 0          | 0           | -1        | 0         | 
|----------------+------------+-------------+-----------+-----------|
| Wire Length    | 5.0088e+07 | 4.26021e+07 | 3687      | 9.269e+07 | 
---------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 03:27:42 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 9.27    | 0.28   | 4.12   | 4.69   | 0.12   | 0.04   | 0.02   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 3.06   | 44.44  | 50.57  | 1.34   | 0.41   | 0.18   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1671.00 | 42.00  | 915.00 | 686.00 | 21.00  | 5.00   | 2.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------


  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.69   | 2.27   | 1.36   | 0.04   | 0.01   | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.62  | 37.02  | 1.03   | 0.22   | 0.11   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition seq_multiplier (started at Fri Dec 23 03:27:42 2022)

Congestion ratio stats: min = 0.05, max = 0.61, mean = 0.23 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 572) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 230 pins
info TDRO: wns = -70 tns = -351
info TDRO: Set tdro_pin_criticality attribute on 5224 pins
Found 1 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.308604 min: 0.000000 avg: 0.143497
info metal2 layer density max: 0.036254 min: 0.000000 avg: 0.013080
info metal3 layer density max: 0.053000 min: 0.000000 avg: 0.013816
info metal4 layer density max: 0.029843 min: 0.000000 avg: 0.016046
info metal5 layer density max: 0.072157 min: 0.000000 avg: 0.021507
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.287813
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '3' clock network cells from IPO sizing
RRT info: Passing 15 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Fri Dec 23 03:27:43 2022)
Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.308604 min: 0.000000 avg: 0.143497
info metal2 layer density max: 0.036254 min: 0.000000 avg: 0.013080
info metal3 layer density max: 0.053000 min: 0.000000 avg: 0.013816
info metal4 layer density max: 0.029843 min: 0.000000 avg: 0.016046
info metal5 layer density max: 0.072157 min: 0.000000 avg: 0.021507
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.287813
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
RRT info: IPO changed 0 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:27:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | seq_multiplier | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 334M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 03m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 56.5                                | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 65                                  | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | -508.0                              | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | -33.0                               | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 9.3                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 3687                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 6 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 347M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.308604 min: 0.000000 avg: 0.143497
info metal2 layer density max: 0.036254 min: 0.000000 avg: 0.013080
info metal3 layer density max: 0.053000 min: 0.000000 avg: 0.013816
info metal4 layer density max: 0.029843 min: 0.000000 avg: 0.016046
info metal5 layer density max: 0.072157 min: 0.000000 avg: 0.021507
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.287813
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 347M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 18       | 
|------------+----------|
| Count, %   | 1.18     | 
|------------+----------|
| Length, um | 897      | 
|------------+----------|
| Length, %  | 9.67     | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'true'

Setting all clock networks in partition(s) 'seq_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 6     | 
|-------------------------------+-------|
| Total Sequential cells        | 167   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 5     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 5     | 
-----------------------------------------


Found 5 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 5 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 167 pre-existing "fixed" Sequential leaf cells of clock networks
 167 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition seq_multiplier.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition seq_multiplier (started at Fri Dec 23 03:27:44 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 934  | 
|-----------------------+------|
|   - no any wires      | 585  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 128 core library pins:
 Ideal   :   128 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 15 rows x 11 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1519 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 323X x 440Y
M2:   vertical grid 323X x 440Y
M3: horizontal grid 530X x 440Y
M4:   vertical grid 219X x 440Y
M5: horizontal grid 219X x 220Y
M6:   vertical grid 219X x 286Y
M7: horizontal grid 285X x 77Y
M8:   vertical grid 77X x 77Y
M9: horizontal grid 77X x 38Y
M10:   vertical grid 38X x 38Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1163
Fixed net vias 23695
Core cells 1454
Core cells with unique orientation 94: pin objects 1232, obstructions 466
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 934 nets with global routing
Detected 585 nets without any routing
Detected 1671 wires, 3687 vias
Detected 4523 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 2 critical nets
Calculating slew/delay values: 10% 20% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed     2557 of     6937 tested segments in    69 channels. Unresolved     3293 violations and       88 notes
1.001 Changed     1932 of     6341 tested segments in    94 channels. Unresolved     2507 violations and      141 notes
1.002 Changed     1631 of     5547 tested segments in   101 channels. Unresolved     2029 violations and      140 notes
1.003 Changed     1451 of     4905 tested segments in   107 channels. Unresolved     1740 violations and      142 notes
1.004 Changed     1143 of     4237 tested segments in   113 channels. Unresolved     1459 violations and      134 notes
1.005 Changed     1053 of     3665 tested segments in   103 channels. Unresolved     1315 violations and      127 notes
1.006 Changed     1024 of     3476 tested segments in   107 channels. Unresolved     1278 violations and      124 notes
1.007 Changed      916 of     3169 tested segments in   103 channels. Unresolved     1135 violations and      124 notes
1.008 Changed      814 of     2940 tested segments in   100 channels. Unresolved     1041 violations and      114 notes
1.009 Changed      790 of     2709 tested segments in    93 channels. Unresolved      971 violations and      113 notes
1.010 Changed      691 of     2538 tested segments in    97 channels. Unresolved      901 violations and      119 notes
1.011 Changed      651 of     2291 tested segments in    95 channels. Unresolved      843 violations and      130 notes
1.012 Changed      562 of     2191 tested segments in    94 channels. Unresolved      783 violations and      140 notes
1.013 Changed      511 of     2098 tested segments in   100 channels. Unresolved      701 violations and      145 notes
1.014 Changed      471 of     1872 tested segments in    96 channels. Unresolved      650 violations and      151 notes
1.015 Changed      459 of     1746 tested segments in    95 channels. Unresolved      638 violations and      167 notes
1.016 Changed      481 of     1826 tested segments in    96 channels. Unresolved      628 violations and      195 notes
1.017 Changed      427 of     1783 tested segments in    93 channels. Unresolved      545 violations and      212 notes
1.018 Changed      352 of     1569 tested segments in    94 channels. Unresolved      488 violations and      226 notes
1.019 Changed      273 of     1322 tested segments in    85 channels. Unresolved      426 violations and      232 notes
1.020 Changed      286 of     1211 tested segments in    89 channels. Unresolved      412 violations and      251 notes
1.021 Changed      244 of     1183 tested segments in    86 channels. Unresolved      383 violations and      266 notes
1.022 Changed      241 of     1106 tested segments in    83 channels. Unresolved      358 violations and      277 notes
1.023 Changed      230 of     1044 tested segments in    86 channels. Unresolved      368 violations and      277 notes
1.024 Changed      297 of     1073 tested segments in    87 channels. Unresolved      376 violations and      285 notes
1.025 Changed      300 of     1162 tested segments in    88 channels. Unresolved      376 violations and      299 notes
1.026 Changed      301 of     1208 tested segments in    91 channels. Unresolved      371 violations and      298 notes
1.027 Changed      209 of     1076 tested segments in    87 channels. Unresolved      316 violations and      311 notes
1.028 Changed      176 of      866 tested segments in    86 channels. Unresolved      316 violations and      314 notes
1.029 Changed      164 of      756 tested segments in    80 channels. Unresolved      297 violations and      318 notes
1.030 Changed      134 of      649 tested segments in    81 channels. Unresolved      285 violations and      318 notes
1.031 Changed       98 of      572 tested segments in    80 channels. Unresolved      287 violations and      316 notes
1.032 Changed       99 of      513 tested segments in    72 channels. Unresolved      301 violations and      319 notes
1.033 Changed       87 of      421 tested segments in    66 channels. Unresolved      297 violations and      318 notes
1.034 Changed       70 of      297 tested segments in    53 channels. Unresolved      283 violations and      318 notes
1.035 Changed       65 of      222 tested segments in    45 channels. Unresolved      273 violations and      328 notes
1.036 Changed       48 of      171 tested segments in    36 channels. Unresolved      255 violations and      335 notes
1.037 Changed       33 of      133 tested segments in    31 channels. Unresolved      258 violations and      333 notes
1.038 Changed       37 of      111 tested segments in    31 channels. Unresolved      255 violations and      337 notes
1.039 Changed       39 of      103 tested segments in    26 channels. Unresolved      251 violations and      336 notes
1.040 Changed       23 of      109 tested segments in    29 channels. Unresolved      250 violations and      337 notes
1.041 Changed       25 of       84 tested segments in    29 channels. Unresolved      243 violations and      341 notes
1.042 Changed       25 of       71 tested segments in    25 channels. Unresolved      240 violations and      345 notes
1.043 Changed       20 of       68 tested segments in    25 channels. Unresolved      238 violations and      342 notes
1.044 Changed       18 of       61 tested segments in    21 channels. Unresolved      240 violations and      344 notes
1.045 Changed       18 of       49 tested segments in    18 channels. Unresolved      237 violations and      342 notes
1.046 Changed       15 of       51 tested segments in    20 channels. Unresolved      234 violations and      344 notes
1.047 Changed       13 of       40 tested segments in    17 channels. Unresolved      232 violations and      347 notes
1.048 Changed       13 of       35 tested segments in    15 channels. Unresolved      230 violations and      346 notes
1.049 Changed        8 of       31 tested segments in    14 channels. Unresolved      230 violations and      346 notes
1.050 Changed        6 of       28 tested segments in    13 channels. Unresolved      230 violations and      346 notes
1.051 Changed        6 of       25 tested segments in    11 channels. Unresolved      230 violations and      346 notes
1.052 Changed        4 of       21 tested segments in    10 channels. Unresolved      230 violations and      346 notes
1.053 Changed        3 of       22 tested segments in    11 channels. Unresolved      230 violations and      346 notes
1.054 Changed        3 of       15 tested segments in    10 channels. Unresolved      230 violations and      346 notes
1.055 Changed        1 of       13 tested segments in     9 channels. Unresolved      230 violations and      346 notes
1.056 Changed        2 of       11 tested segments in     7 channels. Unresolved      230 violations and      346 notes
1.057 Changed        0 of       11 tested segments in     7 channels. Unresolved      230 violations and      346 notes
1.058 Changed        0 of        5 tested segments in     3 channels. Unresolved      230 violations and      346 notes
1.059 Changed        0 of        0 tested segments in     0 channels. Unresolved      230 violations and      346 notes
Result=end(begin): viols=230(3293), notes=346(88)
Cpu time: 00:01:14, Elapsed time: 00:00:44, Memory: 1.8G

Run(2) ...
2.000 Changed      261 of     8806 tested segments in   117 channels. Unresolved      241 violations and      320 notes
2.001 Changed      257 of     1337 tested segments in    99 channels. Unresolved      255 violations and      332 notes
2.002 Changed      314 of     1147 tested segments in   103 channels. Unresolved      245 violations and      330 notes
2.003 Changed      364 of     1067 tested segments in   102 channels. Unresolved      298 violations and      342 notes
2.004 Changed      311 of     1096 tested segments in   102 channels. Unresolved      292 violations and      381 notes
2.005 Changed      256 of      978 tested segments in    95 channels. Unresolved      251 violations and      409 notes
2.006 Changed      212 of      853 tested segments in    90 channels. Unresolved      232 violations and      423 notes
2.007 Changed      203 of      751 tested segments in    85 channels. Unresolved      214 violations and      438 notes
2.008 Changed      145 of      665 tested segments in    83 channels. Unresolved      174 violations and      462 notes
2.009 Changed      101 of      508 tested segments in    81 channels. Unresolved      142 violations and      473 notes
2.010 Changed       93 of      406 tested segments in    76 channels. Unresolved      135 violations and      473 notes
2.011 Changed       78 of      373 tested segments in    71 channels. Unresolved      109 violations and      479 notes
2.012 Changed       66 of      313 tested segments in    70 channels. Unresolved      111 violations and      476 notes
2.013 Changed       70 of      310 tested segments in    73 channels. Unresolved       97 violations and      480 notes
2.014 Changed       85 of      325 tested segments in    70 channels. Unresolved      109 violations and      482 notes
2.015 Changed       77 of      340 tested segments in    74 channels. Unresolved      106 violations and      490 notes
2.016 Changed       87 of      311 tested segments in    70 channels. Unresolved      103 violations and      495 notes
2.017 Changed       73 of      329 tested segments in    71 channels. Unresolved       92 violations and      492 notes
2.018 Changed       52 of      290 tested segments in    66 channels. Unresolved       81 violations and      500 notes
2.019 Changed       48 of      238 tested segments in    67 channels. Unresolved       73 violations and      502 notes
2.020 Changed       50 of      223 tested segments in    62 channels. Unresolved       66 violations and      505 notes
2.021 Changed       37 of      213 tested segments in    59 channels. Unresolved       59 violations and      502 notes
2.022 Changed       29 of      174 tested segments in    55 channels. Unresolved       55 violations and      503 notes
2.023 Changed       24 of      155 tested segments in    51 channels. Unresolved       52 violations and      501 notes
2.024 Changed       25 of      136 tested segments in    45 channels. Unresolved       46 violations and      506 notes
2.025 Changed       21 of      131 tested segments in    47 channels. Unresolved       44 violations and      504 notes
2.026 Changed       23 of      122 tested segments in    44 channels. Unresolved       44 violations and      505 notes
2.027 Changed       27 of      124 tested segments in    46 channels. Unresolved       44 violations and      506 notes
2.028 Changed       27 of      139 tested segments in    46 channels. Unresolved       44 violations and      507 notes
2.029 Changed       22 of      135 tested segments in    49 channels. Unresolved       40 violations and      508 notes
2.030 Changed       21 of      109 tested segments in    41 channels. Unresolved       38 violations and      509 notes
2.031 Changed       17 of      102 tested segments in    41 channels. Unresolved       38 violations and      509 notes
2.032 Changed       20 of       97 tested segments in    38 channels. Unresolved       39 violations and      509 notes
2.033 Changed       25 of      108 tested segments in    39 channels. Unresolved       45 violations and      512 notes
2.034 Changed       13 of      109 tested segments in    40 channels. Unresolved       39 violations and      519 notes
2.035 Changed       18 of       63 tested segments in    21 channels. Unresolved       52 violations and      522 notes
2.036 Changed       27 of       82 tested segments in    25 channels. Unresolved       57 violations and      525 notes
2.037 Changed       24 of       95 tested segments in    29 channels. Unresolved       55 violations and      524 notes
2.038 Changed       10 of       72 tested segments in    25 channels. Unresolved       40 violations and      530 notes
2.039 Changed        5 of       32 tested segments in    13 channels. Unresolved       39 violations and      532 notes
2.040 Changed        2 of       25 tested segments in    13 channels. Unresolved       38 violations and      532 notes
2.041 Changed        5 of       22 tested segments in    11 channels. Unresolved       38 violations and      532 notes
2.042 Changed        3 of       25 tested segments in    13 channels. Unresolved       38 violations and      532 notes
2.043 Changed        3 of       20 tested segments in    10 channels. Unresolved       38 violations and      532 notes
2.044 Changed        4 of       19 tested segments in     9 channels. Unresolved       38 violations and      532 notes
2.045 Changed        3 of       21 tested segments in    10 channels. Unresolved       38 violations and      532 notes
2.046 Changed        1 of       22 tested segments in    11 channels. Unresolved       38 violations and      532 notes
2.047 Changed        3 of       15 tested segments in     8 channels. Unresolved       38 violations and      532 notes
2.048 Changed        2 of       21 tested segments in    11 channels. Unresolved       38 violations and      533 notes
2.049 Changed        1 of       15 tested segments in     9 channels. Unresolved       38 violations and      532 notes
2.050 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.051 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.052 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.053 Changed        1 of       10 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.054 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.055 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.056 Changed        0 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.057 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.058 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.059 Changed        0 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.060 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.061 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.062 Changed        0 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.063 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.064 Changed        1 of        9 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.065 Changed        0 of        8 tested segments in     7 channels. Unresolved       38 violations and      532 notes
2.066 Changed        0 of        5 tested segments in     4 channels. Unresolved       38 violations and      532 notes
2.067 Changed        0 of        1 tested segments in     1 channels. Unresolved       38 violations and      532 notes
2.068 Changed        0 of        0 tested segments in     0 channels. Unresolved       38 violations and      532 notes
Result=end(begin): viols=38(241), notes=532(320)
Cpu time: 00:00:31, Elapsed time: 00:00:22, Memory: 1.8G

Write routing ...
M1: 4647 vias and 645 wires with length 0.389 (0.009 in non-prefer direction)
M2: 7255 vias and 6224 wires with length 5.014 (0.149 in non-prefer direction)
M3: 982 vias and 4470 wires with length 6.303 (0.065 in non-prefer direction)
M4: 606 vias and 506 wires with length 0.421 (0.024 in non-prefer direction)
M5: 28 vias and 358 wires with length 1.479 (0.019 in non-prefer direction)
M6: 0 vias and 14 wires with length 0.090 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 13518 vias and 12217 wires with length 13.697 (0.266 in non-prefer direction)

Total 38 violated segments:
Viol: Stat short - 18
Viol: Stat spacing - 10
Viol: Diffnet short - 10

Total 532 notes:
Note: Offgrid - 253
Note: Fork - 8
Note: Split - 110
Note: Fat merge - 2
Note: Parallel length - 14
Note: Segment orientation - 145

Info: Via overhang - 47
Info: Detour - 4
info UI33: performed track routing for 1 min 6 sec (CPU time: 1 min 45 sec; MEM: RSS - 376M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 353M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'seq_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 397M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'seq_multiplier' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0160 | 0.0000 | 0       | 0.0380 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1519 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.319324 min: 0.000000 avg: 0.148743
info metal2 layer density max: 0.176065 min: 0.000000 avg: 0.085790
info metal3 layer density max: 0.265882 min: 0.000000 avg: 0.098539
info metal4 layer density max: 0.073214 min: 0.000000 avg: 0.026914
info metal5 layer density max: 0.165843 min: 0.000000 avg: 0.056212
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.289941
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 6 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'seq_multiplier' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0160 | 0.0000 | 0       | 0.0380 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                         | 
|------------------------+-------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 03m                             | 00h 01m                             | 
|------------------------+-------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d 00.0h 00.0m  | 0.0013263888888888889d 00.0h 00.0m  | 
|------------------------+-------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 1245                                | 
|------------------------+-------------------------------------+-------------------------------------|
| logic_utilization  (%) | 56.5                                | 56.5                                | 
|------------------------+-------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| setup_viols            | 0                                   | 0                                   | 
|------------------------+-------------------------------------+-------------------------------------|
| hold_viols             | 0                                   | 0                                   | 
|------------------------+-------------------------------------+-------------------------------------|
| slew_viols             | 65                                  | 65                                  | 
|------------------------+-------------------------------------+-------------------------------------|
| worst_slew  (ps)       | -508.0                              | -508.0                              | 
|------------------------+-------------------------------------+-------------------------------------|
| total_slew  (ps)       | -33.0                               | -33.0                               | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_edges         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 9.3                                 | 15.2                                | 
|------------------------+-------------------------------------+-------------------------------------|
| via_count_total        | 3687                                | 14528                               | 
------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 13
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 49 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 13
4.96189 | 0
9.92378 | 0
14.8857 | 0
19.8476 | 0
24.8095 | 0
29.7713 |===== 1
34.7332 | 0
39.6951 | 0
44.657  |==================== 4
49.6189 |=============================================== 9
54.5808 |========================================================= 11
59.5427 |==================== 4
64.5046 |=============== 3
69.4665 |===== 1
74.4284 |========== 2
79.3902 | 0
84.3521 | 0
89.314  | 0
94.2759 |===== 1
99.2378 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:28:53 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:53 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:28:53 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:728k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:728k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1763M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0 | 
|------------------------+------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                            | 00h 00m      | 
|------------------------+------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.0009583333333333333d 00.0h00.0m  | 0.0013263888888888889d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245         | 
|------------------------+------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 56.5                               | 56.5                               | 56.5         | 
|------------------------+------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                  | 0            | 
|------------------------+------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                  | 0            | 
|------------------------+------------------------------------+------------------------------------+--------------|
| slew_viols             | 65                                 | 65                                 | 65           | 
|------------------------+------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | -508.0                             | -508.0                             | -508.0       | 
|------------------------+------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | -33.0                              | -33.0                              | -33.0        | 
|------------------------+------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                  |                                    |              | 
|------------------------+------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                    |              | 
|------------------------+------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 9.3                                | 15.2                               | 15.2         | 
|------------------------+------------------------------------+------------------------------------+--------------|
| via_count_total        | 3687                               | 14528                              | 14528        | 
-------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:28:54 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:28:54 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                       | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                            | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d00.0h 00.0m  | 0.0013263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245         | 1245                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 56.5                               | 56.5                               | 56.5         | 56.5                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                  | 0            | 0                                  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 0                                  | 0            | 0                                  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| slew_viols             | 65                                 | 65                                 | 65           | 65                                 | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                             | -508.0       | -508.0                             | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -33.0                              | -33.0                              | -33.0        | -33.0                              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |              |                                    | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |              |                                    | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 9.3                                | 15.2                               | 15.2         | 15.2                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| via_count_total        | 3687                               | 14528                              | 14528        | 14528                              | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1546131
info LP: The total power for corner_0_0 corner: 1546131
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 03:28:54 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1091311 |    412978 |  | 1504289 |   41843 |  | 1546131 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1091311 |    286956 |  | 1378266 |   41843 |  | 1420109 |   91.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    35417 |      7423 |  |   42840 |     303 |  |   43143 |    2.79 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1055894 |    279532 |  | 1335426 |   41540 |  | 1376967 |   89.06 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   209130 |    191226 |  |  400356 |   28502 |  |  428858 |   27.74 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   846695 |     88306 |  |  935000 |   13038 |  |  948039 |   61.32 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    126022 |  |  126022 |         |  |  126022 |    8.15 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     72235 |  |   72235 |         |  |   72235 |    4.67 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     68056 |  |   68056 |         |  |   68056 |    4.40 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     53788 |  |   53788 |         |  |   53788 |    3.48 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:28:55 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:55 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:28:55 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:55 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 232       | 9                   | 3.9                   | -0.1830 | -1.3490 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 232       | 9                   | 3.9                   | -0.1830 | -1.3490 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 167       | 9                   | 5.4                   | -0.1830 | -1.3490 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:-183 TNS:-1349 TNDD:-763.0 WHS:0 THS:0 THDD:-438.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT10: optimized 1 targets
SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:620k]
SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.504289 AREA:1969.46

info OPT10: optimized 17 targets
SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

info OPT9: total 17 nets optimized
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:644k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 405M, CVMEM - 1763M, PVMEM - 2637M)
WNS:-183 TNS:-1349 TNDD:-803.0 WHS:0 THS:0 THDD:-465.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:55 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:55 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 232       | 9                   | 3.9                   | -0.1830 | -1.3490 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 232       | 9                   | 3.9                   | -0.1830 | -1.3490 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 167       | 9                   | 5.4                   | -0.1830 | -1.3490 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 03:28:55 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1091310 |    412978 |  | 1504287 |   41805 |  | 1546093 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1091310 |    286956 |  | 1378265 |   41805 |  | 1420071 |   91.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    35417 |      7423 |  |   42840 |     303 |  |   43143 |    2.79 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1055893 |    279532 |  | 1335425 |   41503 |  | 1376928 |   89.06 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   209129 |    191226 |  |  400355 |   28465 |  |  428820 |   27.74 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   846695 |     88306 |  |  935000 |   13038 |  |  948039 |   61.32 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    126022 |  |  126022 |         |  |  126022 |    8.15 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     72235 |  |   72235 |         |  |   72235 |    4.67 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     68056 |  |   68056 |         |  |   68056 |    4.40 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     53788 |  |   53788 |         |  |   53788 |    3.48 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                            | 00h 00m      | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d00.0h 00.0m  | 0.0013263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245         | 1245                               | 1245                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 56.5                               | 56.5                               | 56.5         | 56.5                               | 56.47                              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| slew_viols             | 65                                 | 65                                 | 65           | 65                                 | 65                                 | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                             | -508.0       | -508.0                             | -508.0                             | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | -33.0                              | -33.0                              | -33.0        | -33.0                              | -33.0                              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |              |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |              |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 9.3                                | 15.2                               | 15.2         | 15.2                               | 15.2                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------|
| via_count_total        | 3687                               | 14528                              | 14528        | 14528                              | 14528                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:28:55 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:55 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:28:56 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-803.0 WHS:0 THS:0 THDD:-465.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-803.0 WHS:0 THS:0 THDD:-465.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0 | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                            | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m      | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.0009583333333333333d00.0h 00.0m  | 0.0013263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245         | 1245                               | 1245                               | 1245         | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 56.5                               | 56.5                               | 56.5         | 56.5                               | 56.47                              | 56.47        | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 0            | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 0            | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| slew_viols             | 65                                 | 65                                 | 65           | 65                                 | 65                                 | 65           | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | -508.0                             | -508.0                             | -508.0       | -508.0                             | -508.0                             | -508.0       | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | -33.0                              | -33.0                              | -33.0        | -33.0                              | -33.0                              | -33.0        | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                  |                                    |              |                                    |                                    |              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                    |              |                                    |                                    |              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 9.3                                | 15.2                               | 15.2         | 15.2                               | 15.2                               | 15.2         | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------|
| via_count_total        | 3687                               | 14528                              | 14528        | 14528                              | 14528                              | 14528        | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:28:56 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:28:56 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-803.0 WHS:0 THS:0 THDD:-465.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-803.0 WHS:0 THS:0 THDD:-465.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041805 DYNAMIC:1.504287 AREA:1968.4

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0 | tr_opt_hold_0                     | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                            | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m      | 00h 00m                           | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d00.0h 00.0m  | 0.0013263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245         | 1245                               | 1245                               | 1245         | 1245                              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| logic_utilization  (%) | 56.5                               | 56.5                               | 56.5         | 56.5                               | 56.47                              | 56.47        | 56.47                             | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 0            | 0                                 | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                  | 0            | 0                                  | 0                                  | 0            | 0                                 | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| slew_viols             | 65                                 | 65                                 | 65           | 65                                 | 65                                 | 65           | 65                                | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                             | -508.0       | -508.0                             | -508.0                             | -508.0       | -508.0                            | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| total_slew  (ps)       | -33.0                              | -33.0                              | -33.0        | -33.0                              | -33.0                              | -33.0        | -33.0                             | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| overflow_edges         | 0                                  |                                    |              |                                    |                                    |              |                                   | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                    |              |                                    |                                    |              |                                   | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 9.3                                | 15.2                               | 15.2         | 15.2                               | 15.2                               | 15.2         | 15.2                              | 
|------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| via_count_total        | 3687                               | 14528                              | 14528        | 14528                              | 14528                              | 14528        | 14528                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'seq_multiplier' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0160 | 0.0000 | 0       | 0.0380 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition seq_multiplier (started at Fri Dec 23 03:28:57 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1282 movable and 172 fixed cells in partition seq_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 138 cut rows, with average utilization 44.1879%, utilization with cell bloats 44.1879%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1282, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1282                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition seq_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '4' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:28:57 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1524       | 4         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 1    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 6          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
------------------------------------------------
|   LVS open distance distribution (micron)    |
|--------+-------------+-------+-------+-------|
|        | Total: 1.98 | 0.13  | 0.65  | 1.31  | 
|--------+-------------+-------+-------+-------|
| % open | 100         | 50.00 | 25.00 | 25.00 | 
|--------+-------------+-------+-------+-------|
| # open | 4           | 2     | 1     | 1     | 
------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310890 min: 0.000000 avg: 0.148676
info metal2 layer density max: 0.176065 min: 0.000000 avg: 0.085790
info metal3 layer density max: 0.265882 min: 0.000000 avg: 0.098539
info metal4 layer density max: 0.073214 min: 0.000000 avg: 0.026914
info metal5 layer density max: 0.165843 min: 0.000000 avg: 0.056212
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.289941
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 6 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:28:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'seq_multiplier' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0160 | 0.0000 | 0       | 0.0380 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 243 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 5224 pins
Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310890 min: 0.000000 avg: 0.148676
info metal2 layer density max: 0.176065 min: 0.000000 avg: 0.085790
info metal3 layer density max: 0.265882 min: 0.000000 avg: 0.098539
info metal4 layer density max: 0.073214 min: 0.000000 avg: 0.026914
info metal5 layer density max: 0.165843 min: 0.000000 avg: 0.056212
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.289941
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 376M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 26       | 
|------------+----------|
| Count, %   | 1.71     | 
|------------+----------|
| Length, um | 2479     | 
|------------+----------|
| Length, %  | 18.09    | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 2         | 
|------------+-----------|
| Count, %   | 0.13      | 
|------------+-----------|
| Length, um | 26        | 
|------------+-----------|
| Length, %  | 0.18      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 28    | 
|------------+-------|
| Count, %   | 1.84  | 
|------------+-------|
| Length, um | 2506  | 
|------------+-------|
| Length, %  | 18.29 | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'seq_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 6     | 
|-------------------------------+-------|
| Total Sequential cells        | 167   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 5     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 5     | 
-----------------------------------------


Found 5 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 5 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 167 pre-existing "fixed" Sequential leaf cells of clock networks
 167 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition seq_multiplier.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition seq_multiplier (started at Fri Dec 23 03:28:58 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1519 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1519 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   33 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 123 core library pins:
 Ideal   :   123 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 15 rows x 11 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1519 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 323X x 440Y
M2:   vertical grid 323X x 440Y
M3: horizontal grid 530X x 440Y
M4:   vertical grid 219X x 440Y
M5: horizontal grid 219X x 220Y
M6:   vertical grid 219X x 286Y
M7: horizontal grid 285X x 77Y
M8:   vertical grid 77X x 77Y
M9: horizontal grid 77X x 38Y
M10:   vertical grid 38X x 38Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1163
Fixed net vias 23695
Core cells 1454
Core cells with unique orientation 93: pin objects 1207, obstructions 466
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 585 nets with detail routing
Detected 934 nets with mixed global and detail routing
Detected 13888 wires, 17205 vias
Detected 4523 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 2 critical nets
Calculating slew/delay values: 10% 20% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        2 of    12667 tested segments in   129 channels. Unresolved       46 violations and      551 notes
1.001 Changed        4 of      633 tested segments in    92 channels. Unresolved       44 violations and      551 notes
1.002 Changed        1 of       83 tested segments in    34 channels. Unresolved       40 violations and      549 notes
1.003 Changed       14 of       76 tested segments in    33 channels. Unresolved       36 violations and      549 notes
1.004 Changed       13 of       73 tested segments in    31 channels. Unresolved       34 violations and      547 notes
1.005 Changed       16 of       74 tested segments in    33 channels. Unresolved       36 violations and      549 notes
1.006 Changed       17 of       80 tested segments in    31 channels. Unresolved       40 violations and      548 notes
1.007 Changed       18 of       87 tested segments in    29 channels. Unresolved       43 violations and      548 notes
1.008 Changed       18 of      103 tested segments in    32 channels. Unresolved       44 violations and      549 notes
1.009 Changed       20 of       97 tested segments in    31 channels. Unresolved       41 violations and      548 notes
1.010 Changed       24 of       95 tested segments in    35 channels. Unresolved       46 violations and      546 notes
1.011 Changed       25 of      101 tested segments in    34 channels. Unresolved       43 violations and      546 notes
1.012 Changed       26 of      103 tested segments in    36 channels. Unresolved       42 violations and      546 notes
1.013 Changed       25 of      107 tested segments in    37 channels. Unresolved       42 violations and      545 notes
1.014 Changed       23 of      114 tested segments in    39 channels. Unresolved       46 violations and      545 notes
1.015 Changed       24 of      119 tested segments in    38 channels. Unresolved       46 violations and      545 notes
1.016 Changed       21 of      104 tested segments in    37 channels. Unresolved       35 violations and      548 notes
1.017 Changed       16 of       91 tested segments in    37 channels. Unresolved       30 violations and      552 notes
1.018 Changed       20 of       79 tested segments in    36 channels. Unresolved       32 violations and      551 notes
1.019 Changed       12 of       87 tested segments in    37 channels. Unresolved       26 violations and      552 notes
1.020 Changed       16 of       67 tested segments in    34 channels. Unresolved       26 violations and      553 notes
1.021 Changed       14 of       72 tested segments in    33 channels. Unresolved       27 violations and      553 notes
1.022 Changed       17 of       68 tested segments in    32 channels. Unresolved       26 violations and      553 notes
1.023 Changed       11 of       71 tested segments in    32 channels. Unresolved       26 violations and      552 notes
1.024 Changed       14 of       63 tested segments in    31 channels. Unresolved       26 violations and      553 notes
1.025 Changed       10 of       68 tested segments in    31 channels. Unresolved       26 violations and      553 notes
1.026 Changed       14 of       66 tested segments in    32 channels. Unresolved       26 violations and      553 notes
1.027 Changed       11 of       66 tested segments in    31 channels. Unresolved       26 violations and      553 notes
1.028 Changed       14 of       64 tested segments in    32 channels. Unresolved       26 violations and      553 notes
1.029 Changed        8 of       66 tested segments in    31 channels. Unresolved       26 violations and      553 notes
1.030 Changed       15 of       63 tested segments in    31 channels. Unresolved       26 violations and      553 notes
1.031 Changed       10 of       65 tested segments in    32 channels. Unresolved       26 violations and      553 notes
1.032 Changed       10 of       63 tested segments in    32 channels. Unresolved       26 violations and      553 notes
1.033 Changed        8 of       60 tested segments in    31 channels. Unresolved       27 violations and      553 notes
1.034 Changed        4 of       51 tested segments in    24 channels. Unresolved       27 violations and      553 notes
1.035 Changed        5 of       19 tested segments in    10 channels. Unresolved       28 violations and      553 notes
1.036 Changed        4 of       18 tested segments in    10 channels. Unresolved       27 violations and      553 notes
1.037 Changed        9 of       20 tested segments in    10 channels. Unresolved       28 violations and      552 notes
1.038 Changed        2 of       18 tested segments in     9 channels. Unresolved       27 violations and      553 notes
1.039 Changed        4 of       12 tested segments in     7 channels. Unresolved       27 violations and      552 notes
1.040 Changed        1 of       13 tested segments in     8 channels. Unresolved       27 violations and      553 notes
1.041 Changed        2 of       10 tested segments in     7 channels. Unresolved       27 violations and      553 notes
1.042 Changed        2 of       10 tested segments in     6 channels. Unresolved       27 violations and      553 notes
1.043 Changed        1 of       10 tested segments in     6 channels. Unresolved       27 violations and      553 notes
1.044 Changed        0 of        9 tested segments in     6 channels. Unresolved       27 violations and      553 notes
1.045 Changed        0 of        0 tested segments in     0 channels. Unresolved       27 violations and      553 notes
Result=end(begin): viols=27(46), notes=553(551)
Cpu time: 00:00:06, Elapsed time: 00:00:04, Memory: 1.8G

Run(2) ...
2.000 Changed        8 of     1172 tested segments in    95 channels. Unresolved       27 violations and      553 notes
2.001 Changed       16 of      611 tested segments in    92 channels. Unresolved       27 violations and      552 notes
2.002 Changed       12 of      607 tested segments in    92 channels. Unresolved       26 violations and      553 notes
2.003 Changed       14 of       63 tested segments in    32 channels. Unresolved       27 violations and      552 notes
2.004 Changed       17 of       57 tested segments in    29 channels. Unresolved       25 violations and      551 notes
2.005 Changed       21 of       84 tested segments in    32 channels. Unresolved       28 violations and      551 notes
2.006 Changed       16 of       78 tested segments in    31 channels. Unresolved       27 violations and      551 notes
2.007 Changed       18 of       76 tested segments in    28 channels. Unresolved       30 violations and      551 notes
2.008 Changed       20 of       80 tested segments in    33 channels. Unresolved       30 violations and      550 notes
2.009 Changed       15 of       87 tested segments in    33 channels. Unresolved       37 violations and      553 notes
2.010 Changed       16 of       83 tested segments in    32 channels. Unresolved       33 violations and      554 notes
2.011 Changed       17 of       80 tested segments in    34 channels. Unresolved       31 violations and      556 notes
2.012 Changed       10 of       75 tested segments in    33 channels. Unresolved       28 violations and      556 notes
2.013 Changed       13 of       69 tested segments in    32 channels. Unresolved       28 violations and      553 notes
2.014 Changed        8 of       71 tested segments in    30 channels. Unresolved       28 violations and      553 notes
2.015 Changed       12 of       67 tested segments in    32 channels. Unresolved       31 violations and      553 notes
2.016 Changed       14 of       80 tested segments in    30 channels. Unresolved       32 violations and      553 notes
2.017 Changed       18 of       76 tested segments in    34 channels. Unresolved       23 violations and      553 notes
2.018 Changed       17 of       67 tested segments in    31 channels. Unresolved       23 violations and      556 notes
2.019 Changed       17 of       69 tested segments in    32 channels. Unresolved       24 violations and      555 notes
2.020 Changed       15 of       68 tested segments in    31 channels. Unresolved       22 violations and      556 notes
2.021 Changed       14 of       61 tested segments in    32 channels. Unresolved       23 violations and      556 notes
2.022 Changed       18 of       68 tested segments in    28 channels. Unresolved       24 violations and      556 notes
2.023 Changed       20 of       64 tested segments in    31 channels. Unresolved       23 violations and      556 notes
2.024 Changed       11 of       62 tested segments in    31 channels. Unresolved       24 violations and      556 notes
2.025 Changed       14 of       62 tested segments in    32 channels. Unresolved       25 violations and      556 notes
2.026 Changed       15 of       67 tested segments in    31 channels. Unresolved       26 violations and      556 notes
2.027 Changed       14 of       64 tested segments in    33 channels. Unresolved       26 violations and      556 notes
2.028 Changed       16 of       68 tested segments in    31 channels. Unresolved       26 violations and      557 notes
2.029 Changed       14 of       66 tested segments in    33 channels. Unresolved       24 violations and      557 notes
2.030 Changed       12 of       59 tested segments in    26 channels. Unresolved       23 violations and      557 notes
2.031 Changed       14 of       57 tested segments in    29 channels. Unresolved       23 violations and      557 notes
2.032 Changed        9 of       64 tested segments in    30 channels. Unresolved       23 violations and      557 notes
2.033 Changed       11 of       50 tested segments in    25 channels. Unresolved       23 violations and      557 notes
2.034 Changed        2 of       53 tested segments in    26 channels. Unresolved       24 violations and      557 notes
2.035 Changed        2 of        7 tested segments in     4 channels. Unresolved       24 violations and      557 notes
2.036 Changed        2 of        7 tested segments in     4 channels. Unresolved       24 violations and      557 notes
2.037 Changed        2 of        7 tested segments in     4 channels. Unresolved       24 violations and      557 notes
2.038 Changed        2 of        7 tested segments in     4 channels. Unresolved       24 violations and      557 notes
2.039 Changed        2 of        7 tested segments in     4 channels. Unresolved       24 violations and      557 notes
2.040 Changed        0 of        6 tested segments in     4 channels. Unresolved       23 violations and      557 notes
2.041 Changed        0 of        0 tested segments in     0 channels. Unresolved       23 violations and      557 notes
Result=end(begin): viols=23(27), notes=557(553)
Cpu time: 00:00:07, Elapsed time: 00:00:05, Memory: 1.8G

Run(3) ...
3.000 Changed       11 of     1185 tested segments in    95 channels. Unresolved       23 violations and      555 notes
3.001 Changed       11 of      605 tested segments in    91 channels. Unresolved       23 violations and      557 notes
3.002 Changed       18 of      606 tested segments in    91 channels. Unresolved       23 violations and      556 notes
3.003 Changed       12 of      607 tested segments in    92 channels. Unresolved       23 violations and      557 notes
3.004 Changed       14 of       54 tested segments in    29 channels. Unresolved       23 violations and      556 notes
3.005 Changed        9 of       55 tested segments in    29 channels. Unresolved       23 violations and      557 notes
3.006 Changed       14 of       51 tested segments in    28 channels. Unresolved       23 violations and      556 notes
3.007 Changed        9 of       53 tested segments in    26 channels. Unresolved       23 violations and      556 notes
3.008 Changed       13 of       50 tested segments in    27 channels. Unresolved       24 violations and      556 notes
3.009 Changed       14 of       62 tested segments in    27 channels. Unresolved       29 violations and      556 notes
3.010 Changed       19 of       80 tested segments in    31 channels. Unresolved       35 violations and      557 notes
3.011 Changed       16 of       85 tested segments in    33 channels. Unresolved       31 violations and      557 notes
3.012 Changed       19 of       85 tested segments in    32 channels. Unresolved       31 violations and      557 notes
3.013 Changed       16 of       89 tested segments in    33 channels. Unresolved       33 violations and      558 notes
3.014 Changed       30 of      110 tested segments in    36 channels. Unresolved       44 violations and      558 notes
3.015 Changed       34 of      137 tested segments in    44 channels. Unresolved       39 violations and      564 notes
3.016 Changed       23 of      112 tested segments in    36 channels. Unresolved       26 violations and      570 notes
3.017 Changed       19 of      101 tested segments in    40 channels. Unresolved       27 violations and      569 notes
3.018 Changed       13 of       83 tested segments in    32 channels. Unresolved       28 violations and      567 notes
3.019 Changed       16 of       82 tested segments in    29 channels. Unresolved       30 violations and      568 notes
3.020 Changed       18 of       73 tested segments in    28 channels. Unresolved       29 violations and      569 notes
3.021 Changed       22 of       92 tested segments in    32 channels. Unresolved       38 violations and      570 notes
3.022 Changed       20 of      109 tested segments in    36 channels. Unresolved       33 violations and      577 notes
3.023 Changed       17 of       97 tested segments in    31 channels. Unresolved       30 violations and      578 notes
3.024 Changed       12 of       88 tested segments in    33 channels. Unresolved       28 violations and      579 notes
3.025 Changed        9 of       74 tested segments in    28 channels. Unresolved       25 violations and      578 notes
3.026 Changed        7 of       55 tested segments in    23 channels. Unresolved       22 violations and      577 notes
3.027 Changed        6 of       51 tested segments in    22 channels. Unresolved       23 violations and      577 notes
3.028 Changed        5 of       52 tested segments in    24 channels. Unresolved       23 violations and      577 notes
3.029 Changed        3 of       46 tested segments in    19 channels. Unresolved       22 violations and      577 notes
3.030 Changed        3 of       41 tested segments in    18 channels. Unresolved       22 violations and      577 notes
3.031 Changed        4 of       38 tested segments in    19 channels. Unresolved       22 violations and      576 notes
3.032 Changed        6 of       40 tested segments in    18 channels. Unresolved       22 violations and      576 notes
3.033 Changed        2 of       43 tested segments in    21 channels. Unresolved       22 violations and      577 notes
3.034 Changed        3 of       29 tested segments in    16 channels. Unresolved       23 violations and      576 notes
3.035 Changed        3 of        8 tested segments in     8 channels. Unresolved       23 violations and      576 notes
3.036 Changed        3 of        5 tested segments in     5 channels. Unresolved       23 violations and      576 notes
3.037 Changed        2 of        5 tested segments in     5 channels. Unresolved       23 violations and      576 notes
3.038 Changed        0 of        5 tested segments in     5 channels. Unresolved       23 violations and      577 notes
3.039 Changed        1 of        4 tested segments in     4 channels. Unresolved       23 violations and      577 notes
3.040 Changed        0 of        2 tested segments in     1 channels. Unresolved       23 violations and      577 notes
3.041 Changed        0 of        0 tested segments in     0 channels. Unresolved       23 violations and      577 notes
Result=end(begin): viols=23(23), notes=577(555)
Drc convergence rate is 0%
Not enough improvement on this run. Stop.
Cpu time: 00:00:07, Elapsed time: 00:00:06, Memory: 1.8G

Write routing ...
M1: 4652 vias and 642 wires with length 0.391 (0.010 in non-prefer direction)
M2: 7281 vias and 6235 wires with length 5.007 (0.149 in non-prefer direction)
M3: 976 vias and 4491 wires with length 6.322 (0.068 in non-prefer direction)
M4: 602 vias and 509 wires with length 0.428 (0.024 in non-prefer direction)
M5: 28 vias and 357 wires with length 1.476 (0.018 in non-prefer direction)
M6: 0 vias and 14 wires with length 0.090 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 13539 vias and 12248 wires with length 13.714 (0.268 in non-prefer direction)

Total 23 violated segments:
Viol: Stat short - 15
Viol: Stat spacing - 2
Viol: Diffnet short - 6

Total 577 notes:
Note: Offgrid - 280
Note: Fork - 10
Note: Split - 121
Note: Parallel length - 11
Note: Segment orientation - 155

Info: Via overhang - 43
Info: Detour - 4
info UI33: performed track routing for 15 sec (CPU time: 21 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'seq_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 399M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1519 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310890 min: 0.000000 avg: 0.148711
info metal2 layer density max: 0.176065 min: 0.000000 avg: 0.085713
info metal3 layer density max: 0.265882 min: 0.000000 avg: 0.098788
info metal4 layer density max: 0.073214 min: 0.000000 avg: 0.027049
info metal5 layer density max: 0.165843 min: 0.000000 avg: 0.056136
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.289941
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 6 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0                    | tr_opt_tr_1                        | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                           | 00h 00m      | 00h 00m                           | 00h 00m                           | 00h 00m      | 00h 00m                          | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009583333333333333d00.0h 00.0m | 0.0013263888888888889d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 0.00032638888888888887d00.0h 00.0m | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                              | 1245         | 1245                              | 1245                              | 1245         | 1245                             | 1245                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| logic_utilization  (%) | 56.5                              | 56.5                              | 56.5         | 56.5                              | 56.47                             | 56.47        | 56.47                            | 56.47                              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                 | 0            | 0                                 | 0                                 | 0            | 0                                | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                 | 0            | 0                                 | 0                                 | 0            | 0                                | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| slew_viols             | 65                                | 65                                | 65           | 65                                | 65                                | 65           | 65                               | 65                                 | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                            | -508.0       | -508.0                            | -508.0                            | -508.0       | -508.0                           | -508.0                             | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| total_slew  (ps)       | -33.0                             | -33.0                             | -33.0        | -33.0                             | -33.0                             | -33.0        | -33.0                            | -33.0                              | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| overflow_edges         | 0                                 |                                   |              |                                   |                                   |              |                                  |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| overflow_nodes         | 0                                 |                                   |              |                                   |                                   |              |                                  |                                    | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 9.3                               | 15.2                              | 15.2         | 15.2                              | 15.2                              | 15.2         | 15.2                             | 15.3                               | 
|------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+------------------------------------|
| via_count_total        | 3687                              | 14528                             | 14528        | 14528                             | 14528                             | 14528        | 14528                            | 14549                              | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:17 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   33 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=1800
Total opens=1 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (1/1): opens (1->0), viols (15->15)
Result=end(begin): opens=0(1), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (8/8): viols (15->0)
Result=end(begin): opens=0(0), viols=0(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 9 rejected: 0
Finish Final Routing ...

Changed nets: 14 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 14
Number of changed nets: 14

2 nets (0 clocks) have got their timing invalidated
3 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 380M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 380M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '37' critical signal nets
RRT info: Spreading total '37' critical nets
RRT debug: Executing 'route_final -mode full_drc -spread_space 4 -plength_threshold 0'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'true'
info Only specified nets will be spread. Other nets can be touched.
info Running routing optimization in full DRC mode.
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:19 2022)
Start Final Routing in wire spreading mode on 2 cpus
Non default settings:
  Spread spacing: 4
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1519 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=213
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: spread wires' OS_I_1(2,2)_M4_SN_C10  ...
complete (58/58): viols (213->79)
Result=end(begin): opens=0(0), viols=79(213)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 58 rejected: 0
Finish Final Routing ...

Changed nets: 159 (10%)
Saving routing in 'eco' mode ...

Number of touched nets: 159
Number of changed nets: 155

38 nets (0 clocks) have got their timing invalidated
28 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 409M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'spread' completed successfully
RRT info: User event handler 'after spread' completed successfully
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1532 | 4702 | 
|-----------------------+------+------|
| To be routed :        | 1519 | 4523 | 
|-----------------------+------+------|
|   - signal            | 1519 | 4523 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 179  | 
|-----------------------+------+------|
|   - marked dont_route | 6    | 178  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 1    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1519 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310890 min: 0.000000 avg: 0.148785
info metal2 layer density max: 0.176065 min: 0.000000 avg: 0.085623
info metal3 layer density max: 0.265882 min: 0.000000 avg: 0.098312
info metal4 layer density max: 0.073214 min: 0.000000 avg: 0.026984
info metal5 layer density max: 0.162614 min: 0.000000 avg: 0.055093
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.289941
info metal7 layer density max: 0.032305 min: 0.000000 avg: 0.013654
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.010775
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 6 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 386M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'seq_multiplier' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:21 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   33 with    100 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 391M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:29:22 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1824M, PVMEM - 2637M, PRSS - 391M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:29:27 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 14206 | 4809  | 7459  | 1066  | 688   | 79    | 53    | 52    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 12363 | 4020  | 6461  | 1033  | 673   | 76    | 52    | 48    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 87.03 | 83.59 | 86.62 | 96.90 | 97.82 | 96.20 | 98.11 | 92.31 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 14.23  | 4.81  | 7.47  | 1.07  | 0.69  | 0.08  | 0.05  | 0.06  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.79 | 52.48 | 7.49  | 4.87  | 0.59  | 0.37  | 0.41  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 13.13  | 16.41 | 13.48 | 3.10  | 2.89  | 9.52  | 1.89  | 17.24 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 86.87  | 83.59 | 86.52 | 96.90 | 97.11 | 90.48 | 98.11 | 82.76 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 4 sec; MEM: RSS - 418M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 395M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 03:29:27 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 395M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 404M, CVMEM - 1763M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
----------------------------------------------------------------------
|     MCMM variability report for design 'seq_multiplier' (pico)     |
|-----------------------+-----+-----+---------+------+-----+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-----+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 2.0 | 0.0 | 0       | 39.0 | 0.0 | 0       | 
----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'seq_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 6     | 
|-------------------------------+-------|
| Total Sequential cells        | 167   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 5     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 5     | 
-----------------------------------------


Found 5 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 5 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 167 pre-existing "fixed" Sequential leaf cells of clock networks
 167 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 6 clock nets
Clearing dont_route property from 6 clock nets

All Clock networks set for partition seq_multiplier.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:29:29 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:29:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1968.4                 | 56.47           | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:29:29 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:-0.2 LEAKAGE:0.041805 DYNAMIC:1.525212 AREA:1968.4

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:-0.2 LEAKAGE:0.041805 DYNAMIC:1.525212 AREA:1968.4
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:-0.2 LEAKAGE:0.041805 DYNAMIC:1.525212 AREA:1968.4

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:728k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:728k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1763M, PVMEM - 2637M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:-0.2 LEAKAGE:0.041805 DYNAMIC:1.525212 AREA:1968.4
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 CLOCK_AREA:4.256 AREA:1969.46

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:728m:252k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

info OPT6: cpu [0h:0m:0s] memory [1g:728m:252k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1794M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 CLOCK_AREA:4.256 AREA:1969.46
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 CLOCK_AREA:4.256 AREA:1969.46

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:29:30 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:29:30 2022)
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:29:30 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:29:30 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| seq_multiplier | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design seq_multiplier.
info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).

WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 AREA:1969.46

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 AREA:1969.46
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-355.0 WHS:0 THS:0 THDD:-149.0 SLEW:-33020 CAP:0.0 LEAKAGE:0.041843 DYNAMIC:1.525213 AREA:1969.46

info OPT24: optimize_max_util is set to 100% in partition seq_multiplier (0 density boxes are currently over utilized: max=99.2378%).


info DUM207: optimize: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition seq_multiplier old max-util 100 new max-util 100.
Report 'seq_multiplier': Design Report
Generated on Fri Dec 23 03:29:31 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1454  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 109   | 7.49       | 
| Inverters      | 359   | 24.69      | 
| Registers      | 168   | 11.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 384   | 26.4       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1454  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1969.46                | 56.5            | 
| Buffers, Inverters | 284.088                | 8.15            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3485.66                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1526  | 100        | 
| Orphaned        | 7     | 0.45       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 880   | 57.66      | 
| 2 Fanouts       | 356   | 23.32      | 
| 3-30 Fanouts    | 274   | 17.95      | 
| 30-127 Fanouts  | 9     | 0.58       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |====== 1
35  | 0
40  | 0
45  |============================== 5
50  |================================================ 8
55  |======================================================================== 12
60  |================== 3
65  |================== 3
70  |====== 1
75  |============ 2
80  | 0
85  | 0
90  | 0
95  |====== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition seq_multiplier (started at Fri Dec 23 03:29:31 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1449 movable and 5 fixed cells in partition seq_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 47 cut rows, with average utilization 56.3519%, utilization with cell bloats 56.3519%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 167 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1449, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1449                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition seq_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition seq_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'seq_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 6     | 
|-------------------------------+-------|
| Total Sequential cells        | 167   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 5     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 5     | 
-----------------------------------------


Found 5 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 5 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 167 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition seq_multiplier.

info CHK10: Checking placement...
info Found 1282 movable and 172 fixed cells in partition seq_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: seq_multiplier; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition seq_multiplier:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:29:31 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1530       | 4         | 4    | 0     | 1    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------------
|  LVS open distance distribution (nanometers)  |
|--------+--------------+-------+-------+-------|
|        | Total: 85.00 | 0.00  | 30.00 | 60.00 | 
|--------+--------------+-------+-------+-------|
| % open | 100          | 50.00 | 25.00 | 25.00 | 
|--------+--------------+-------+-------+-------|
| # open | 4            | 2     | 1     | 1     | 
-------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:29:31 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1530       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:29:31 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1530       | 4         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------------
|  LVS open distance distribution (nanometers)  |
|--------+--------------+-------+-------+-------|
|        | Total: 85.00 | 0.00  | 30.00 | 60.00 | 
|--------+--------------+-------+-------+-------|
| % open | 100          | 50.00 | 25.00 | 25.00 | 
|--------+--------------+-------+-------+-------|
| # open | 4            | 2     | 1     | 1     | 
-------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:31 2022)
Start Final Routing in simple DRC mode on 2 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Longest open in net 'drc_ipo_n97' of length=11400
Total opens=4 (nets=4)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 6     | 
--------------------------------


Check opens ...
Longest open in net 'drc_ipo_n97' of length=11400
Total opens=4 (nets=4)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=1
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (1/1): opens (4->0), viols (1->0)
Result=end(begin): opens=0(4), viols=0(1)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 6 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 6
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
3 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:29:31 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1530       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:31 2022)
Start Final Routing in simple DRC mode on 2 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:29:32 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1530       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
----------------------------------------------------------------------
|     MCMM variability report for design 'seq_multiplier' (pico)     |
|-----------------------+-----+-----+---------+------+-----+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-----+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 2.0 | 0.0 | 0       | 39.0 | 0.0 | 0       | 
----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1525 | 4701 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
| To be skipped :   | 7    | 1    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 1    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 613700 616000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.336812 min: 0.000000 avg: 0.155321
info metal2 layer density max: 0.212334 min: 0.000000 avg: 0.103785
info metal3 layer density max: 0.279678 min: 0.000000 avg: 0.107498
info metal4 layer density max: 0.083022 min: 0.000000 avg: 0.033748
info metal5 layer density max: 0.163471 min: 0.000000 avg: 0.056549
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.290312
info metal7 layer density max: 0.034820 min: 0.000000 avg: 0.016096
info metal8 layer density max: 0.038870 min: 0.000000 avg: 0.011143
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 6 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:32 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 405M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:29:34 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:29:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
----------------------------------------------------------------------
|     MCMM variability report for design 'seq_multiplier' (pico)     |
|-----------------------+-----+-----+---------+------+-----+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-----+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 2.0 | 0.0 | 0       | 39.0 | 0.0 | 0       | 
----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 30 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:29:36 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 14200 | 4809 | 7453 | 1066 | 688  | 79   | 53   | 52   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 33    | 10   | 23   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.23  | 0.21 | 0.31 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 14.22  | 4.81  | 7.46  | 1.07  | 0.69  | 0.08  | 0.05  | 0.06  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.81 | 52.46 | 7.49  | 4.87  | 0.59  | 0.37  | 0.41  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 12.94  | 16.30 | 13.20 | 3.10  | 2.89  | 9.52  | 1.89  | 17.24 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 87.06  | 83.70 | 86.80 | 96.90 | 97.11 | 90.48 | 98.11 | 82.76 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 410M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition seq_multiplier (started at Fri Dec 23 03:29:36 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   34 with    101 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1532 | 4702 | 
|-------------------+------+------|
| To be routed :    | 1526 | 4702 | 
|-------------------+------+------|
|   - signal        | 1525 | 4701 | 
|-------------------+------+------|
|   - tieoff        | 1    | 1    | 
|-------------------+------+------|
| To be skipped :   | 6    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 6    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1525 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:29:37 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1794M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '6' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1794M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 03:29:37 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 03:29:37 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1794                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 411                                                          | 
| CPU time (minutes)       | 4.03                                                         | 
| Elapsed time (minutes)   | 5.02                                                         | 
| Load Averages            | 1.35 0.80 0.58                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 22765                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_22765                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 03:29:37 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 03:29:37 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 03:29:37 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 03:29:37 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 03:29:37 EET 2022
NRF info: Writing Power Reports Fri Dec 23 03:29:38 EET 2022
NRF info: Reports completed Fri Dec 23 03:29:38 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 1 min 57 sec (CPU time: 2 min 45 sec; MEM: RSS - 411M, CVMEM - 1794M, PVMEM - 2637M)
