<stg><name>fir</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %coef) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([200 x i16]* %data_in) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([200 x i32]* %data_out) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_out_addr = getelementptr [200 x i32]* %data_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln10 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln10, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
:0  %v = load i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i7 [ %j, %2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
.preheader1:1  %zext_ln12 = zext i7 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2  %icmp_ln12 = icmp eq i7 %j_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln12, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %fir_0 = phi i16 [ %fir_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="fir_0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:1  %k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
.preheader:2  %zext_ln14 = zext i7 %k_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln14 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln14, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln15 = add i8 %zext_ln12, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln15 = zext i8 %add_ln15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_in_addr = getelementptr [200 x i16]* %data_in, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
:3  %data_in_load = load i16* %data_in_addr, align 2

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln15 = sub i7 -29, %k_0

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln15_1 = zext i7 %sub_ln15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %coef_addr = getelementptr [100 x i16]* %coef, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="coef_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="7">
<![CDATA[
:7  %coef_load = load i16* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="16">
<![CDATA[
:0  %zext_ln17 = zext i16 %fir_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln17_1 = zext i7 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_out_addr_1 = getelementptr [200 x i32]* %data_out, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="data_out_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store i32 %zext_ln17, i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
:3  %data_in_load = load i16* %data_in_addr, align 2

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="7">
<![CDATA[
:7  %coef_load = load i16* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %mul_ln15 = mul i16 %data_in_load, %coef_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %fir_1 = add i16 %mul_ln15, %fir_0

]]></Node>
<StgValue><ssdm name="fir_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
:0  %v = load i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="coef" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coef"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="data_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="data_out" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="coef" to="specbitsmap_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="data_in" to="specbitsmap_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="75" from="data_out" to="specbitsmap_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="76" from="data_out" to="data_out_addr" fromId="68" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="data_out_addr" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_77" to="data_out_addr" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specbitsmap_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="fir_str" to="spectopmodule_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="i_0" fromId="87" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln10" to="i_0" fromId="13" toId="14">
</dataflow>
<dataflow id="90" from="i" to="i_0" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln0" to="i_0" fromId="28" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="92" from="i_0" to="icmp_ln10" fromId="14" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln10" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="101" from="i_0" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="i" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="icmp_ln10" to="br_ln10" fromId="15" toId="18">
</dataflow>
<dataflow id="105" from="data_out_addr" to="v" fromId="10" toId="20">
</dataflow>
<dataflow id="106" from="j" to="j_0" fromId="25" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln12" to="j_0" fromId="48" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="108" from="StgValue_87" to="j_0" fromId="87" toId="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln12" to="j_0" fromId="19" toId="21">
</dataflow>
<dataflow id="110" from="j_0" to="zext_ln12" fromId="21" toId="22">
</dataflow>
<dataflow id="111" from="j_0" to="icmp_ln12" fromId="21" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_93" to="icmp_ln12" fromId="93" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="95" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_97" to="empty_2" fromId="97" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_97" to="empty_2" fromId="97" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_97" to="empty_2" fromId="97" toId="24">
</dataflow>
<dataflow id="117" from="j_0" to="j" fromId="21" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_102" to="j" fromId="102" toId="25">
</dataflow>
<dataflow id="119" from="icmp_ln12" to="br_ln12" fromId="23" toId="26">
</dataflow>
<dataflow id="120" from="fir_1" to="fir_0" fromId="52" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln14" to="fir_0" fromId="53" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="123" from="StgValue_122" to="fir_0" fromId="122" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln14" to="fir_0" fromId="27" toId="29">
</dataflow>
<dataflow id="125" from="k" to="k_0" fromId="34" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln14" to="k_0" fromId="53" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_87" to="k_0" fromId="87" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln14" to="k_0" fromId="27" toId="30">
</dataflow>
<dataflow id="129" from="k_0" to="zext_ln14" fromId="30" toId="31">
</dataflow>
<dataflow id="130" from="k_0" to="icmp_ln14" fromId="30" toId="32">
</dataflow>
<dataflow id="131" from="StgValue_93" to="icmp_ln14" fromId="93" toId="32">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="95" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_97" to="empty_3" fromId="97" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_97" to="empty_3" fromId="97" toId="33">
</dataflow>
<dataflow id="135" from="StgValue_97" to="empty_3" fromId="97" toId="33">
</dataflow>
<dataflow id="136" from="k_0" to="k" fromId="30" toId="34">
</dataflow>
<dataflow id="137" from="StgValue_102" to="k" fromId="102" toId="34">
</dataflow>
<dataflow id="138" from="icmp_ln14" to="br_ln14" fromId="32" toId="35">
</dataflow>
<dataflow id="139" from="zext_ln12" to="add_ln15" fromId="22" toId="36">
</dataflow>
<dataflow id="140" from="zext_ln14" to="add_ln15" fromId="31" toId="36">
</dataflow>
<dataflow id="141" from="add_ln15" to="zext_ln15" fromId="36" toId="37">
</dataflow>
<dataflow id="142" from="data_in" to="data_in_addr" fromId="67" toId="38">
</dataflow>
<dataflow id="143" from="StgValue_77" to="data_in_addr" fromId="77" toId="38">
</dataflow>
<dataflow id="144" from="zext_ln15" to="data_in_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="145" from="data_in_addr" to="data_in_load" fromId="38" toId="39">
</dataflow>
<dataflow id="147" from="StgValue_146" to="sub_ln15" fromId="146" toId="40">
</dataflow>
<dataflow id="148" from="k_0" to="sub_ln15" fromId="30" toId="40">
</dataflow>
<dataflow id="149" from="sub_ln15" to="zext_ln15_1" fromId="40" toId="41">
</dataflow>
<dataflow id="150" from="coef" to="coef_addr" fromId="66" toId="42">
</dataflow>
<dataflow id="151" from="StgValue_77" to="coef_addr" fromId="77" toId="42">
</dataflow>
<dataflow id="152" from="zext_ln15_1" to="coef_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="153" from="coef_addr" to="coef_load" fromId="42" toId="43">
</dataflow>
<dataflow id="154" from="fir_0" to="zext_ln17" fromId="29" toId="44">
</dataflow>
<dataflow id="155" from="j_0" to="zext_ln17_1" fromId="21" toId="45">
</dataflow>
<dataflow id="156" from="data_out" to="data_out_addr_1" fromId="68" toId="46">
</dataflow>
<dataflow id="157" from="StgValue_77" to="data_out_addr_1" fromId="77" toId="46">
</dataflow>
<dataflow id="158" from="zext_ln17_1" to="data_out_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="159" from="zext_ln17" to="store_ln17" fromId="44" toId="47">
</dataflow>
<dataflow id="160" from="data_out_addr_1" to="store_ln17" fromId="46" toId="47">
</dataflow>
<dataflow id="161" from="data_in_addr" to="data_in_load" fromId="38" toId="49">
</dataflow>
<dataflow id="162" from="coef_addr" to="coef_load" fromId="42" toId="50">
</dataflow>
<dataflow id="163" from="data_in_load" to="mul_ln15" fromId="49" toId="51">
</dataflow>
<dataflow id="164" from="coef_load" to="mul_ln15" fromId="50" toId="51">
</dataflow>
<dataflow id="165" from="mul_ln15" to="fir_1" fromId="51" toId="52">
</dataflow>
<dataflow id="166" from="fir_0" to="fir_1" fromId="29" toId="52">
</dataflow>
<dataflow id="167" from="data_out_addr" to="v" fromId="10" toId="54">
</dataflow>
<dataflow id="168" from="v" to="ret_ln31" fromId="54" toId="55">
</dataflow>
<dataflow id="169" from="icmp_ln10" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln12" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="171" from="icmp_ln14" to="StgValue_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
