--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33120 paths analyzed, 4056 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.302ns.
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (SLICE_X52Y63.B3), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.296 - 0.307)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X56Y59.B2      net (fanout=3)        1.343   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X56Y59.B       Tilo                  0.254   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y59.B1      net (fanout=4)        0.745   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y59.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y71.D3      net (fanout=15)       2.514   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y71.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X52Y63.B3      net (fanout=3)        1.725   N135
    SLICE_X52Y63.CLK     Tas                   0.339   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (1.629ns logic, 6.327ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.296 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.CQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8
    SLICE_X59Y59.A4      net (fanout=3)        1.002   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
    SLICE_X59Y59.A       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y59.B5      net (fanout=2)        0.864   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y59.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y71.D3      net (fanout=15)       2.514   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y71.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X52Y63.B3      net (fanout=3)        1.725   N135
    SLICE_X52Y63.CLK     Tas                   0.339   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (1.546ns logic, 6.105ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_5 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.296 - 0.307)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_5 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.DQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_5
    SLICE_X59Y59.A6      net (fanout=5)        0.819   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
    SLICE_X59Y59.A       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y59.B5      net (fanout=2)        0.864   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y59.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y71.D3      net (fanout=15)       2.514   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y71.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X52Y63.B3      net (fanout=3)        1.725   N135
    SLICE_X52Y63.CLK     Tas                   0.339   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.468ns (1.546ns logic, 5.922ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_7 (SLICE_X11Y57.A5), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y56.A2       net (fanout=11)       1.352   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y56.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X6Y53.D5       net (fanout=3)        1.126   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X6Y53.D        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>71
    SLICE_X15Y56.A1      net (fanout=16)       1.956   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
    SLICE_X15Y56.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT19
    SLICE_X11Y57.B1      net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
    SLICE_X11Y57.B       Tilo                  0.259   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT114
    SLICE_X11Y57.A5      net (fanout=1)        0.230   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT113
    SLICE_X11Y57.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT115
                                                       eI2C_SLAVE/sOSHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      7.549ns (1.880ns logic, 5.669ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_1_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_1_1 to eI2C_SLAVE/sOSHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.AQ      Tcko                  0.476   eI2C_SLAVE/sADDR_REG_1_2
                                                       eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X9Y56.A1       net (fanout=4)        1.074   eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X9Y56.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X6Y53.D5       net (fanout=3)        1.126   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X6Y53.D        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>71
    SLICE_X15Y56.A1      net (fanout=16)       1.956   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
    SLICE_X15Y56.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT19
    SLICE_X11Y57.B1      net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
    SLICE_X11Y57.B       Tilo                  0.259   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT114
    SLICE_X11Y57.A5      net (fanout=1)        0.230   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT113
    SLICE_X11Y57.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT115
                                                       eI2C_SLAVE/sOSHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.880ns logic, 5.391ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_0_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_0_1 to eI2C_SLAVE/sOSHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.476   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X9Y56.A4       net (fanout=4)        0.786   eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X9Y56.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X6Y53.D5       net (fanout=3)        1.126   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X6Y53.D        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>71
    SLICE_X15Y56.A1      net (fanout=16)       1.956   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
    SLICE_X15Y56.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT19
    SLICE_X11Y57.B1      net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT18
    SLICE_X11Y57.B       Tilo                  0.259   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT114
    SLICE_X11Y57.A5      net (fanout=1)        0.230   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT113
    SLICE_X11Y57.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<7>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT115
                                                       eI2C_SLAVE/sOSHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (1.880ns logic, 5.103ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2 (SLICE_X45Y71.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.697 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.CQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_8
    SLICE_X59Y58.D2      net (fanout=3)        1.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
    SLICE_X59Y58.D       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC811
    SLICE_X59Y58.A3      net (fanout=2)        0.365   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
    SLICE_X59Y58.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC112
    SLICE_X59Y58.B2      net (fanout=1)        1.231   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111
    SLICE_X59Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y71.C3      net (fanout=17)       2.062   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y71.C       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y71.CE      net (fanout=2)        0.372   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y71.CLK     Tceck                 0.405   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (1.871ns logic, 5.265ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.697 - 0.741)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X56Y59.B2      net (fanout=3)        1.343   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X56Y59.B       Tilo                  0.254   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y59.B1      net (fanout=4)        0.745   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y59.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y71.D3      net (fanout=15)       2.514   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y71.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X45Y71.C6      net (fanout=3)        0.158   N135
    SLICE_X45Y71.C       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y71.CE      net (fanout=2)        0.372   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y71.CLK     Tceck                 0.405   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (1.954ns logic, 5.132ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.697 - 0.740)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.CQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    SLICE_X58Y60.B2      net (fanout=2)        0.973   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<6>
    SLICE_X58Y60.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC611
    SLICE_X59Y58.A5      net (fanout=2)        0.445   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
    SLICE_X59Y58.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC112
    SLICE_X59Y58.B2      net (fanout=1)        1.231   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111
    SLICE_X59Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y71.C3      net (fanout=17)       2.062   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y71.C       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y71.CE      net (fanout=2)        0.372   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y71.CLK     Tceck                 0.405   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (1.893ns logic, 5.083ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (SLICE_X24Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2
    SLICE_X24Y69.C5      net (fanout=19)       0.070   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
    SLICE_X24Y69.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3_dpot
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3 (SLICE_X24Y75.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2
    SLICE_X24Y75.C5      net (fanout=19)       0.081   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
    SLICE_X24Y75.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/Mmux_sWR_PTR[3]_GND_36_o_mux_53_OUT41
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sPERIOD_CNT_0 (SLICE_X16Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sPERIOD_CNT_2 (FF)
  Destination:          eI2C_SLAVE/sPERIOD_CNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sPERIOD_CNT_2 to eI2C_SLAVE/sPERIOD_CNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.200   eI2C_SLAVE/sPERIOD_CNT<2>
                                                       eI2C_SLAVE/sPERIOD_CNT_2
    SLICE_X16Y57.B5      net (fanout=3)        0.084   eI2C_SLAVE/sPERIOD_CNT<2>
    SLICE_X16Y57.CLK     Tah         (-Th)    -0.121   eI2C_SLAVE/sPERIOD_CNT<2>
                                                       eI2C_SLAVE/Mcount_sPERIOD_CNT_xor<0>11
                                                       eI2C_SLAVE/sPERIOD_CNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG_8/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG<11>/SR
  Logical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG_8/SR
  Location pin: SLICE_X6Y50.SR
  Clock network: eI2C_SLAVE/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_SLAVE/reg_gen[8].eSLAVE_REG/sREG_0/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.302|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33120 paths, 0 nets, and 5808 connections

Design statistics:
   Minimum period:   8.302ns{1}   (Maximum frequency: 120.453MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 06 12:28:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



