INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
WARNING: [VRFC 10-756] identifier random is used before its declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
