// Seed: 219597020
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input supply0 id_10
);
  initial assume (1 - id_6);
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    output wand id_4
    , id_18,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output wire id_16
);
  id_19(
      1, 1
  ); module_0(
      id_4, id_10, id_6, id_5, id_1, id_3, id_7, id_14, id_9, id_8, id_14
  );
endmodule
