// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_address0,
        exp_x_ce0,
        exp_x_q0,
        sum,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_q0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_q0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_q0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_q0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_q0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_q0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_q0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_q0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_q0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_q0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_q0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_q0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_q0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_q0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_q0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_q0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_q0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_q0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_q0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_q0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_q0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_q0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_q0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_q0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_q0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_q0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_q0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_q0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_q0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_q0,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] exp_x_address0;
output   exp_x_ce0;
input  [31:0] exp_x_q0;
input  [31:0] sum;
output  [10:0] exp_x_1_address0;
output   exp_x_1_ce0;
input  [31:0] exp_x_1_q0;
output  [10:0] exp_x_2_address0;
output   exp_x_2_ce0;
input  [31:0] exp_x_2_q0;
output  [10:0] exp_x_3_address0;
output   exp_x_3_ce0;
input  [31:0] exp_x_3_q0;
output  [10:0] exp_x_4_address0;
output   exp_x_4_ce0;
input  [31:0] exp_x_4_q0;
output  [10:0] exp_x_5_address0;
output   exp_x_5_ce0;
input  [31:0] exp_x_5_q0;
output  [10:0] exp_x_6_address0;
output   exp_x_6_ce0;
input  [31:0] exp_x_6_q0;
output  [10:0] exp_x_7_address0;
output   exp_x_7_ce0;
input  [31:0] exp_x_7_q0;
output  [10:0] exp_x_8_address0;
output   exp_x_8_ce0;
input  [31:0] exp_x_8_q0;
output  [10:0] exp_x_9_address0;
output   exp_x_9_ce0;
input  [31:0] exp_x_9_q0;
output  [10:0] exp_x_10_address0;
output   exp_x_10_ce0;
input  [31:0] exp_x_10_q0;
output  [10:0] exp_x_11_address0;
output   exp_x_11_ce0;
input  [31:0] exp_x_11_q0;
output  [10:0] exp_x_12_address0;
output   exp_x_12_ce0;
input  [31:0] exp_x_12_q0;
output  [10:0] exp_x_13_address0;
output   exp_x_13_ce0;
input  [31:0] exp_x_13_q0;
output  [10:0] exp_x_14_address0;
output   exp_x_14_ce0;
input  [31:0] exp_x_14_q0;
output  [10:0] exp_x_15_address0;
output   exp_x_15_ce0;
input  [31:0] exp_x_15_q0;
output  [10:0] exp_x_16_address0;
output   exp_x_16_ce0;
input  [31:0] exp_x_16_q0;
output  [10:0] exp_x_17_address0;
output   exp_x_17_ce0;
input  [31:0] exp_x_17_q0;
output  [10:0] exp_x_18_address0;
output   exp_x_18_ce0;
input  [31:0] exp_x_18_q0;
output  [10:0] exp_x_19_address0;
output   exp_x_19_ce0;
input  [31:0] exp_x_19_q0;
output  [10:0] exp_x_20_address0;
output   exp_x_20_ce0;
input  [31:0] exp_x_20_q0;
output  [10:0] exp_x_21_address0;
output   exp_x_21_ce0;
input  [31:0] exp_x_21_q0;
output  [10:0] exp_x_22_address0;
output   exp_x_22_ce0;
input  [31:0] exp_x_22_q0;
output  [10:0] exp_x_23_address0;
output   exp_x_23_ce0;
input  [31:0] exp_x_23_q0;
output  [10:0] exp_x_24_address0;
output   exp_x_24_ce0;
input  [31:0] exp_x_24_q0;
output  [10:0] exp_x_25_address0;
output   exp_x_25_ce0;
input  [31:0] exp_x_25_q0;
output  [10:0] exp_x_26_address0;
output   exp_x_26_ce0;
input  [31:0] exp_x_26_q0;
output  [10:0] exp_x_27_address0;
output   exp_x_27_ce0;
input  [31:0] exp_x_27_q0;
output  [10:0] exp_x_28_address0;
output   exp_x_28_ce0;
input  [31:0] exp_x_28_q0;
output  [10:0] exp_x_29_address0;
output   exp_x_29_ce0;
input  [31:0] exp_x_29_q0;
output  [10:0] exp_x_30_address0;
output   exp_x_30_ce0;
input  [31:0] exp_x_30_q0;
output  [10:0] exp_x_31_address0;
output   exp_x_31_ce0;
input  [31:0] exp_x_31_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;

reg ap_idle;
reg exp_x_ce0;
reg exp_x_1_ce0;
reg exp_x_2_ce0;
reg exp_x_3_ce0;
reg exp_x_4_ce0;
reg exp_x_5_ce0;
reg exp_x_6_ce0;
reg exp_x_7_ce0;
reg exp_x_8_ce0;
reg exp_x_9_ce0;
reg exp_x_10_ce0;
reg exp_x_11_ce0;
reg exp_x_12_ce0;
reg exp_x_13_ce0;
reg exp_x_14_ce0;
reg exp_x_15_ce0;
reg exp_x_16_ce0;
reg exp_x_17_ce0;
reg exp_x_18_ce0;
reg exp_x_19_ce0;
reg exp_x_20_ce0;
reg exp_x_21_ce0;
reg exp_x_22_ce0;
reg exp_x_23_ce0;
reg exp_x_24_ce0;
reg exp_x_25_ce0;
reg exp_x_26_ce0;
reg exp_x_27_ce0;
reg exp_x_28_ce0;
reg exp_x_29_ce0;
reg exp_x_30_ce0;
reg exp_x_31_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln915_fu_1300_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [11:0] lshr_ln5_reg_1469;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter1_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter2_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter3_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter4_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter5_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter6_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter7_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter8_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter9_reg;
reg   [11:0] lshr_ln5_reg_1469_pp0_iter10_reg;
reg   [31:0] exp_x_load_reg_1630;
reg   [31:0] exp_x_1_load_reg_1635;
reg   [31:0] exp_x_2_load_reg_1640;
reg   [31:0] exp_x_3_load_reg_1645;
reg   [31:0] exp_x_4_load_reg_1650;
reg   [31:0] exp_x_5_load_reg_1655;
reg   [31:0] exp_x_6_load_reg_1660;
reg   [31:0] exp_x_7_load_reg_1665;
reg   [31:0] exp_x_8_load_reg_1670;
reg   [31:0] exp_x_9_load_reg_1675;
reg   [31:0] exp_x_10_load_reg_1680;
reg   [31:0] exp_x_11_load_reg_1685;
reg   [31:0] exp_x_12_load_reg_1690;
reg   [31:0] exp_x_13_load_reg_1695;
reg   [31:0] exp_x_14_load_reg_1700;
reg   [31:0] exp_x_15_load_reg_1705;
reg   [31:0] exp_x_16_load_reg_1710;
reg   [31:0] exp_x_17_load_reg_1715;
reg   [31:0] exp_x_18_load_reg_1720;
reg   [31:0] exp_x_19_load_reg_1725;
reg   [31:0] exp_x_20_load_reg_1730;
reg   [31:0] exp_x_21_load_reg_1735;
reg   [31:0] exp_x_22_load_reg_1740;
reg   [31:0] exp_x_23_load_reg_1745;
reg   [31:0] exp_x_24_load_reg_1750;
reg   [31:0] exp_x_25_load_reg_1755;
reg   [31:0] exp_x_26_load_reg_1760;
reg   [31:0] exp_x_27_load_reg_1765;
reg   [31:0] exp_x_28_load_reg_1770;
reg   [31:0] exp_x_29_load_reg_1775;
reg   [31:0] exp_x_30_load_reg_1780;
reg   [31:0] exp_x_31_load_reg_1785;
wire   [31:0] grp_fu_1164_p2;
reg   [31:0] y_reg_1790;
wire   [31:0] grp_fu_1168_p2;
reg   [31:0] y_1_reg_1795;
wire   [31:0] grp_fu_1172_p2;
reg   [31:0] y_2_reg_1800;
wire   [31:0] grp_fu_1176_p2;
reg   [31:0] y_3_reg_1805;
wire   [31:0] grp_fu_1180_p2;
reg   [31:0] y_4_reg_1810;
wire   [31:0] grp_fu_1184_p2;
reg   [31:0] y_5_reg_1815;
wire   [31:0] grp_fu_1188_p2;
reg   [31:0] y_6_reg_1820;
wire   [31:0] grp_fu_1192_p2;
reg   [31:0] y_7_reg_1825;
wire   [31:0] grp_fu_1196_p2;
reg   [31:0] y_8_reg_1830;
wire   [31:0] grp_fu_1200_p2;
reg   [31:0] y_9_reg_1835;
wire   [31:0] grp_fu_1204_p2;
reg   [31:0] y_10_reg_1840;
wire   [31:0] grp_fu_1208_p2;
reg   [31:0] y_11_reg_1845;
wire   [31:0] grp_fu_1212_p2;
reg   [31:0] y_12_reg_1850;
wire   [31:0] grp_fu_1216_p2;
reg   [31:0] y_13_reg_1855;
wire   [31:0] grp_fu_1220_p2;
reg   [31:0] y_14_reg_1860;
wire   [31:0] grp_fu_1224_p2;
reg   [31:0] y_15_reg_1865;
wire   [31:0] grp_fu_1228_p2;
reg   [31:0] y_16_reg_1870;
wire   [31:0] grp_fu_1232_p2;
reg   [31:0] y_17_reg_1875;
wire   [31:0] grp_fu_1236_p2;
reg   [31:0] y_18_reg_1880;
wire   [31:0] grp_fu_1240_p2;
reg   [31:0] y_19_reg_1885;
wire   [31:0] grp_fu_1244_p2;
reg   [31:0] y_20_reg_1890;
wire   [31:0] grp_fu_1248_p2;
reg   [31:0] y_21_reg_1895;
wire   [31:0] grp_fu_1252_p2;
reg   [31:0] y_22_reg_1900;
wire   [31:0] grp_fu_1256_p2;
reg   [31:0] y_23_reg_1905;
wire   [31:0] grp_fu_1260_p2;
reg   [31:0] y_24_reg_1910;
wire   [31:0] grp_fu_1264_p2;
reg   [31:0] y_25_reg_1915;
wire   [31:0] grp_fu_1268_p2;
reg   [31:0] y_26_reg_1920;
wire   [31:0] grp_fu_1272_p2;
reg   [31:0] y_27_reg_1925;
wire   [31:0] grp_fu_1276_p2;
reg   [31:0] y_28_reg_1930;
wire   [31:0] grp_fu_1280_p2;
reg   [31:0] y_29_reg_1935;
wire   [31:0] grp_fu_1284_p2;
reg   [31:0] y_30_reg_1940;
wire   [31:0] grp_fu_1288_p2;
reg   [31:0] y_31_reg_1945;
wire    tmp_round_float32_to_bf16_ieee_fu_972_ap_ready;
wire   [15:0] tmp_round_float32_to_bf16_ieee_fu_972_ap_return;
wire    tmp_s_round_float32_to_bf16_ieee_fu_978_ap_ready;
wire   [15:0] tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return;
wire    tmp_31_round_float32_to_bf16_ieee_fu_984_ap_ready;
wire   [15:0] tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return;
wire    tmp_32_round_float32_to_bf16_ieee_fu_990_ap_ready;
wire   [15:0] tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return;
wire    tmp_33_round_float32_to_bf16_ieee_fu_996_ap_ready;
wire   [15:0] tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return;
wire    tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_ready;
wire   [15:0] tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return;
wire    tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_ready;
wire   [15:0] tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return;
wire    tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_ready;
wire   [15:0] tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return;
wire    tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_ready;
wire   [15:0] tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return;
wire    tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_ready;
wire   [15:0] tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return;
wire    tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_ready;
wire   [15:0] tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return;
wire    tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_ready;
wire   [15:0] tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return;
wire    tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_ready;
wire   [15:0] tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return;
wire    tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_ready;
wire   [15:0] tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return;
wire    tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_ready;
wire   [15:0] tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return;
wire    tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_ready;
wire   [15:0] tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return;
wire    tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_ready;
wire   [15:0] tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return;
wire    tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_ready;
wire   [15:0] tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return;
wire    tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_ready;
wire   [15:0] tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return;
wire    tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_ready;
wire   [15:0] tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return;
wire    tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_ready;
wire   [15:0] tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return;
wire    tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_ready;
wire   [15:0] tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return;
wire    tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_ready;
wire   [15:0] tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return;
wire    tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_ready;
wire   [15:0] tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return;
wire    tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_ready;
wire   [15:0] tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return;
wire    tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_ready;
wire   [15:0] tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return;
wire    tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_ready;
wire   [15:0] tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return;
wire    tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_ready;
wire   [15:0] tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return;
wire    tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_ready;
wire   [15:0] tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return;
wire    tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_ready;
wire   [15:0] tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return;
wire    tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_ready;
wire   [15:0] tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return;
wire    tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_ready;
wire   [15:0] tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln922_fu_1316_p1;
wire   [63:0] zext_ln924_fu_1373_p1;
wire   [63:0] zext_ln924_1_fu_1397_p1;
reg   [15:0] idx_fu_146;
wire   [15:0] add_ln915_fu_1362_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
wire   [10:0] lshr_ln4_fu_1306_p4;
wire   [11:0] or_ln924_fu_1392_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_round_float32_to_bf16_ieee tmp_round_float32_to_bf16_ieee_fu_972(
    .ap_ready(tmp_round_float32_to_bf16_ieee_fu_972_ap_ready),
    .x_in(y_reg_1790),
    .ap_return(tmp_round_float32_to_bf16_ieee_fu_972_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_978(
    .ap_ready(tmp_s_round_float32_to_bf16_ieee_fu_978_ap_ready),
    .x_in(y_1_reg_1795),
    .ap_return(tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_31_round_float32_to_bf16_ieee_fu_984(
    .ap_ready(tmp_31_round_float32_to_bf16_ieee_fu_984_ap_ready),
    .x_in(y_2_reg_1800),
    .ap_return(tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_32_round_float32_to_bf16_ieee_fu_990(
    .ap_ready(tmp_32_round_float32_to_bf16_ieee_fu_990_ap_ready),
    .x_in(y_3_reg_1805),
    .ap_return(tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_33_round_float32_to_bf16_ieee_fu_996(
    .ap_ready(tmp_33_round_float32_to_bf16_ieee_fu_996_ap_ready),
    .x_in(y_4_reg_1810),
    .ap_return(tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_34_round_float32_to_bf16_ieee_fu_1002(
    .ap_ready(tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_ready),
    .x_in(y_5_reg_1815),
    .ap_return(tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_35_round_float32_to_bf16_ieee_fu_1008(
    .ap_ready(tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_ready),
    .x_in(y_6_reg_1820),
    .ap_return(tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_36_round_float32_to_bf16_ieee_fu_1014(
    .ap_ready(tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_ready),
    .x_in(y_7_reg_1825),
    .ap_return(tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_1020(
    .ap_ready(tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_ready),
    .x_in(y_8_reg_1830),
    .ap_return(tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_38_round_float32_to_bf16_ieee_fu_1026(
    .ap_ready(tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_ready),
    .x_in(y_9_reg_1835),
    .ap_return(tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_39_round_float32_to_bf16_ieee_fu_1032(
    .ap_ready(tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_ready),
    .x_in(y_10_reg_1840),
    .ap_return(tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_40_round_float32_to_bf16_ieee_fu_1038(
    .ap_ready(tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_ready),
    .x_in(y_11_reg_1845),
    .ap_return(tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_41_round_float32_to_bf16_ieee_fu_1044(
    .ap_ready(tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_ready),
    .x_in(y_12_reg_1850),
    .ap_return(tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_42_round_float32_to_bf16_ieee_fu_1050(
    .ap_ready(tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_ready),
    .x_in(y_13_reg_1855),
    .ap_return(tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_1056(
    .ap_ready(tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_ready),
    .x_in(y_14_reg_1860),
    .ap_return(tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_44_round_float32_to_bf16_ieee_fu_1062(
    .ap_ready(tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_ready),
    .x_in(y_15_reg_1865),
    .ap_return(tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_45_round_float32_to_bf16_ieee_fu_1068(
    .ap_ready(tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_ready),
    .x_in(y_16_reg_1870),
    .ap_return(tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_46_round_float32_to_bf16_ieee_fu_1074(
    .ap_ready(tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_ready),
    .x_in(y_17_reg_1875),
    .ap_return(tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_47_round_float32_to_bf16_ieee_fu_1080(
    .ap_ready(tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_ready),
    .x_in(y_18_reg_1880),
    .ap_return(tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_48_round_float32_to_bf16_ieee_fu_1086(
    .ap_ready(tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_ready),
    .x_in(y_19_reg_1885),
    .ap_return(tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_1092(
    .ap_ready(tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_ready),
    .x_in(y_20_reg_1890),
    .ap_return(tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_50_round_float32_to_bf16_ieee_fu_1098(
    .ap_ready(tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_ready),
    .x_in(y_21_reg_1895),
    .ap_return(tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_51_round_float32_to_bf16_ieee_fu_1104(
    .ap_ready(tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_ready),
    .x_in(y_22_reg_1900),
    .ap_return(tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_52_round_float32_to_bf16_ieee_fu_1110(
    .ap_ready(tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_ready),
    .x_in(y_23_reg_1905),
    .ap_return(tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_53_round_float32_to_bf16_ieee_fu_1116(
    .ap_ready(tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_ready),
    .x_in(y_24_reg_1910),
    .ap_return(tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_54_round_float32_to_bf16_ieee_fu_1122(
    .ap_ready(tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_ready),
    .x_in(y_25_reg_1915),
    .ap_return(tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_1128(
    .ap_ready(tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_ready),
    .x_in(y_26_reg_1920),
    .ap_return(tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_56_round_float32_to_bf16_ieee_fu_1134(
    .ap_ready(tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_ready),
    .x_in(y_27_reg_1925),
    .ap_return(tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_57_round_float32_to_bf16_ieee_fu_1140(
    .ap_ready(tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_ready),
    .x_in(y_28_reg_1930),
    .ap_return(tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_58_round_float32_to_bf16_ieee_fu_1146(
    .ap_ready(tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_ready),
    .x_in(y_29_reg_1935),
    .ap_return(tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_59_round_float32_to_bf16_ieee_fu_1152(
    .ap_ready(tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_ready),
    .x_in(y_30_reg_1940),
    .ap_return(tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_60_round_float32_to_bf16_ieee_fu_1158(
    .ap_ready(tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_ready),
    .x_in(y_31_reg_1945),
    .ap_return(tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_load_reg_1630),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1164_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_1_load_reg_1635),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1168_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_2_load_reg_1640),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1172_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_3_load_reg_1645),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1176_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_4_load_reg_1650),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1180_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_5_load_reg_1655),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1184_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_6_load_reg_1660),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1188_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_7_load_reg_1665),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1192_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_8_load_reg_1670),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1196_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_9_load_reg_1675),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1200_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_10_load_reg_1680),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1204_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_11_load_reg_1685),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1208_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_12_load_reg_1690),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1212_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_13_load_reg_1695),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1216_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_14_load_reg_1700),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1220_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_15_load_reg_1705),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1224_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_16_load_reg_1710),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1228_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_17_load_reg_1715),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1232_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_18_load_reg_1720),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1236_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_19_load_reg_1725),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1240_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_20_load_reg_1730),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1244_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_21_load_reg_1735),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1248_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_22_load_reg_1740),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1252_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_23_load_reg_1745),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1256_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_24_load_reg_1750),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1260_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_25_load_reg_1755),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1264_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_26_load_reg_1760),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1268_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_27_load_reg_1765),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1272_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_28_load_reg_1770),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1276_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_29_load_reg_1775),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1280_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_30_load_reg_1780),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1284_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_31_load_reg_1785),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1288_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln915_fu_1300_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_146 <= add_ln915_fu_1362_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_146 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln5_reg_1469_pp0_iter10_reg <= lshr_ln5_reg_1469_pp0_iter9_reg;
        lshr_ln5_reg_1469_pp0_iter2_reg <= lshr_ln5_reg_1469_pp0_iter1_reg;
        lshr_ln5_reg_1469_pp0_iter3_reg <= lshr_ln5_reg_1469_pp0_iter2_reg;
        lshr_ln5_reg_1469_pp0_iter4_reg <= lshr_ln5_reg_1469_pp0_iter3_reg;
        lshr_ln5_reg_1469_pp0_iter5_reg <= lshr_ln5_reg_1469_pp0_iter4_reg;
        lshr_ln5_reg_1469_pp0_iter6_reg <= lshr_ln5_reg_1469_pp0_iter5_reg;
        lshr_ln5_reg_1469_pp0_iter7_reg <= lshr_ln5_reg_1469_pp0_iter6_reg;
        lshr_ln5_reg_1469_pp0_iter8_reg <= lshr_ln5_reg_1469_pp0_iter7_reg;
        lshr_ln5_reg_1469_pp0_iter9_reg <= lshr_ln5_reg_1469_pp0_iter8_reg;
        y_10_reg_1840 <= grp_fu_1204_p2;
        y_11_reg_1845 <= grp_fu_1208_p2;
        y_12_reg_1850 <= grp_fu_1212_p2;
        y_13_reg_1855 <= grp_fu_1216_p2;
        y_14_reg_1860 <= grp_fu_1220_p2;
        y_15_reg_1865 <= grp_fu_1224_p2;
        y_16_reg_1870 <= grp_fu_1228_p2;
        y_17_reg_1875 <= grp_fu_1232_p2;
        y_18_reg_1880 <= grp_fu_1236_p2;
        y_19_reg_1885 <= grp_fu_1240_p2;
        y_1_reg_1795 <= grp_fu_1168_p2;
        y_20_reg_1890 <= grp_fu_1244_p2;
        y_21_reg_1895 <= grp_fu_1248_p2;
        y_22_reg_1900 <= grp_fu_1252_p2;
        y_23_reg_1905 <= grp_fu_1256_p2;
        y_24_reg_1910 <= grp_fu_1260_p2;
        y_25_reg_1915 <= grp_fu_1264_p2;
        y_26_reg_1920 <= grp_fu_1268_p2;
        y_27_reg_1925 <= grp_fu_1272_p2;
        y_28_reg_1930 <= grp_fu_1276_p2;
        y_29_reg_1935 <= grp_fu_1280_p2;
        y_2_reg_1800 <= grp_fu_1172_p2;
        y_30_reg_1940 <= grp_fu_1284_p2;
        y_31_reg_1945 <= grp_fu_1288_p2;
        y_3_reg_1805 <= grp_fu_1176_p2;
        y_4_reg_1810 <= grp_fu_1180_p2;
        y_5_reg_1815 <= grp_fu_1184_p2;
        y_6_reg_1820 <= grp_fu_1188_p2;
        y_7_reg_1825 <= grp_fu_1192_p2;
        y_8_reg_1830 <= grp_fu_1196_p2;
        y_9_reg_1835 <= grp_fu_1200_p2;
        y_reg_1790 <= grp_fu_1164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        exp_x_10_load_reg_1680 <= exp_x_10_q0;
        exp_x_11_load_reg_1685 <= exp_x_11_q0;
        exp_x_12_load_reg_1690 <= exp_x_12_q0;
        exp_x_13_load_reg_1695 <= exp_x_13_q0;
        exp_x_14_load_reg_1700 <= exp_x_14_q0;
        exp_x_15_load_reg_1705 <= exp_x_15_q0;
        exp_x_16_load_reg_1710 <= exp_x_16_q0;
        exp_x_17_load_reg_1715 <= exp_x_17_q0;
        exp_x_18_load_reg_1720 <= exp_x_18_q0;
        exp_x_19_load_reg_1725 <= exp_x_19_q0;
        exp_x_1_load_reg_1635 <= exp_x_1_q0;
        exp_x_20_load_reg_1730 <= exp_x_20_q0;
        exp_x_21_load_reg_1735 <= exp_x_21_q0;
        exp_x_22_load_reg_1740 <= exp_x_22_q0;
        exp_x_23_load_reg_1745 <= exp_x_23_q0;
        exp_x_24_load_reg_1750 <= exp_x_24_q0;
        exp_x_25_load_reg_1755 <= exp_x_25_q0;
        exp_x_26_load_reg_1760 <= exp_x_26_q0;
        exp_x_27_load_reg_1765 <= exp_x_27_q0;
        exp_x_28_load_reg_1770 <= exp_x_28_q0;
        exp_x_29_load_reg_1775 <= exp_x_29_q0;
        exp_x_2_load_reg_1640 <= exp_x_2_q0;
        exp_x_30_load_reg_1780 <= exp_x_30_q0;
        exp_x_31_load_reg_1785 <= exp_x_31_q0;
        exp_x_3_load_reg_1645 <= exp_x_3_q0;
        exp_x_4_load_reg_1650 <= exp_x_4_q0;
        exp_x_5_load_reg_1655 <= exp_x_5_q0;
        exp_x_6_load_reg_1660 <= exp_x_6_q0;
        exp_x_7_load_reg_1665 <= exp_x_7_q0;
        exp_x_8_load_reg_1670 <= exp_x_8_q0;
        exp_x_9_load_reg_1675 <= exp_x_9_q0;
        exp_x_load_reg_1630 <= exp_x_q0;
        lshr_ln5_reg_1469_pp0_iter1_reg <= lshr_ln5_reg_1469;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln915_fu_1300_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln5_reg_1469 <= {{ap_sig_allocacmp_i[15:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln915_fu_1300_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = tmp_53_round_float32_to_bf16_ieee_fu_1116_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = tmp_37_round_float32_to_bf16_ieee_fu_1020_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = tmp_52_round_float32_to_bf16_ieee_fu_1110_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = tmp_36_round_float32_to_bf16_ieee_fu_1014_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = tmp_51_round_float32_to_bf16_ieee_fu_1104_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = tmp_35_round_float32_to_bf16_ieee_fu_1008_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = tmp_50_round_float32_to_bf16_ieee_fu_1098_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = tmp_34_round_float32_to_bf16_ieee_fu_1002_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = tmp_49_round_float32_to_bf16_ieee_fu_1092_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = tmp_33_round_float32_to_bf16_ieee_fu_996_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = tmp_48_round_float32_to_bf16_ieee_fu_1086_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = tmp_32_round_float32_to_bf16_ieee_fu_990_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = tmp_47_round_float32_to_bf16_ieee_fu_1080_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = tmp_31_round_float32_to_bf16_ieee_fu_984_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = tmp_46_round_float32_to_bf16_ieee_fu_1074_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = tmp_s_round_float32_to_bf16_ieee_fu_978_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = tmp_45_round_float32_to_bf16_ieee_fu_1068_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = tmp_round_float32_to_bf16_ieee_fu_972_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln924_1_fu_1397_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln924_fu_1373_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = tmp_54_round_float32_to_bf16_ieee_fu_1122_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = tmp_38_round_float32_to_bf16_ieee_fu_1026_ap_return;

assign add_ln915_fu_1362_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_10_address0 = zext_ln922_fu_1316_p1;

assign exp_x_11_address0 = zext_ln922_fu_1316_p1;

assign exp_x_12_address0 = zext_ln922_fu_1316_p1;

assign exp_x_13_address0 = zext_ln922_fu_1316_p1;

assign exp_x_14_address0 = zext_ln922_fu_1316_p1;

assign exp_x_15_address0 = zext_ln922_fu_1316_p1;

assign exp_x_16_address0 = zext_ln922_fu_1316_p1;

assign exp_x_17_address0 = zext_ln922_fu_1316_p1;

assign exp_x_18_address0 = zext_ln922_fu_1316_p1;

assign exp_x_19_address0 = zext_ln922_fu_1316_p1;

assign exp_x_1_address0 = zext_ln922_fu_1316_p1;

assign exp_x_20_address0 = zext_ln922_fu_1316_p1;

assign exp_x_21_address0 = zext_ln922_fu_1316_p1;

assign exp_x_22_address0 = zext_ln922_fu_1316_p1;

assign exp_x_23_address0 = zext_ln922_fu_1316_p1;

assign exp_x_24_address0 = zext_ln922_fu_1316_p1;

assign exp_x_25_address0 = zext_ln922_fu_1316_p1;

assign exp_x_26_address0 = zext_ln922_fu_1316_p1;

assign exp_x_27_address0 = zext_ln922_fu_1316_p1;

assign exp_x_28_address0 = zext_ln922_fu_1316_p1;

assign exp_x_29_address0 = zext_ln922_fu_1316_p1;

assign exp_x_2_address0 = zext_ln922_fu_1316_p1;

assign exp_x_30_address0 = zext_ln922_fu_1316_p1;

assign exp_x_31_address0 = zext_ln922_fu_1316_p1;

assign exp_x_3_address0 = zext_ln922_fu_1316_p1;

assign exp_x_4_address0 = zext_ln922_fu_1316_p1;

assign exp_x_5_address0 = zext_ln922_fu_1316_p1;

assign exp_x_6_address0 = zext_ln922_fu_1316_p1;

assign exp_x_7_address0 = zext_ln922_fu_1316_p1;

assign exp_x_8_address0 = zext_ln922_fu_1316_p1;

assign exp_x_9_address0 = zext_ln922_fu_1316_p1;

assign exp_x_address0 = zext_ln922_fu_1316_p1;

assign icmp_ln915_fu_1300_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_1306_p4 = {{ap_sig_allocacmp_i[15:5]}};

assign or_ln924_fu_1392_p2 = (lshr_ln5_reg_1469_pp0_iter10_reg | 12'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = tmp_55_round_float32_to_bf16_ieee_fu_1128_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = tmp_39_round_float32_to_bf16_ieee_fu_1032_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = tmp_56_round_float32_to_bf16_ieee_fu_1134_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = tmp_40_round_float32_to_bf16_ieee_fu_1038_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = tmp_57_round_float32_to_bf16_ieee_fu_1140_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = tmp_41_round_float32_to_bf16_ieee_fu_1044_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = tmp_58_round_float32_to_bf16_ieee_fu_1146_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = tmp_42_round_float32_to_bf16_ieee_fu_1050_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = tmp_59_round_float32_to_bf16_ieee_fu_1152_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = tmp_43_round_float32_to_bf16_ieee_fu_1056_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln924_1_fu_1397_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln924_fu_1373_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = tmp_60_round_float32_to_bf16_ieee_fu_1158_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = tmp_44_round_float32_to_bf16_ieee_fu_1062_ap_return;

assign zext_ln922_fu_1316_p1 = lshr_ln4_fu_1306_p4;

assign zext_ln924_1_fu_1397_p1 = or_ln924_fu_1392_p2;

assign zext_ln924_fu_1373_p1 = lshr_ln5_reg_1469_pp0_iter10_reg;

endmodule //activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks
