<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'" level="0">
<item name = "Date">Tue Jul 20 16:22:00 2021
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">149, 149, 0.745 us, 0.745 us, 149, 149, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">147, 147, 5, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 791, -</column>
<column name="FIFO">0, -, 192, 992, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 2, 2, -</column>
<column name="Multiplexer">-, -, -, 237, -</column>
<column name="Register">0, -, 418, 64, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pool_table_height17_U">pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe, 0, 1, 1, 0, 12, 1, 1, 12</column>
<column name="pool_table_width18_U">pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe, 0, 1, 1, 0, 12, 1, 1, 12</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="data_window_0_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_10_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_11_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_12_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_13_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_14_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_15_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_16_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_17_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_18_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_19_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_1_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_20_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_21_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_22_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_23_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_24_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_25_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_26_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_27_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_28_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_29_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_2_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_30_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_31_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_3_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_4_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_5_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_6_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_7_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_8_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
<column name="data_window_9_V_V_fifo_U">0, 6, 0, -, 12, 16, 192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_1_fu_1425_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln142_fu_1405_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_iw_fu_1449_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op160">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op314">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln142_fu_1399_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln143_fu_1411_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_10_fu_1631_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_11_fu_1790_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_12_fu_1645_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_13_fu_1659_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_14_fu_1801_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_15_fu_1673_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_16_fu_1687_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_17_fu_1812_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_18_fu_1701_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_19_fu_1715_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_1_fu_1547_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_20_fu_1823_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_21_fu_1729_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_22_fu_1743_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_23_fu_1834_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_2_fu_1757_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_3_fu_1561_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_4_fu_1575_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_5_fu_1768_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_6_fu_1589_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_7_fu_1603_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_8_fu_1779_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_9_fu_1617_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_fu_1533_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln879_fu_1463_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="res_V_data_0_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_1_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_2_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_3_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_4_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_5_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_6_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_7_V_din">select, 0, 0, 16, 1, 16</column>
<column name="select_ln81_1_fu_1431_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln81_fu_1417_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln94_10_fu_1637_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_12_fu_1651_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_13_fu_1665_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_15_fu_1679_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_16_fu_1693_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_18_fu_1707_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_19_fu_1721_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_1_fu_1553_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_21_fu_1735_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_22_fu_1749_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_3_fu_1567_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_4_fu_1581_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_6_fu_1595_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_7_fu_1609_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_9_fu_1623_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_fu_1539_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_idx_assign_phi_fu_1381_p4">9, 2, 4, 8</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="h_idx_assign_reg_1377">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_1366">9, 2, 8, 16</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="wp_idx_reg_1388">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="h_idx_assign_reg_1377">4, 0, 4, 0</column>
<column name="icmp_ln142_reg_2037">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_2070">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_1366">8, 0, 8, 0</column>
<column name="or_ln_reg_2066">2, 0, 2, 0</column>
<column name="select_ln81_1_reg_2046">4, 0, 4, 0</column>
<column name="select_ln94_10_reg_2116">16, 0, 16, 0</column>
<column name="select_ln94_12_reg_2122">16, 0, 16, 0</column>
<column name="select_ln94_13_reg_2128">16, 0, 16, 0</column>
<column name="select_ln94_15_reg_2134">16, 0, 16, 0</column>
<column name="select_ln94_16_reg_2140">16, 0, 16, 0</column>
<column name="select_ln94_18_reg_2146">16, 0, 16, 0</column>
<column name="select_ln94_19_reg_2152">16, 0, 16, 0</column>
<column name="select_ln94_1_reg_2080">16, 0, 16, 0</column>
<column name="select_ln94_21_reg_2158">16, 0, 16, 0</column>
<column name="select_ln94_22_reg_2164">16, 0, 16, 0</column>
<column name="select_ln94_3_reg_2086">16, 0, 16, 0</column>
<column name="select_ln94_4_reg_2092">16, 0, 16, 0</column>
<column name="select_ln94_6_reg_2098">16, 0, 16, 0</column>
<column name="select_ln94_7_reg_2104">16, 0, 16, 0</column>
<column name="select_ln94_9_reg_2110">16, 0, 16, 0</column>
<column name="select_ln94_reg_2074">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="wp_idx_reg_1388">4, 0, 4, 0</column>
<column name="icmp_ln142_reg_2037">64, 32, 1, 0</column>
<column name="icmp_ln879_reg_2070">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config7&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 16, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 16, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 16, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 16, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
