/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[10] & ~(in_data[40]);
  assign celloutsig_0_3z = in_data[93] & ~(in_data[31]);
  assign celloutsig_0_30z = celloutsig_0_28z & ~(celloutsig_0_7z);
  assign celloutsig_0_4z = in_data[49] & ~(celloutsig_0_1z);
  assign celloutsig_1_3z = celloutsig_1_1z & ~(in_data[120]);
  assign celloutsig_1_4z = in_data[98] & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_3z & ~(celloutsig_1_6z);
  assign celloutsig_1_15z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_0_8z = celloutsig_0_19z & ~(in_data[57]);
  assign celloutsig_0_1z = in_data[43] & ~(celloutsig_0_0z);
  assign celloutsig_0_17z = celloutsig_0_19z & ~(celloutsig_0_2z);
  assign celloutsig_0_19z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_2z = in_data[87] & ~(celloutsig_0_1z);
  assign celloutsig_0_20z = in_data[74] & ~(celloutsig_0_9z);
  assign celloutsig_0_24z = celloutsig_0_15z & ~(celloutsig_0_11z);
  assign celloutsig_0_29z = ~((celloutsig_0_24z & celloutsig_0_2z) | celloutsig_0_26z);
  assign celloutsig_0_34z = ~((celloutsig_0_30z & celloutsig_0_19z) | celloutsig_0_29z);
  assign celloutsig_0_43z = ~((celloutsig_0_24z & celloutsig_0_34z) | celloutsig_0_24z);
  assign celloutsig_0_44z = ~((celloutsig_0_6z & celloutsig_0_26z) | celloutsig_0_43z);
  assign celloutsig_1_0z = ~((in_data[158] & in_data[158]) | in_data[157]);
  assign celloutsig_1_1z = ~((in_data[103] & in_data[157]) | in_data[149]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | in_data[170]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[134]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_4z) | celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_6z) | celloutsig_1_4z);
  assign celloutsig_1_17z = ~((celloutsig_1_8z & in_data[150]) | celloutsig_1_10z);
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_7z) | celloutsig_1_15z);
  assign celloutsig_1_19z = ~((in_data[186] & celloutsig_1_15z) | celloutsig_1_17z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_3z) | celloutsig_0_4z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z & celloutsig_0_0z) | in_data[36]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_19z) | celloutsig_0_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_7z) | celloutsig_0_7z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_11z & celloutsig_0_19z) | celloutsig_0_9z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_9z) | celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z & celloutsig_0_10z) | celloutsig_0_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_20z & celloutsig_0_12z) | celloutsig_0_16z[5]);
  assign celloutsig_0_28z = ~((celloutsig_0_4z & celloutsig_0_15z) | celloutsig_0_17z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_16z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
