verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/ec67/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/aed8/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/clk_wiz_0_1" \
"../../../bd/zyncoscope/ip/zyncoscope_processing_system7_0_0/sim/zyncoscope_processing_system7_0_0.v" \
"../../../bd/zyncoscope/ip/zyncoscope_xbar_1/sim/zyncoscope_xbar_1.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \

verilog blk_mem_gen_v8_4_6 --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/ec67/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/aed8/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/clk_wiz_0_1" \
"../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/ec67/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ipshared/aed8/hdl" --include "../../../../oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/clk_wiz_0_1" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/zyncoscope/ip/zyncoscope_oscope_0_0_2/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/zyncoscope/ip/zyncoscope_auto_pc_0/sim/zyncoscope_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
