

================================================================
== Vivado HLS Report for 'poly_R2_inv'
================================================================
* Date:           Mon Aug 24 20:09:58 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.341|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8382739|  8382739|  8382739|  8382739|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      508|      508|         1|          -|          -|   508|    no    |
        |- Loop 2     |      509|      509|         1|          -|          -|   509|    no    |
        |- Loop 3     |     1018|     1018|         2|          -|          -|   509|    no    |
        |- Loop 4     |      509|      509|         1|          -|          -|   509|    no    |
        |- Loop 5     |  8272250|  8272250|      8150|          -|          -|  1015|    no    |
        | + Loop 5.1  |     1018|     1018|         2|          -|          -|   509|    no    |
        | + Loop 5.2  |     1018|     1018|         2|          -|          -|   509|    no    |
        | + Loop 5.3  |     2036|     2036|         4|          -|          -|   509|    no    |
        | + Loop 5.4  |     2036|     2036|         4|          -|          -|   509|    no    |
        | + Loop 5.5  |     1016|     1016|         2|          -|          -|   508|    no    |
        | + Loop 5.6  |     1016|     1016|         2|          -|          -|   508|    no    |
        |- Loop 6     |     1018|     1018|         2|          -|          -|   509|    no    |
        |- Loop 7     |   106920|   106920|     10692|          -|          -|    10|    no    |
        | + Loop 7.1  |     7635|     7635|        15|          -|          -|   509|    no    |
        | + Loop 7.2  |     3054|     3054|         3|          -|          -|  1018|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond9)
	3  / (exitcond9)
3 --> 
	3  / (!exitcond8)
	4  / (exitcond8)
4 --> 
	5  / (!exitcond7)
	6  / (exitcond7)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond6)
	7  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	27  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i5)
	11  / (exitcond_i5)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond_i9)
	13  / (exitcond_i9)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond4)
	17  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / true
17 --> 
	18  / (!exitcond3)
	21  / (exitcond3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / (!exitcond_i)
	23  / (exitcond_i)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_i3)
	26  / (exitcond_i3)
25 --> 
	24  / true
26 --> 
	7  / true
27 --> 
	28  / (!exitcond2)
	29  / (exitcond2)
28 --> 
	27  / true
29 --> 
	30  / (!exitcond1)
30 --> 
	31  / (!exitcond)
	45  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	30  / true
45 --> 
	46  / (!exitcond_i8)
	29  / (exitcond_i8)
46 --> 
	47  / true
47 --> 
	45  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_coeffs = alloca [509 x i16], align 2" [poly.c:219]   --->   Operation 48 'alloca' 'b_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%f_coeffs = alloca [509 x i16], align 2" [poly.c:219]   --->   Operation 49 'alloca' 'f_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%g_coeffs = alloca [509 x i16], align 2" [poly.c:219]   --->   Operation 50 'alloca' 'g_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "br label %1" [poly.c:224]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i9 [ 1, %0 ], [ %i_25, %2 ]"   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.34ns)   --->   "%exitcond9 = icmp eq i9 %i, -3" [poly.c:224]   --->   Operation 53 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %3, label %2" [poly.c:224]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = zext i9 %i to i64" [poly.c:225]   --->   Operation 56 'zext' 'tmp' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:225]   --->   Operation 57 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_4, align 2" [poly.c:225]   --->   Operation 58 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 59 [1/1] (1.73ns)   --->   "%i_25 = add i9 %i, 1" [poly.c:224]   --->   Operation 59 'add' 'i_25' <Predicate = (!exitcond9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [poly.c:224]   --->   Operation 60 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:226]   --->   Operation 61 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:226]   --->   Operation 62 'store' <Predicate = (exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 63 [1/1] (1.35ns)   --->   "br label %4" [poly.c:229]   --->   Operation 63 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ 0, %3 ], [ %i_26, %5 ]"   --->   Operation 64 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.34ns)   --->   "%exitcond8 = icmp eq i9 %i_1, -3" [poly.c:229]   --->   Operation 65 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 66 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.73ns)   --->   "%i_26 = add i9 %i_1, 1" [poly.c:229]   --->   Operation 67 'add' 'i_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %5" [poly.c:229]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %i_1 to i64" [poly.c:230]   --->   Operation 69 'zext' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:230]   --->   Operation 70 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 0, i2 -1)" [poly.c:230]   --->   Operation 71 'store' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %4" [poly.c:229]   --->   Operation 72 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 73 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_27, %6 ], [ 0, %.preheader14.preheader ]"   --->   Operation 74 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.34ns)   --->   "%exitcond7 = icmp eq i9 %i_2, -3" [poly.c:233]   --->   Operation 75 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 76 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.73ns)   --->   "%i_27 = add i9 %i_2, 1" [poly.c:233]   --->   Operation 77 'add' 'i_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader13.preheader, label %6" [poly.c:233]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_195 = zext i9 %i_2 to i64" [poly.c:234]   --->   Operation 79 'zext' 'tmp_195' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_195" [poly.c:234]   --->   Operation 80 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 81 'load' 'a_coeffs_load' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 82 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 82 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 83 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 83 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_255 = trunc i16 %a_coeffs_load to i1" [poly.c:234]   --->   Operation 84 'trunc' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_312_cast = zext i1 %tmp_255 to i16" [poly.c:234]   --->   Operation 85 'zext' 'tmp_312_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_195" [poly.c:234]   --->   Operation 86 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.77ns)   --->   "store i16 %tmp_312_cast, i16* %temp_r_coeffs_addr, align 2" [poly.c:234]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%i_3 = phi i9 [ %i_28, %7 ], [ 0, %.preheader13.preheader ]"   --->   Operation 89 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.34ns)   --->   "%exitcond6 = icmp eq i9 %i_3, -3" [poly.c:237]   --->   Operation 90 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 91 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%i_28 = add i9 %i_3, 1" [poly.c:237]   --->   Operation 92 'add' 'i_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %7" [poly.c:237]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_196 = zext i9 %i_3 to i64" [poly.c:238]   --->   Operation 94 'zext' 'tmp_196' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_196" [poly.c:238]   --->   Operation 95 'getelementptr' 'g_coeffs_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr, align 2" [poly.c:238]   --->   Operation 96 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 97 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:242]   --->   Operation 98 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 508" [poly.c:195->poly.c:254]   --->   Operation 99 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:204->poly.c:255]   --->   Operation 100 'getelementptr' 'r_coeffs_addr_5' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 101 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 3.49>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_4, %poly_mulx.exit ], [ 508, %.preheader12.preheader ]"   --->   Operation 102 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%k = phi i10 [ %k_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 103 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_8, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 104 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_2, %poly_mulx.exit ], [ 508, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_317, %poly_mulx.exit ], [ true, %.preheader12.preheader ]" [poly.c:243]   --->   Operation 106 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.43ns)   --->   "%exitcond5 = icmp eq i10 %j, -9" [poly.c:240]   --->   Operation 107 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1015, i64 1015, i64 1015)"   --->   Operation 108 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.74ns)   --->   "%j_8 = add i10 %j, 1" [poly.c:240]   --->   Operation 109 'add' 'j_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %20, label %8" [poly.c:240]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 111 'load' 'temp_r_coeffs_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%k_cast = zext i10 %k to i11" [poly.c:240]   --->   Operation 112 'zext' 'k_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.74ns)   --->   "%tmp_197 = sub i10 508, %k" [poly.c:262]   --->   Operation 113 'sub' 'tmp_197' <Predicate = (exitcond5)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_197, i32 9)" [poly.c:262]   --->   Operation 114 'bitselect' 'tmp_256' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_319_cast_cast = select i1 %tmp_256, i11 509, i11 0" [poly.c:262]   --->   Operation 115 'select' 'tmp_319_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (1.74ns) (out node of the LUT)   --->   "%k_6 = sub i11 %k_cast, %tmp_319_cast_cast" [poly.c:262]   --->   Operation 116 'sub' 'k_6' <Predicate = (exitcond5)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%k_6_cast_cast = sext i11 %k_6 to i30" [poly.c:262]   --->   Operation 117 'sext' 'k_6_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.35ns)   --->   "br label %21" [poly.c:268]   --->   Operation 118 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 119 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 119 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_257 = trunc i16 %temp_r_coeffs_load to i1" [poly.c:242]   --->   Operation 120 'trunc' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%s_assign_cast = zext i1 %done to i10" [poly.c:243]   --->   Operation 121 'zext' 's_assign_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_322_cast = zext i16 %degf to i17" [poly.c:243]   --->   Operation 122 'zext' 'tmp_322_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_323_cast = zext i16 %degg to i17" [poly.c:243]   --->   Operation 123 'zext' 'tmp_323_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.84ns)   --->   "%tmp_198 = sub i17 %tmp_322_cast, %tmp_323_cast" [poly.c:243]   --->   Operation 124 'sub' 'tmp_198' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_198, i32 15)" [poly.c:243]   --->   Operation 125 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_67 = zext i1 %done to i16" [poly.c:243]   --->   Operation 126 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_257, %done" [poly.c:243]   --->   Operation 127 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_258" [poly.c:243]   --->   Operation 128 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:245]   --->   Operation 129 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 130 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%i_i4 = phi i9 [ 0, %8 ], [ %i_20, %10 ]"   --->   Operation 131 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.34ns)   --->   "%exitcond_i5 = icmp eq i9 %i_i4, -3" [poly.c:181->poly.c:245]   --->   Operation 132 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 133 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.73ns)   --->   "%i_20 = add i9 %i_i4, 1" [poly.c:181->poly.c:245]   --->   Operation 134 'add' 'i_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:245]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_365_i = zext i9 %i_i4 to i64" [poly.c:183->poly.c:245]   --->   Operation 136 'zext' 'tmp_365_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_365_i" [poly.c:183->poly.c:245]   --->   Operation 137 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 138 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%g_coeffs_addr_4 = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_365_i" [poly.c:183->poly.c:245]   --->   Operation 139 'getelementptr' 'g_coeffs_addr_4' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 140 'load' 'g_coeffs_load' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_9 : Operation 141 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 141 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 7.15>
ST_10 : Operation 142 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 142 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_10 : Operation 143 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 143 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_366_i = xor i16 %g_coeffs_load, %temp_r_coeffs_load_7" [poly.c:183->poly.c:245]   --->   Operation 144 'xor' 'tmp_366_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_366_i, %tmp_i3_cast" [poly.c:183->poly.c:245]   --->   Operation 145 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.80ns)   --->   "%tmp_367_i = xor i16 %temp_r_coeffs_load_7, %t" [poly.c:184->poly.c:245]   --->   Operation 146 'xor' 'tmp_367_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.77ns)   --->   "store i16 %tmp_367_i, i16* %temp_r_coeffs_addr_8, align 2" [poly.c:184->poly.c:245]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_10 : Operation 148 [1/1] (0.80ns)   --->   "%tmp_368_i = xor i16 %g_coeffs_load, %t" [poly.c:185->poly.c:245]   --->   Operation 148 'xor' 'tmp_368_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (2.77ns)   --->   "store i16 %tmp_368_i, i16* %g_coeffs_addr_4, align 2" [poly.c:185->poly.c:245]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%i_i8 = phi i9 [ %i_21, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 151 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.34ns)   --->   "%exitcond_i9 = icmp eq i9 %i_i8, -3" [poly.c:181->poly.c:246]   --->   Operation 152 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 153 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.73ns)   --->   "%i_21 = add i9 %i_i8, 1" [poly.c:181->poly.c:246]   --->   Operation 154 'add' 'i_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:246]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_365_i2 = zext i9 %i_i8 to i64" [poly.c:183->poly.c:246]   --->   Operation 156 'zext' 'tmp_365_i2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_365_i2" [poly.c:183->poly.c:246]   --->   Operation 157 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 158 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 158 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_365_i2" [poly.c:183->poly.c:246]   --->   Operation 159 'getelementptr' 'r_coeffs_addr_11' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 160 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 160 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp_201 = xor i16 %degg, %degf" [poly.c:247]   --->   Operation 161 'xor' 'tmp_201' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp22 = and i1 %tmp_258, %done" [poly.c:247]   --->   Operation 162 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp_202 = and i1 %tmp22, %tmp_257" [poly.c:247]   --->   Operation 163 'and' 'tmp_202' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_203)   --->   "%tmp_329_cast = select i1 %tmp_202, i16 -1, i16 0" [poly.c:247]   --->   Operation 164 'select' 'tmp_329_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_203 = and i16 %tmp_201, %tmp_329_cast" [poly.c:248]   --->   Operation 165 'and' 'tmp_203' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.80ns)   --->   "%degf_3 = xor i16 %tmp_203, %degf" [poly.c:248]   --->   Operation 166 'xor' 'degf_3' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.80ns)   --->   "%degg_2 = xor i16 %tmp_203, %degg" [poly.c:249]   --->   Operation 167 'xor' 'degg_2' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.81ns)   --->   "%tmp_204 = select i1 %done, i16 -1, i16 0" [poly.c:251]   --->   Operation 168 'select' 'tmp_204' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (1.35ns)   --->   "br label %12" [poly.c:251]   --->   Operation 169 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 7.15>
ST_12 : Operation 170 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 170 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 171 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 171 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%tmp_366_i2 = xor i16 %r_coeffs_load_9, %b_coeffs_load_3" [poly.c:183->poly.c:246]   --->   Operation 172 'xor' 'tmp_366_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_2 = and i16 %tmp_366_i2, %tmp_i3_cast" [poly.c:183->poly.c:246]   --->   Operation 173 'and' 't_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns)   --->   "%tmp_367_i2 = xor i16 %b_coeffs_load_3, %t_2" [poly.c:184->poly.c:246]   --->   Operation 174 'xor' 'tmp_367_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (2.77ns)   --->   "store i16 %tmp_367_i2, i16* %b_coeffs_addr_6, align 2" [poly.c:184->poly.c:246]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 176 [1/1] (0.80ns)   --->   "%tmp_368_i2 = xor i16 %r_coeffs_load_9, %t_2" [poly.c:185->poly.c:246]   --->   Operation 176 'xor' 'tmp_368_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_11, i16 %tmp_368_i2, i2 -1)" [poly.c:185->poly.c:246]   --->   Operation 177 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%i_4 = phi i9 [ 0, %cswappoly.exit20 ], [ %i_22, %13 ]"   --->   Operation 179 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.34ns)   --->   "%exitcond4 = icmp eq i9 %i_4, -3" [poly.c:251]   --->   Operation 180 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 181 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.73ns)   --->   "%i_22 = add i9 %i_4, 1" [poly.c:251]   --->   Operation 182 'add' 'i_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader11.preheader, label %13" [poly.c:251]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_209 = zext i9 %i_4 to i64" [poly.c:251]   --->   Operation 184 'zext' 'tmp_209' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%g_coeffs_addr_5 = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_209" [poly.c:251]   --->   Operation 185 'getelementptr' 'g_coeffs_addr_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 186 [2/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 186 'load' 'g_coeffs_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_10 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_209" [poly.c:251]   --->   Operation 187 'getelementptr' 'temp_r_coeffs_addr_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 188 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 2.77>
ST_14 : Operation 189 [1/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 189 'load' 'g_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 15 <SV = 11> <Delay = 6.35>
ST_15 : Operation 190 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_210 = mul i16 %temp_r_coeffs_load, %g_coeffs_load_3" [poly.c:251]   --->   Operation 190 'mul' 'tmp_210' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 191 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 191 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 16 <SV = 12> <Delay = 6.35>
ST_16 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_211 = and i16 %tmp_210, %tmp_204" [poly.c:251]   --->   Operation 192 'and' 'tmp_211' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 193 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_16 : Operation 194 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_212 = xor i16 %temp_r_coeffs_load_8, %tmp_211" [poly.c:251]   --->   Operation 194 'xor' 'tmp_212' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (2.77ns)   --->   "store i16 %tmp_212, i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "br label %12" [poly.c:251]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 2.77>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%i_5 = phi i9 [ %i_24, %14 ], [ 0, %.preheader11.preheader ]"   --->   Operation 197 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (1.34ns)   --->   "%exitcond3 = icmp eq i9 %i_5, -3" [poly.c:252]   --->   Operation 198 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 199 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.73ns)   --->   "%i_24 = add i9 %i_5, 1" [poly.c:252]   --->   Operation 200 'add' 'i_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %14" [poly.c:252]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_213 = zext i9 %i_5 to i64" [poly.c:252]   --->   Operation 202 'zext' 'tmp_213' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_213" [poly.c:252]   --->   Operation 203 'getelementptr' 'r_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 204 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 204 'load' 'r_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_213" [poly.c:252]   --->   Operation 205 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:254]   --->   Operation 206 'xor' 'tmp_i' <Predicate = (exitcond3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 207 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 2.77>
ST_18 : Operation 208 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 208 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_18 : Operation 209 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 209 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 19 <SV = 12> <Delay = 7.15>
ST_19 : Operation 210 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_214 = mul i16 %temp_r_coeffs_load, %r_coeffs_load" [poly.c:252]   --->   Operation 210 'mul' 'tmp_214' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_216)   --->   "%tmp_215 = and i16 %tmp_214, %tmp_204" [poly.c:252]   --->   Operation 211 'and' 'tmp_215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 212 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_19 : Operation 213 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_216 = xor i16 %b_coeffs_load_4, %tmp_215" [poly.c:252]   --->   Operation 213 'xor' 'tmp_216' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 2.77>
ST_20 : Operation 214 [1/1] (2.77ns)   --->   "store i16 %tmp_216, i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 4.50>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 1, %15 ], [ %i_31, %17 ]"   --->   Operation 216 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -3" [poly.c:193->poly.c:254]   --->   Operation 217 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 218 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:254]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_112_i = zext i9 %i_i to i64" [poly.c:194->poly.c:254]   --->   Operation 220 'zext' 'tmp_112_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_11 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_112_i" [poly.c:194->poly.c:254]   --->   Operation 221 'getelementptr' 'temp_r_coeffs_addr_11' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 222 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 222 'load' 'temp_r_coeffs_load_9' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 223 [1/1] (1.73ns)   --->   "%tmp_113_i = add i9 %i_i, -1" [poly.c:194->poly.c:254]   --->   Operation 223 'add' 'tmp_113_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_114_i = zext i9 %tmp_113_i to i64" [poly.c:194->poly.c:254]   --->   Operation 224 'zext' 'tmp_114_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_12 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_114_i" [poly.c:194->poly.c:254]   --->   Operation 225 'getelementptr' 'temp_r_coeffs_addr_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 226 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 226 'load' 'temp_r_coeffs_load_10' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 227 [1/1] (1.73ns)   --->   "%i_31 = add i9 %i_i, 1" [poly.c:193->poly.c:254]   --->   Operation 227 'add' 'i_31' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 228 'load' 'temp_r_coeffs_load_3' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 22 <SV = 12> <Delay = 6.60>
ST_22 : Operation 229 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 229 'load' 'temp_r_coeffs_load_9' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 230 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 230 'load' 'temp_r_coeffs_load_10' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 231 [1/1] (1.06ns)   --->   "%tmp_115_i = select i1 %done, i16 %temp_r_coeffs_load_9, i16 %temp_r_coeffs_load_10" [poly.c:194->poly.c:254]   --->   Operation 231 'select' 'tmp_115_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (2.77ns)   --->   "store i16 %tmp_115_i, i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 6.35>
ST_23 : Operation 234 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 234 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 235 [1/1] (0.81ns)   --->   "%tmp_i_70 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:254]   --->   Operation 235 'select' 'tmp_i_70' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 236 [1/1] (0.80ns)   --->   "%tmp_111_i = and i16 %temp_r_coeffs_load_3, %tmp_i_70" [poly.c:195->poly.c:254]   --->   Operation 236 'and' 'tmp_111_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (2.77ns)   --->   "store i16 %tmp_111_i, i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 238 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 238 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 13> <Delay = 4.50>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ 1, %poly_divx.exit ], [ %i_32, %19 ]"   --->   Operation 239 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (1.34ns)   --->   "%exitcond_i3 = icmp eq i9 %i_i2, -3" [poly.c:202->poly.c:255]   --->   Operation 240 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 241 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:255]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (1.73ns)   --->   "%tmp_106_i = sub i9 -4, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 243 'sub' 'tmp_106_i' <Predicate = (!exitcond_i3 & done)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_107_i = zext i9 %tmp_106_i to i64" [poly.c:203->poly.c:255]   --->   Operation 244 'zext' 'tmp_107_i' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_107_i" [poly.c:203->poly.c:255]   --->   Operation 245 'getelementptr' 'r_coeffs_addr_9' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 246 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 246 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i3 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_24 : Operation 247 [1/1] (1.73ns)   --->   "%tmp_108_i = sub i9 -3, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 247 'sub' 'tmp_108_i' <Predicate = (!exitcond_i3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_109_i = zext i9 %tmp_108_i to i64" [poly.c:203->poly.c:255]   --->   Operation 248 'zext' 'tmp_109_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_109_i" [poly.c:203->poly.c:255]   --->   Operation 249 'getelementptr' 'r_coeffs_addr_10' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 250 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 250 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i3 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_24 : Operation 251 [1/1] (1.73ns)   --->   "%i_32 = add i9 %i_i2, 1" [poly.c:202->poly.c:255]   --->   Operation 251 'add' 'i_32' <Predicate = (!exitcond_i3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [2/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 252 'load' 'r_coeffs_load_6' <Predicate = (exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_24 : Operation 253 [1/1] (1.84ns)   --->   "%degf_4 = sub i16 %degf_3, %tmp_67" [poly.c:256]   --->   Operation 253 'sub' 'degf_4' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (1.74ns)   --->   "%k_7 = add i10 %s_assign_cast, %k" [poly.c:257]   --->   Operation 254 'add' 'k_7' <Predicate = (exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (1.84ns)   --->   "%tmp_217 = sub i16 0, %degf_4" [poly.c:259]   --->   Operation 255 'sub' 'tmp_217' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_217, i32 15)" [poly.c:259]   --->   Operation 256 'bitselect' 'tmp_317' <Predicate = (exitcond_i3)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 6.60>
ST_25 : Operation 257 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 257 'load' 'r_coeffs_load_7' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 258 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 258 'load' 'r_coeffs_load_8' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 259 [1/1] (1.06ns)   --->   "%tmp_110_i = select i1 %done, i16 %r_coeffs_load_7, i16 %r_coeffs_load_8" [poly.c:203->poly.c:255]   --->   Operation 259 'select' 'tmp_110_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_10, i16 %tmp_110_i, i2 -1)" [poly.c:203->poly.c:255]   --->   Operation 260 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 6.35>
ST_26 : Operation 262 [1/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 262 'load' 'r_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_26 : Operation 263 [1/1] (0.80ns)   --->   "%tmp_105_i = and i16 %r_coeffs_load_6, %tmp_i_70" [poly.c:204->poly.c:255]   --->   Operation 263 'and' 'tmp_105_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_5, i16 %tmp_105_i, i2 -1)" [poly.c:204->poly.c:255]   --->   Operation 264 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.77>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%i_6 = phi i9 [ 0, %20 ], [ %i_29, %22 ]"   --->   Operation 266 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (1.34ns)   --->   "%exitcond2 = icmp eq i9 %i_6, -3" [poly.c:268]   --->   Operation 267 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 268 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (1.73ns)   --->   "%i_29 = add i9 %i_6, 1" [poly.c:268]   --->   Operation 269 'add' 'i_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.preheader, label %22" [poly.c:268]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_199 = zext i9 %i_6 to i64" [poly.c:269]   --->   Operation 271 'zext' 'tmp_199' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_199" [poly.c:269]   --->   Operation 272 'getelementptr' 'b_coeffs_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 273 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 273 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_27 : Operation 274 [1/1] (1.35ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 274 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 28 <SV = 7> <Delay = 5.54>
ST_28 : Operation 275 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 275 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_199" [poly.c:269]   --->   Operation 276 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_6, i16 %b_coeffs_load, i2 -1)" [poly.c:269]   --->   Operation 277 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_28 : Operation 278 [1/1] (0.00ns)   --->   "br label %21" [poly.c:268]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.88>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%k_1 = phi i30 [ %tmp_48, %cmov.exit ], [ %k_6_cast_cast, %.preheader10.preheader ]" [poly.c:277]   --->   Operation 279 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_30, %cmov.exit ], [ 0, %.preheader10.preheader ]"   --->   Operation 280 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:271]   --->   Operation 281 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (1.21ns)   --->   "%exitcond1 = icmp eq i4 %i_7, -6" [poly.c:271]   --->   Operation 282 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 283 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (1.49ns)   --->   "%i_30 = add i4 %i_7, 1" [poly.c:271]   --->   Operation 284 'add' 'i_30' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %27, label %.preheader.preheader" [poly.c:271]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 286 [1/1] (1.88ns)   --->   "%tmp_200 = shl i10 1, %i_7_cast" [poly.c:273]   --->   Operation 286 'shl' 'tmp_200' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 287 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 287 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "ret void" [poly.c:279]   --->   Operation 288 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.57>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_9, %23 ], [ 0, %.preheader.preheader ]"   --->   Operation 289 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%j_1_cast = zext i9 %j_1 to i10" [poly.c:272]   --->   Operation 290 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %j_1, -3" [poly.c:272]   --->   Operation 291 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 292 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (1.73ns)   --->   "%j_9 = add i9 %j_1, 1" [poly.c:272]   --->   Operation 293 'add' 'j_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [poly.c:272]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (1.74ns)   --->   "%tmp_205 = add i10 %tmp_200, %j_1_cast" [poly.c:273]   --->   Operation 295 'add' 'tmp_205' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [14/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 296 'urem' 'tmp_206' <Predicate = (!exitcond)> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_259 = trunc i30 %k_1 to i1" [poly.c:275]   --->   Operation 297 'trunc' 'tmp_259' <Predicate = (exitcond)> <Delay = 0.00>
ST_30 : Operation 298 [1/1] (0.81ns)   --->   "%b_assign_2_cast = select i1 %tmp_259, i8 -1, i8 0" [verify.c:23->poly.c:275]   --->   Operation 298 'select' 'b_assign_2_cast' <Predicate = (exitcond)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 299 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 31 <SV = 9> <Delay = 2.82>
ST_31 : Operation 300 [13/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 300 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 2.82>
ST_32 : Operation 301 [12/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 301 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 2.82>
ST_33 : Operation 302 [11/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 302 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 2.82>
ST_34 : Operation 303 [10/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 303 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 2.82>
ST_35 : Operation 304 [9/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 304 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 2.82>
ST_36 : Operation 305 [8/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 305 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 2.82>
ST_37 : Operation 306 [7/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 306 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 2.82>
ST_38 : Operation 307 [6/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 307 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 2.82>
ST_39 : Operation 308 [5/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 308 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 2.82>
ST_40 : Operation 309 [4/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 309 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 2.82>
ST_41 : Operation 310 [3/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 310 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 20> <Delay = 2.82>
ST_42 : Operation 311 [2/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 311 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 21> <Delay = 5.59>
ST_43 : Operation 312 [1/14] (2.82ns)   --->   "%tmp_206 = urem i10 %tmp_205, 509" [poly.c:273]   --->   Operation 312 'urem' 'tmp_206' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_207 = zext i10 %tmp_206 to i64" [poly.c:273]   --->   Operation 313 'zext' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_207" [poly.c:273]   --->   Operation 314 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 315 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 315 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 44 <SV = 22> <Delay = 5.54>
ST_44 : Operation 316 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 316 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_208 = zext i9 %j_1 to i64" [poly.c:273]   --->   Operation 317 'zext' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_9 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_208" [poly.c:273]   --->   Operation 318 'getelementptr' 'temp_r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 319 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_5, i16* %temp_r_coeffs_addr_9, align 2" [poly.c:273]   --->   Operation 319 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_44 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 9> <Delay = 7.55>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%i_i7 = phi i10 [ 0, %24 ], [ %i_23, %26 ]"   --->   Operation 321 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (1.43ns)   --->   "%exitcond_i8 = icmp eq i10 %i_i7, -6" [verify.c:24->poly.c:275]   --->   Operation 322 'icmp' 'exitcond_i8' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1018, i64 1018, i64 1018) nounwind"   --->   Operation 323 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (1.74ns)   --->   "%i_23 = add i10 %i_i7, 1" [verify.c:24->poly.c:275]   --->   Operation 324 'add' 'i_23' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %cmov.exit, label %26" [verify.c:24->poly.c:275]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_261 = trunc i10 %i_i7 to i1" [verify.c:24->poly.c:275]   --->   Operation 326 'trunc' 'tmp_261' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (0.00ns)   --->   "%adjSize = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_i7, i32 1, i32 9)" [verify.c:25->poly.c:275]   --->   Operation 327 'partselect' 'adjSize' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%adjSize309_cast = zext i9 %adjSize to i15" [verify.c:25->poly.c:275]   --->   Operation 328 'zext' 'adjSize309_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (1.82ns)   --->   "%mem_index_gep = add i15 -9281, %adjSize309_cast" [verify.c:25->poly.c:275]   --->   Operation 329 'add' 'mem_index_gep' <Predicate = (!exitcond_i8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_262 = trunc i15 %mem_index_gep to i9" [verify.c:25->poly.c:275]   --->   Operation 330 'trunc' 'tmp_262' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 331 [1/1] (1.88ns)   --->   "%addrCmp = icmp ult i15 %mem_index_gep, -8772" [verify.c:25->poly.c:275]   --->   Operation 331 'icmp' 'addrCmp' <Predicate = (!exitcond_i8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 332 [1/1] (1.73ns)   --->   "%gepindex = add i9 65, %tmp_262" [verify.c:25->poly.c:275]   --->   Operation 332 'add' 'gepindex' <Predicate = (!exitcond_i8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 333 [1/1] (1.07ns)   --->   "%gepindex2 = select i1 %addrCmp, i9 %gepindex, i9 -4" [verify.c:25->poly.c:275]   --->   Operation 333 'select' 'gepindex2' <Predicate = (!exitcond_i8)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i9 %gepindex2 to i64" [verify.c:25->poly.c:275]   --->   Operation 334 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_13 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:275]   --->   Operation 335 'getelementptr' 'temp_r_coeffs_addr_13' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 336 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 336 'load' 'temp_r_coeffs_load_11' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_45 : Operation 337 [1/1] (1.82ns)   --->   "%mem_index_gep2 = add i15 -8263, %adjSize309_cast" [verify.c:25->poly.c:275]   --->   Operation 337 'add' 'mem_index_gep2' <Predicate = (!exitcond_i8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_280 = trunc i15 %mem_index_gep2 to i9" [verify.c:25->poly.c:275]   --->   Operation 338 'trunc' 'tmp_280' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 339 [1/1] (1.88ns)   --->   "%addrCmp2 = icmp ult i15 %mem_index_gep2, -7754" [verify.c:25->poly.c:275]   --->   Operation 339 'icmp' 'addrCmp2' <Predicate = (!exitcond_i8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 340 [1/1] (1.73ns)   --->   "%gepindex4 = add i9 71, %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 340 'add' 'gepindex4' <Predicate = (!exitcond_i8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 341 [1/1] (1.07ns)   --->   "%gepindex5 = select i1 %addrCmp2, i9 %gepindex4, i9 -4" [verify.c:25->poly.c:275]   --->   Operation 341 'select' 'gepindex5' <Predicate = (!exitcond_i8)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 342 [1/1] (0.00ns)   --->   "%gepindex2335_cast = zext i9 %gepindex5 to i64" [verify.c:25->poly.c:275]   --->   Operation 342 'zext' 'gepindex2335_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 343 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %gepindex2335_cast" [verify.c:25->poly.c:275]   --->   Operation 343 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 344 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 344 'load' 'r_coeffs_load_10' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_45 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_260 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %k_1, i32 1, i32 29)" [poly.c:277]   --->   Operation 345 'partselect' 'tmp_260' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_48 = sext i29 %tmp_260 to i30" [poly.c:277]   --->   Operation 346 'sext' 'tmp_48' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_45 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 347 'br' <Predicate = (exitcond_i8)> <Delay = 0.00>

State 46 <SV = 10> <Delay = 7.84>
ST_46 : Operation 348 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 348 'load' 'temp_r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_46 : Operation 349 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_261, i3 0)" [verify.c:25->poly.c:275]   --->   Operation 349 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 350 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:275]   --->   Operation 350 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 351 [1/1] (1.21ns)   --->   "%tmp_263 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 351 'icmp' 'tmp_263' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_264 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 352 'zext' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_265 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 353 'zext' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_266 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_11, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 354 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 355 [1/1] (1.49ns)   --->   "%tmp_267 = sub i5 %tmp_264, %tmp_265" [verify.c:25->poly.c:275]   --->   Operation 355 'sub' 'tmp_267' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_268 = xor i5 %tmp_264, 15" [verify.c:25->poly.c:275]   --->   Operation 356 'xor' 'tmp_268' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 357 [1/1] (1.49ns)   --->   "%tmp_269 = sub i5 %tmp_265, %tmp_264" [verify.c:25->poly.c:275]   --->   Operation 357 'sub' 'tmp_269' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp_273)   --->   "%tmp_270 = select i1 %tmp_263, i5 %tmp_267, i5 %tmp_269" [verify.c:25->poly.c:275]   --->   Operation 358 'select' 'tmp_270' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_271 = select i1 %tmp_263, i16 %tmp_266, i16 %temp_r_coeffs_load_11" [verify.c:25->poly.c:275]   --->   Operation 359 'select' 'tmp_271' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_272 = select i1 %tmp_263, i5 %tmp_268, i5 %tmp_264" [verify.c:25->poly.c:275]   --->   Operation 360 'select' 'tmp_272' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 361 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_273 = sub i5 15, %tmp_270" [verify.c:25->poly.c:275]   --->   Operation 361 'sub' 'tmp_273' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%tmp_274 = zext i5 %tmp_272 to i16" [verify.c:25->poly.c:275]   --->   Operation 362 'zext' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 363 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_276 = lshr i16 %tmp_271, %tmp_274" [verify.c:25->poly.c:275]   --->   Operation 363 'lshr' 'tmp_276' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 364 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 364 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_46 : Operation 365 [1/1] (1.21ns)   --->   "%tmp_281 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 365 'icmp' 'tmp_281' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_282 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 366 'zext' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_283 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 367 'zext' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_284 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_10, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 368 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 369 [1/1] (1.49ns)   --->   "%tmp_285 = sub i5 %tmp_282, %tmp_283" [verify.c:25->poly.c:275]   --->   Operation 369 'sub' 'tmp_285' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_286 = xor i5 %tmp_282, 15" [verify.c:25->poly.c:275]   --->   Operation 370 'xor' 'tmp_286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 371 [1/1] (1.49ns)   --->   "%tmp_287 = sub i5 %tmp_283, %tmp_282" [verify.c:25->poly.c:275]   --->   Operation 371 'sub' 'tmp_287' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp_291)   --->   "%tmp_288 = select i1 %tmp_281, i5 %tmp_285, i5 %tmp_287" [verify.c:25->poly.c:275]   --->   Operation 372 'select' 'tmp_288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_289 = select i1 %tmp_281, i16 %tmp_284, i16 %r_coeffs_load_10" [verify.c:25->poly.c:275]   --->   Operation 373 'select' 'tmp_289' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_290 = select i1 %tmp_281, i5 %tmp_286, i5 %tmp_282" [verify.c:25->poly.c:275]   --->   Operation 374 'select' 'tmp_290' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 375 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_291 = sub i5 15, %tmp_288" [verify.c:25->poly.c:275]   --->   Operation 375 'sub' 'tmp_291' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%tmp_292 = zext i5 %tmp_290 to i16" [verify.c:25->poly.c:275]   --->   Operation 376 'zext' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_296)   --->   "%tmp_293 = zext i5 %tmp_291 to i16" [verify.c:25->poly.c:275]   --->   Operation 377 'zext' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 378 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_294 = lshr i16 %tmp_289, %tmp_292" [verify.c:25->poly.c:275]   --->   Operation 378 'lshr' 'tmp_294' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_296)   --->   "%tmp_295 = lshr i16 -1, %tmp_293" [verify.c:25->poly.c:275]   --->   Operation 379 'lshr' 'tmp_295' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 380 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_296 = and i16 %tmp_294, %tmp_295" [verify.c:25->poly.c:275]   --->   Operation 380 'and' 'tmp_296' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_297 = trunc i16 %tmp_296 to i8" [verify.c:25->poly.c:275]   --->   Operation 381 'trunc' 'tmp_297' <Predicate = true> <Delay = 0.00>

State 47 <SV = 11> <Delay = 8.34>
ST_47 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_275 = zext i5 %tmp_273 to i16" [verify.c:25->poly.c:275]   --->   Operation 382 'zext' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_277 = lshr i16 -1, %tmp_275" [verify.c:25->poly.c:275]   --->   Operation 383 'lshr' 'tmp_277' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_278 = and i16 %tmp_276, %tmp_277" [verify.c:25->poly.c:275]   --->   Operation 384 'and' 'tmp_278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_279 = trunc i16 %tmp_278 to i8" [verify.c:25->poly.c:275]   --->   Operation 385 'trunc' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_i9 = xor i8 %tmp_297, %tmp_279" [verify.c:25->poly.c:275]   --->   Operation 386 'xor' 'tmp_i9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_i2 = and i8 %tmp_i9, %b_assign_2_cast" [verify.c:25->poly.c:275]   --->   Operation 387 'and' 'tmp_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 388 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_391_i = xor i8 %tmp_297, %tmp_i2" [verify.c:25->poly.c:275]   --->   Operation 388 'xor' 'tmp_391_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 389 [1/1] (1.21ns)   --->   "%tmp_298 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 389 'icmp' 'tmp_298' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_299 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 390 'zext' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_300 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 391 'zext' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp_301 = zext i8 %tmp_391_i to i16" [verify.c:25->poly.c:275]   --->   Operation 392 'zext' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp_302 = xor i5 %tmp_299, 15" [verify.c:25->poly.c:275]   --->   Operation 393 'xor' 'tmp_302' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_303 = select i1 %tmp_298, i5 %tmp_299, i5 %tmp_300" [verify.c:25->poly.c:275]   --->   Operation 394 'select' 'tmp_303' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_304 = select i1 %tmp_298, i5 %tmp_300, i5 %tmp_299" [verify.c:25->poly.c:275]   --->   Operation 395 'select' 'tmp_304' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp_305 = select i1 %tmp_298, i5 %tmp_302, i5 %tmp_299" [verify.c:25->poly.c:275]   --->   Operation 396 'select' 'tmp_305' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_306 = xor i5 %tmp_303, 15" [verify.c:25->poly.c:275]   --->   Operation 397 'xor' 'tmp_306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp_307 = zext i5 %tmp_305 to i16" [verify.c:25->poly.c:275]   --->   Operation 398 'zext' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_308 = zext i5 %tmp_304 to i16" [verify.c:25->poly.c:275]   --->   Operation 399 'zext' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_309 = zext i5 %tmp_306 to i16" [verify.c:25->poly.c:275]   --->   Operation 400 'zext' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 401 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_310 = shl i16 %tmp_301, %tmp_307" [verify.c:25->poly.c:275]   --->   Operation 401 'shl' 'tmp_310' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp_315)   --->   "%tmp_311 = call i16 @llvm.part.select.i16(i16 %tmp_310, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 402 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp_315)   --->   "%tmp_312 = select i1 %tmp_298, i16 %tmp_311, i16 %tmp_310" [verify.c:25->poly.c:275]   --->   Operation 403 'select' 'tmp_312' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_313 = shl i16 -1, %tmp_308" [verify.c:25->poly.c:275]   --->   Operation 404 'shl' 'tmp_313' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_314 = lshr i16 -1, %tmp_309" [verify.c:25->poly.c:275]   --->   Operation 405 'lshr' 'tmp_314' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 406 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_313, %tmp_314" [verify.c:25->poly.c:275]   --->   Operation 406 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 407 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_315 = and i16 %tmp_312, %p_demorgan" [verify.c:25->poly.c:275]   --->   Operation 407 'and' 'tmp_315' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %r_coeffs)" [verify.c:25->poly.c:275]   --->   Operation 408 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_316 = zext i1 %tmp_261 to i2" [verify.c:25->poly.c:275]   --->   Operation 409 'zext' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 410 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_316" [verify.c:25->poly.c:275]   --->   Operation 410 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 411 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_12, i16 %tmp_315, i2 %mask)" [verify.c:25->poly.c:275]   --->   Operation 411 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:224) [8]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:224) [8]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_4', poly.c:225) [14]  (0 ns)
	'store' operation (poly.c:225) of constant 0 on array 'a.coeffs', poly.c:219 [15]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:229) [23]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr', poly.c:230) [30]  (0 ns)
	'store' operation (poly.c:230) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [31]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:233) [36]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', poly.c:234) [43]  (0 ns)
	'load' operation ('a_coeffs_load', poly.c:234) on array 'a_coeffs' [44]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', poly.c:234) on array 'a_coeffs' [44]  (2.77 ns)
	'store' operation (poly.c:234) of variable 'tmp_312_cast', poly.c:234 on array 'f.coeffs', poly.c:219 [48]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:237) [53]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr', poly.c:238) [60]  (0 ns)
	'store' operation (poly.c:238) of constant 1 on array 'g.coeffs', poly.c:219 [61]  (2.77 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly.c:257) [70]  (0 ns)
	'sub' operation ('tmp_197', poly.c:262) [232]  (1.75 ns)
	'select' operation ('tmp_319_cast_cast', poly.c:262) [234]  (0 ns)
	'sub' operation ('k', poly.c:262) [235]  (1.75 ns)

 <State 8>: 3.58ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load', poly.c:242) on array 'f.coeffs', poly.c:219 [79]  (2.77 ns)
	'and' operation ('tmp21', poly.c:243) [87]  (0 ns)
	'and' operation ('swap', poly.c:243) [88]  (0 ns)
	'select' operation ('tmp_i3_cast', poly.c:183->poly.c:245) [89]  (0.813 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:245) [92]  (0 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_8', poly.c:183->poly.c:245) [99]  (0 ns)
	'load' operation ('temp_r_coeffs_load_7', poly.c:183->poly.c:245) on array 'f.coeffs', poly.c:219 [100]  (2.77 ns)

 <State 10>: 7.16ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_7', poly.c:183->poly.c:245) on array 'f.coeffs', poly.c:219 [100]  (2.77 ns)
	'xor' operation ('tmp_366_i', poly.c:183->poly.c:245) [103]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:245) [104]  (0.808 ns)
	'xor' operation ('tmp_367_i', poly.c:184->poly.c:245) [105]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:245) of variable 'tmp_367_i', poly.c:184->poly.c:245 on array 'f.coeffs', poly.c:219 [106]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:246) [113]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_6', poly.c:183->poly.c:246) [120]  (0 ns)
	'load' operation ('b_coeffs_load_3', poly.c:183->poly.c:246) on array 'a.coeffs', poly.c:219 [121]  (2.77 ns)

 <State 12>: 7.16ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_3', poly.c:183->poly.c:246) on array 'a.coeffs', poly.c:219 [121]  (2.77 ns)
	'xor' operation ('tmp_366_i2', poly.c:183->poly.c:246) [124]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:246) [125]  (0.808 ns)
	'xor' operation ('tmp_367_i2', poly.c:184->poly.c:246) [126]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:246) of variable 'tmp_367_i2', poly.c:184->poly.c:246 on array 'a.coeffs', poly.c:219 [127]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:251) [142]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr_5', poly.c:251) [149]  (0 ns)
	'load' operation ('g_coeffs_load_3', poly.c:251) on array 'g.coeffs', poly.c:219 [150]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'load' operation ('g_coeffs_load_3', poly.c:251) on array 'g.coeffs', poly.c:219 [150]  (2.77 ns)

 <State 15>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('tmp_210', poly.c:251) [151]  (6.35 ns)

 <State 16>: 6.35ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_8', poly.c:251) on array 'f.coeffs', poly.c:219 [154]  (2.77 ns)
	'xor' operation ('tmp_212', poly.c:251) [155]  (0.808 ns)
	'store' operation (poly.c:251) of variable 'tmp_212', poly.c:251 on array 'f.coeffs', poly.c:219 [156]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:252) [161]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_7', poly.c:252) [168]  (0 ns)
	'load' operation ('r_coeffs_load', poly.c:252) on array 'r_coeffs' [169]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', poly.c:252) on array 'r_coeffs' [169]  (2.77 ns)

 <State 19>: 7.16ns
The critical path consists of the following:
	'mul' operation of DSP[170] ('tmp_214', poly.c:252) [170]  (6.35 ns)
	'and' operation ('tmp_215', poly.c:252) [171]  (0 ns)
	'xor' operation ('tmp_216', poly.c:252) [174]  (0.808 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:252) of variable 'tmp_216', poly.c:252 on array 'a.coeffs', poly.c:219 [175]  (2.77 ns)

 <State 21>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:193->poly.c:254) [181]  (0 ns)
	'add' operation ('tmp_113_i', poly.c:194->poly.c:254) [189]  (1.73 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_12', poly.c:194->poly.c:254) [191]  (0 ns)
	'load' operation ('temp_r_coeffs_load_10', poly.c:194->poly.c:254) on array 'f.coeffs', poly.c:219 [192]  (2.77 ns)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_9', poly.c:194->poly.c:254) on array 'f.coeffs', poly.c:219 [188]  (2.77 ns)
	'select' operation ('tmp_115_i', poly.c:194->poly.c:254) [193]  (1.06 ns)
	'store' operation (poly.c:194->poly.c:254) of variable 'tmp_115_i', poly.c:194->poly.c:254 on array 'f.coeffs', poly.c:219 [194]  (2.77 ns)

 <State 23>: 6.35ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_3', poly.c:195->poly.c:254) on array 'f.coeffs', poly.c:219 [198]  (2.77 ns)
	'and' operation ('tmp_111_i', poly.c:195->poly.c:254) [200]  (0.808 ns)
	'store' operation (poly.c:195->poly.c:254) of variable 'tmp_111_i', poly.c:195->poly.c:254 on array 'f.coeffs', poly.c:219 [201]  (2.77 ns)

 <State 24>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:202->poly.c:255) [204]  (0 ns)
	'sub' operation ('tmp_106_i', poly.c:203->poly.c:255) [209]  (1.73 ns)
	'getelementptr' operation ('r_coeffs_addr_9', poly.c:203->poly.c:255) [211]  (0 ns)
	'load' operation ('r_coeffs_load_7', poly.c:203->poly.c:255) on array 'r_coeffs' [212]  (2.77 ns)

 <State 25>: 6.61ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_7', poly.c:203->poly.c:255) on array 'r_coeffs' [212]  (2.77 ns)
	'select' operation ('tmp_110_i', poly.c:203->poly.c:255) [217]  (1.06 ns)
	'store' operation (poly.c:203->poly.c:255) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [218]  (2.77 ns)

 <State 26>: 6.35ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_6', poly.c:204->poly.c:255) on array 'r_coeffs' [222]  (2.77 ns)
	'and' operation ('tmp_105_i', poly.c:204->poly.c:255) [223]  (0.808 ns)
	'store' operation (poly.c:204->poly.c:255) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [224]  (2.77 ns)

 <State 27>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:268) [239]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_5', poly.c:269) [246]  (0 ns)
	'load' operation ('b_coeffs_load', poly.c:269) on array 'a.coeffs', poly.c:219 [247]  (2.77 ns)

 <State 28>: 5.54ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load', poly.c:269) on array 'a.coeffs', poly.c:219 [247]  (2.77 ns)
	'store' operation (poly.c:269) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [249]  (2.77 ns)

 <State 29>: 1.89ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:271) [255]  (0 ns)
	'shl' operation ('tmp_200', poly.c:273) [262]  (1.89 ns)

 <State 30>: 4.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly.c:272) [265]  (0 ns)
	'add' operation ('tmp_205', poly.c:273) [272]  (1.75 ns)
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 31>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 32>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 33>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 34>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 35>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 36>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 37>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 38>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 39>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 40>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 41>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 42>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)

 <State 43>: 5.59ns
The critical path consists of the following:
	'urem' operation ('tmp_206', poly.c:273) [273]  (2.82 ns)
	'getelementptr' operation ('r_coeffs_addr_8', poly.c:273) [275]  (0 ns)
	'load' operation ('r_coeffs_load_5', poly.c:273) on array 'r_coeffs' [276]  (2.77 ns)

 <State 44>: 5.54ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_5', poly.c:273) on array 'r_coeffs' [276]  (2.77 ns)
	'store' operation (poly.c:273) of variable 'r_coeffs_load_5', poly.c:273 on array 'f.coeffs', poly.c:219 [279]  (2.77 ns)

 <State 45>: 7.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', verify.c:24->poly.c:275) [286]  (0 ns)
	'add' operation ('mem_index_gep', verify.c:25->poly.c:275) [295]  (1.82 ns)
	'icmp' operation ('addrCmp', verify.c:25->poly.c:275) [297]  (1.89 ns)
	'select' operation ('gepindex2', verify.c:25->poly.c:275) [299]  (1.07 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_13', verify.c:25->poly.c:275) [301]  (0 ns)
	'load' operation ('temp_r_coeffs_load_11', verify.c:25->poly.c:275) on array 'f.coeffs', poly.c:219 [302]  (2.77 ns)

 <State 46>: 7.84ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_10', verify.c:25->poly.c:275) on array 'r_coeffs' [329]  (2.77 ns)
	'select' operation ('tmp_289', verify.c:25->poly.c:275) [338]  (0 ns)
	'lshr' operation ('tmp_294', verify.c:25->poly.c:275) [343]  (2.99 ns)
	'and' operation ('tmp_296', verify.c:25->poly.c:275) [345]  (2.08 ns)

 <State 47>: 8.34ns
The critical path consists of the following:
	'lshr' operation ('tmp_277', verify.c:25->poly.c:275) [319]  (0 ns)
	'and' operation ('tmp_278', verify.c:25->poly.c:275) [320]  (0 ns)
	'xor' operation ('tmp_i9', verify.c:25->poly.c:275) [347]  (0 ns)
	'and' operation ('tmp_i2', verify.c:25->poly.c:275) [348]  (0 ns)
	'xor' operation ('tmp_391_i', verify.c:25->poly.c:275) [349]  (2.08 ns)
	'shl' operation ('tmp_310', verify.c:25->poly.c:275) [362]  (2.42 ns)
	'select' operation ('tmp_312', verify.c:25->poly.c:275) [364]  (0 ns)
	'and' operation ('tmp_315', verify.c:25->poly.c:275) [368]  (1.06 ns)
	'store' operation (verify.c:25->poly.c:275) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [372]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
