
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103992                       # Number of seconds simulated
sim_ticks                                103992246462                       # Number of ticks simulated
final_tick                               633629963772                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157244                       # Simulator instruction rate (inst/s)
host_op_rate                                   198829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7407866                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898164                       # Number of bytes of host memory used
host_seconds                                 14038.08                       # Real time elapsed on the host
sim_insts                                  2207402532                       # Number of instructions simulated
sim_ops                                    2791179353                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2802688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4150528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1240064                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1240064                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21896                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10506                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32426                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9688                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9688                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26950932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12931426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39911899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17232                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11924581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11924581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11924581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26950932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12931426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51836480                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249381887                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21413528                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17436118                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918744                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8827921                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135280                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236106                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87155                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193735026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120535399                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21413528                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371386                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5743351                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8112633                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852623                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231113752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.630610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.999715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205640866     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725067      1.18%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139978      0.93%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310853      1.00%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951717      0.84%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1105702      0.48%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757887      0.33%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931089      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550593      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231113752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085866                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.483337                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191391414                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10495203                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331972                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108485                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3786674                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650865                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145462798                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51727                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3786674                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191647212                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6868405                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2475402                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185419                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1150628                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145248442                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1361                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420183                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        39328                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203249192                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676936743                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676936743                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34798486                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33908                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17828                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3604304                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295507                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700946                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144735398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137427336                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83606                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20239939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41340877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1747                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231113752                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.594631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299326                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173071883     74.89%     74.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24490265     10.60%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12392723      5.36%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7987603      3.46%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568355      2.84%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585403      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186587      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778605      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52328      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231113752                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961522     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145847     11.43%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168807     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113937757     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016833      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651612      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805054      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137427336                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.551072                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276176                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507328206                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165009940                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133611833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138703512                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153774                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828316                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141429                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3786674                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6128901                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281840                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144769305                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979916                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850995                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12617                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215965                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134841025                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13520344                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586311                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324737                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243456                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804393                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.540701                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133614415                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133611833                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79395043                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213688458                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.535772                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371546                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22312766                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943063                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227327078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.391826                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177540505     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23323460     10.26%     88.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838963      4.77%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822211      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656783      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542783      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532610      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096467      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973296      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227327078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973296                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369132911                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293344980                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18268135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.493819                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.493819                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609688864                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184105129                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138177751                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249381887                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22447771                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18199768                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2068652                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9192880                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8502180                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2436714                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97548                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194496375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125148808                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22447771                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10938894                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27552950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6311310                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4276557                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12020526                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2067106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230541894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.666939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.026996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202988944     88.05%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1919713      0.83%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3485602      1.51%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3228047      1.40%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2049317      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1683777      0.73%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          964658      0.42%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          996385      0.43%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13225451      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230541894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090014                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.501836                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192523420                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6267567                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27487767                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47346                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4215789                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3896513                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153654529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4215789                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193015156                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1236272                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3907970                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27013018                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1153684                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153523778                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        186302                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       499623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217733688                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715137309                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715137309                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179194444                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38539187                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35286                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17642                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4274640                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14508219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7497060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84894                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1661417                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152521094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144001703                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       121521                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23047436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48556180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    230541894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.624623                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168455723     73.07%     73.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26272153     11.40%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14136723      6.13%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7167687      3.11%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8544027      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2770054      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2589727      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       458097      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147703      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230541894                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         433762     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151791     20.81%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143922     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121099859     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2064518      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17644      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13346747      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7472935      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144001703                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577434                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             729475                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    519396290                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175604031                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140889630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144731178                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278520                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2826551                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96816                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4215789                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         840194                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118533                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152556378                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14508219                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7497060                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17642                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2257012                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141927665                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12876784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2074032                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20349554                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20035465                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7472770                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569118                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140889666                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140889630                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81301327                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226508481                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564955                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358933                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104362328                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128500476                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24056183                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2094892                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226326105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172211244     76.09%     76.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24911331     11.01%     87.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12922427      5.71%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4150020      1.83%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5706521      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1911746      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1107455      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       978201      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2427160      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226326105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104362328                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128500476                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19081908                       # Number of memory references committed
system.switch_cpus1.commit.loads             11681664                       # Number of loads committed
system.switch_cpus1.commit.membars              17642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18547693                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115768965                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2650273                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2427160                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           376455604                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309329171                       # The number of ROB writes
system.switch_cpus1.timesIdled                3015407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18839993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104362328                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128500476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104362328                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.389578                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.389578                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418484                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418484                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       638332750                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197160758                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141765307                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35284                       # number of misc regfile writes
system.l2.replacements                          32431                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           878353                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40623                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.622061                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            50.414327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.017784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3946.152787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.550808                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1955.455252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1408.998841                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            826.410201                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006154                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.481708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.238703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.171997                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100880                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        75225                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30217                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  105442                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27790                       # number of Writeback hits
system.l2.Writeback_hits::total                 27790                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        75225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30217                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105442                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        75225                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30217                       # number of overall hits
system.l2.overall_hits::total                  105442                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21896                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10506                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32426                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10506                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32426                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21896                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10506                       # number of overall misses
system.l2.overall_misses::total                 32426                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1510503                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3618498561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2043524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1755096098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5377148686                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1510503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3618498561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2043524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1755096098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5377148686                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1510503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3618498561                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2043524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1755096098                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5377148686                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              137868                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27790                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27790                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137868                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137868                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.225451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.257987                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235196                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.225451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.235196                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.225451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.235196                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151050.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165258.428982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       145966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167056.548449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165828.307099                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151050.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165258.428982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       145966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167056.548449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165828.307099                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151050.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165258.428982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       145966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167056.548449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165828.307099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9688                       # number of writebacks
system.l2.writebacks::total                      9688                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32426                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32426                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32426                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       927681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2343577479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1226996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1143116353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3488848509                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       927681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2343577479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1226996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1143116353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3488848509                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       927681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2343577479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1226996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1143116353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3488848509                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.225451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257987                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235196                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.225451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.225451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235196                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92768.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107032.219538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87642.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108806.049210                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107594.168538                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92768.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107032.219538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87642.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108806.049210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107594.168538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92768.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107032.219538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87642.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108806.049210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107594.168538                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.585941                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860262                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849835.945155                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.585941                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015362                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875939                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852612                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852612                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852612                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852612                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852612                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852612                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1806859                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1806859                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1806859                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1806859                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1806859                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1806859                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852623                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852623                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164259.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164259.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164259.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164259.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164259.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164259.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1593503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1593503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1593503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1593503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1593503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1593503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159350.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159350.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159350.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159350.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159350.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159350.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97121                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998812                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97377                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.436602                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.594602                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.405398                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916385                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083615                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413683                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413683                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677244                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17312                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17312                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090927                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090927                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090927                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400425                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400493                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39280906499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39280906499                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6258681                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6258681                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39287165180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39287165180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39287165180                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39287165180                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491420                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491420                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491420                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491420                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98098.037083                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98098.037083                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92039.426471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92039.426471                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98097.008387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98097.008387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98097.008387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98097.008387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17954                       # number of writebacks
system.cpu0.dcache.writebacks::total            17954                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303304                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303372                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97121                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97121                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97121                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97121                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8792364791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8792364791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8792364791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8792364791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8792364791                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8792364791                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90530.006806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90530.006806                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90530.006806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90530.006806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90530.006806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90530.006806                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996841                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015068363                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192372.274298                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996841                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12020511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12020511                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12020511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12020511                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12020511                       # number of overall hits
system.cpu1.icache.overall_hits::total       12020511                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2484662                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2484662                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2484662                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2484662                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2484662                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2484662                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12020526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12020526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12020526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12020526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12020526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12020526                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165644.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165644.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165644.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165644.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2175239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2175239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2175239                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2175239                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155374.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155374.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155374.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155374.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40723                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169266627                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40979                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4130.569975                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.009717                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.990283                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910194                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089806                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9676624                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9676624                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7366729                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7366729                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17642                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17642                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17642                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17642                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17043353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17043353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17043353                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17043353                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122485                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       122485                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        122485                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       122485                       # number of overall misses
system.cpu1.dcache.overall_misses::total       122485                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13746019706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13746019706                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13746019706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13746019706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13746019706                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13746019706                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9799109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9799109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7366729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7366729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17165838                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17165838                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17165838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17165838                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012500                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112226.147741                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112226.147741                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112226.147741                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112226.147741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112226.147741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112226.147741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9836                       # number of writebacks
system.cpu1.dcache.writebacks::total             9836                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81762                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81762                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81762                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81762                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40723                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40723                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40723                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40723                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3816660169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3816660169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3816660169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3816660169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3816660169                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3816660169                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93722.470569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93722.470569                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93722.470569                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93722.470569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93722.470569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93722.470569                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
