#pragma once

#include <utils/DPCPP.h>
#include <utils/Macros.h>

namespace xpu {
namespace dpcpp {

struct DeviceProp {
#if !defined(__INTEL_LLVM_COMPILER) || \
    (defined(__INTEL_LLVM_COMPILER) && __INTEL_LLVM_COMPILER < 20230000)
  dpcpp_info_t<sycl::info::device, dpcpp_dev_name> dev_name;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_type> dev_type;
  dpcpp_info_t<sycl::info::platform, dpcpp_platform_name> platform_name;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_vendor> vendor;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_driver_version> driver_version;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_version> version;
  // dpcpp_info_t<sycl::info::device, dpcpp_dev_backend_version>
  // backend_version;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_is_available> is_available;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_param_size> max_param_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_compute_units>
      max_compute_units;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_work_item_dims>
      max_work_item_dims;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_work_group_size>
      max_work_group_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_num_subgroup> max_num_subgroup;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_subgroup_sizes> subgroup_sizes;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_clock_freq> max_clock_freq;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_address_bits> address_bits;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_alloc_size> max_mem_alloc_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_mem_base_addr_align>
      base_addr_align;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_half_fp_config> half_fp_config;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_single_fp_config> single_fp_config;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_double_fp_config> double_fp_config;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_global_mem_size> global_mem_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_global_mem_cache_type>
      global_mem_cache_type;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_global_mem_cache_size>
      global_mem_cache_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_global_mem_cache_line_size>
      global_mem_cache_line_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_local_mem_type> local_mem_type;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_local_mem_size> local_mem_size;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_max_sub_devices> max_sub_devices;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_profiling_resolution>
      profiling_resolution;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_char>
      pref_vec_width_char;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_short>
      pref_vec_width_short;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_int>
      pref_vec_width_int;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_long>
      pref_vec_width_long;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_float>
      pref_vec_width_float;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_double>
      pref_vec_width_double;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_pref_vec_width_half>
      pref_vec_width_half;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_char>
      native_vec_width_char;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_short>
      native_vec_width_short;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_int>
      native_vec_width_int;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_long>
      native_vec_width_long;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_float>
      native_vec_width_float;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_double>
      native_vec_width_double;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_native_vec_width_half>
      native_vec_width_half;
  // intel_extensions
  dpcpp_info_t<sycl::info::device, dpcpp_dev_ext_intel_gpu_eu_count>
      gpu_eu_count;
  dpcpp_info_t<
      sycl::info::device,
      dpcpp_dev_ext_intel_gpu_eu_count_per_subslice>
      gpu_eu_count_per_subslice;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_ext_intel_gpu_eu_simd_width>
      gpu_eu_simd_width;
  dpcpp_info_t<sycl::info::device, dpcpp_dev_ext_intel_gpu_hw_threads_per_eu>
      gpu_hw_threads_per_eu;
#else
  dpcpp_info_t<dpcpp_dev_name> dev_name;
  dpcpp_info_t<dpcpp_dev_type> dev_type;
  dpcpp_info_t<dpcpp_platform_name> platform_name;
  dpcpp_info_t<dpcpp_dev_vendor> vendor;
  dpcpp_info_t<dpcpp_dev_driver_version> driver_version;
  dpcpp_info_t<dpcpp_dev_version> version;
  // dpcpp_info_t< dpcpp_dev_backend_version> backend_version;
  dpcpp_info_t<dpcpp_dev_is_available> is_available;
  dpcpp_info_t<dpcpp_dev_max_param_size> max_param_size;
  dpcpp_info_t<dpcpp_dev_max_compute_units> max_compute_units;
  dpcpp_info_t<dpcpp_dev_max_work_item_dims> max_work_item_dims;
  dpcpp_info_t<dpcpp_dev_max_work_group_size> max_work_group_size;
  dpcpp_info_t<dpcpp_dev_max_num_subgroup> max_num_subgroup;
  dpcpp_info_t<dpcpp_dev_subgroup_sizes> subgroup_sizes;
  dpcpp_info_t<dpcpp_dev_max_clock_freq> max_clock_freq;
  dpcpp_info_t<dpcpp_dev_address_bits> address_bits;
  dpcpp_info_t<dpcpp_dev_max_alloc_size> max_mem_alloc_size;
  dpcpp_info_t<dpcpp_dev_mem_base_addr_align> base_addr_align;
  dpcpp_info_t<dpcpp_dev_half_fp_config> half_fp_config;
  dpcpp_info_t<dpcpp_dev_single_fp_config> single_fp_config;
  dpcpp_info_t<dpcpp_dev_double_fp_config> double_fp_config;
  dpcpp_info_t<dpcpp_dev_global_mem_size> global_mem_size;
  dpcpp_info_t<dpcpp_dev_global_mem_cache_type> global_mem_cache_type;
  dpcpp_info_t<dpcpp_dev_global_mem_cache_size> global_mem_cache_size;
  dpcpp_info_t<dpcpp_dev_global_mem_cache_line_size> global_mem_cache_line_size;
  dpcpp_info_t<dpcpp_dev_local_mem_type> local_mem_type;
  dpcpp_info_t<dpcpp_dev_local_mem_size> local_mem_size;
  dpcpp_info_t<dpcpp_dev_max_sub_devices> max_sub_devices;
  dpcpp_info_t<dpcpp_dev_profiling_resolution> profiling_resolution;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_char> pref_vec_width_char;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_short> pref_vec_width_short;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_int> pref_vec_width_int;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_long> pref_vec_width_long;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_float> pref_vec_width_float;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_double> pref_vec_width_double;
  dpcpp_info_t<dpcpp_dev_pref_vec_width_half> pref_vec_width_half;
  dpcpp_info_t<dpcpp_dev_native_vec_width_char> native_vec_width_char;
  dpcpp_info_t<dpcpp_dev_native_vec_width_short> native_vec_width_short;
  dpcpp_info_t<dpcpp_dev_native_vec_width_int> native_vec_width_int;
  dpcpp_info_t<dpcpp_dev_native_vec_width_long> native_vec_width_long;
  dpcpp_info_t<dpcpp_dev_native_vec_width_float> native_vec_width_float;
  dpcpp_info_t<dpcpp_dev_native_vec_width_double> native_vec_width_double;
  dpcpp_info_t<dpcpp_dev_native_vec_width_half> native_vec_width_half;
  // intel_extensions
  dpcpp_info_t<dpcpp_dev_ext_intel_gpu_eu_count> gpu_eu_count;
  dpcpp_info_t<dpcpp_dev_ext_intel_gpu_eu_count_per_subslice>
      gpu_eu_count_per_subslice;
  dpcpp_info_t<dpcpp_dev_ext_intel_gpu_eu_simd_width> gpu_eu_simd_width;
  dpcpp_info_t<dpcpp_dev_ext_intel_gpu_hw_threads_per_eu> gpu_hw_threads_per_eu;
#endif
#if (defined(__INTEL_LLVM_COMPILER) && __INTEL_LLVM_COMPILER >= 20240100)
  dpcpp_info_t<dpcpp_dev_architecture> device_arch;
#endif

  bool support_fp64;
  bool support_atomic64;
};

} // namespace dpcpp
} // namespace xpu
