Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed May 10 22:15:33 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.461        0.000                      0                  182        0.169        0.000                      0                  182        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.461        0.000                      0                  182        0.169        0.000                      0                  182        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.394ns (52.669%)  route 2.151ns (47.331%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.530 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.530    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.764 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.764    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198    13.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.229    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X87Y133        FDRE (Setup_fdre_C_D)        0.056    14.226    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.390ns (52.627%)  route 2.151ns (47.373%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.530 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.530    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.760 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.760    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198    13.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.229    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X87Y133        FDRE (Setup_fdre_C_D)        0.056    14.226    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 2.341ns (52.111%)  route 2.151ns (47.889%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.530 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.530    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.711 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.711    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198    13.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.229    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X87Y133        FDRE (Setup_fdre_C_D)        0.056    14.226    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 2.319ns (51.875%)  route 2.151ns (48.125%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 13.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.530 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.530    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.689 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.689    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198    13.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.229    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X87Y133        FDRE (Setup_fdre_C_D)        0.056    14.226    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.305ns (51.724%)  route 2.151ns (48.276%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.675 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.675    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X87Y132        FDRE (Setup_fdre_C_D)        0.056    14.225    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 2.301ns (51.680%)  route 2.151ns (48.320%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.671 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.671    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X87Y132        FDRE (Setup_fdre_C_D)        0.056    14.225    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.252ns (51.143%)  route 2.151ns (48.857%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.622 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.622    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X87Y132        FDRE (Setup_fdre_C_D)        0.056    14.225    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 2.230ns (50.897%)  route 2.151ns (49.103%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.441 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.600 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.600    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X87Y132        FDRE (Setup_fdre_C_D)        0.056    14.225    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 2.216ns (50.740%)  route 2.151ns (49.260%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.586 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.586    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X87Y131        FDRE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X87Y131        FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X87Y131        FDRE (Setup_fdre_C_D)        0.056    14.224    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.212ns (50.695%)  route 2.151ns (49.305%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.341     4.560 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.167    tx/clk_cnt_reg[3]
    SLICE_X86Y128        LUT2 (Prop_lut2_I1_O)        0.097     5.264 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.264    tx/state1_carry_i_7_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.676 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.676    tx/state1_carry_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.765 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.765    tx/state1_carry__0_n_0
    SLICE_X86Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.854 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.854    tx/state1_carry__1_n_0
    SLICE_X86Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.943 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.545     7.487    tx/state1_carry__2_n_0
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.097     7.584 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.584    tx/clk_cnt[0]_i_6_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.996 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.085 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.085    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X87Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.174 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X87Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.263 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X87Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.352 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X87Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.582 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.582    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X87Y131        FDRE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X87Y131        FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X87Y131        FDRE (Setup_fdre_C_D)        0.056    14.224    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tmp_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nfsr_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.759%)  route 0.112ns (44.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  tmp_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tmp_byte_reg[5]/Q
                         net (fo=2, routed)           0.112     1.763    tmp_byte[5]
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[5]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X86Y128        FDRE (Hold_fdre_C_D)         0.070     1.594    nfsr_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  nfsr_byte_reg[0]/Q
                         net (fo=1, routed)           0.109     1.760    tx/Q[0]
    SLICE_X85Y127        FDRE                                         r  tx/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     2.024    tx/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  tx/data_r_reg[0]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.066     1.588    tx/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.596     1.515    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDSE                                         r  wrapper/nfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDSE (Prop_fdse_C_Q)         0.141     1.656 r  wrapper/nfsr_reg[15]/Q
                         net (fo=2, routed)           0.122     1.779    wrapper/nfsr_reg_n_0_[15]
    SLICE_X86Y132        FDRE                                         r  wrapper/nfsr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     2.030    wrapper/clk_IBUF_BUFG
    SLICE_X86Y132        FDRE                                         r  wrapper/nfsr_reg[14]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X86Y132        FDRE (Hold_fdre_C_D)         0.075     1.603    wrapper/nfsr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.530%)  route 0.149ns (44.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.149     1.800    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  tx/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    tx/FSM_onehot_state[1]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  tx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     2.024    tx/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.120     1.664    tx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.513    wrapper/clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  wrapper/nfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  wrapper/nfsr_reg[1]/Q
                         net (fo=1, routed)           0.120     1.774    wrapper/nfsr_reg_n_0_[1]
    SLICE_X86Y131        FDSE                                         r  wrapper/nfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     2.029    wrapper/clk_IBUF_BUFG
    SLICE_X86Y131        FDSE                                         r  wrapper/nfsr_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X86Y131        FDSE (Hold_fdse_C_D)         0.070     1.583    wrapper/nfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.367%)  route 0.123ns (46.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.513    wrapper/clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  wrapper/nfsr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  wrapper/nfsr_reg[20]/Q
                         net (fo=2, routed)           0.123     1.778    wrapper/nfsr_reg_n_0_[20]
    SLICE_X86Y131        FDRE                                         r  wrapper/nfsr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     2.029    wrapper/clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  wrapper/nfsr_reg[19]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.066     1.579    wrapper/nfsr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tmp_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nfsr_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.272%)  route 0.122ns (42.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  tmp_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  tmp_byte_reg[3]/Q
                         net (fo=2, routed)           0.122     1.796    tmp_byte[3]
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[3]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X85Y128        FDRE (Hold_fdre_C_D)         0.072     1.594    nfsr_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.207%)  route 0.140ns (49.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.595     1.514    wrapper/clk_IBUF_BUFG
    SLICE_X89Y132        FDSE                                         r  wrapper/nfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y132        FDSE (Prop_fdse_C_Q)         0.141     1.655 r  wrapper/nfsr_reg[10]/Q
                         net (fo=1, routed)           0.140     1.795    wrapper/nfsr_reg_n_0_[10]
    SLICE_X88Y132        FDRE                                         r  wrapper/nfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     2.030    wrapper/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  wrapper/nfsr_reg[9]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X88Y132        FDRE (Hold_fdre_C_D)         0.063     1.590    wrapper/nfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.275%)  route 0.099ns (43.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.595     1.514    wrapper/clk_IBUF_BUFG
    SLICE_X86Y132        FDRE                                         r  wrapper/nfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.128     1.642 r  wrapper/nfsr_reg[14]/Q
                         net (fo=1, routed)           0.099     1.742    wrapper/nfsr_reg_n_0_[14]
    SLICE_X88Y132        FDSE                                         r  wrapper/nfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     2.030    wrapper/clk_IBUF_BUFG
    SLICE_X88Y132        FDSE                                         r  wrapper/nfsr_reg[13]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X88Y132        FDSE (Hold_fdse_C_D)         0.005     1.533    wrapper/nfsr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.767%)  route 0.174ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.596     1.515    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  wrapper/nfsr_reg[26]/Q
                         net (fo=1, routed)           0.174     1.830    wrapper/nfsr_reg_n_0_[26]
    SLICE_X85Y132        FDRE                                         r  wrapper/nfsr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     2.029    wrapper/clk_IBUF_BUFG
    SLICE_X85Y132        FDRE                                         r  wrapper/nfsr_reg[25]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072     1.621    wrapper/nfsr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y128   buffer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y129   byte_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y129   byte_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y128   byte_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y128   nfsr_byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y128   nfsr_byte_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y128   nfsr_byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y128   nfsr_byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y128   nfsr_byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   buffer_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   buffer_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   byte_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   byte_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y128   nfsr_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y128   nfsr_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   buffer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   buffer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y129   byte_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   byte_index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   byte_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y128   nfsr_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y128   nfsr_byte_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 3.519ns (74.266%)  route 1.219ns (25.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDSE (Prop_fdse_C_Q)         0.341     4.562 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.219     5.781    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     8.959 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     8.959    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.397ns (80.136%)  route 0.346ns (19.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.346     1.998    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.254 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.254    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDSE                                         r  wrapper/nfsr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDSE                                         r  wrapper/nfsr_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDRE                                         r  wrapper/nfsr_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/nfsr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.907     5.713    wrapper/nfsr_reg[1]_0
    SLICE_X86Y133        FDSE                                         r  wrapper/nfsr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    wrapper/clk_IBUF_BUFG
    SLICE_X86Y133        FDSE                                         r  wrapper/nfsr_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.423ns (24.919%)  route 4.287ns (75.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.903     5.709    tx/rstn
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.423ns (24.919%)  route 4.287ns (75.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.903     5.709    tx/rstn
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.423ns (24.919%)  route 4.287ns (75.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.383     4.709    tx/rstn_IBUF
    SLICE_X88Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.806 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=93, routed)          0.903     5.709    tx/rstn
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.198     3.976    tx/clk_IBUF_BUFG
    SLICE_X87Y133        FDRE                                         r  tx/clk_cnt_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.290ns (13.302%)  route 1.893ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.118     2.183    nfsr_byte[7]_i_1_n_0
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.290ns (13.302%)  route 1.893ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.118     2.183    nfsr_byte[7]_i_1_n_0
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  nfsr_byte_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            nfsr_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.290ns (13.294%)  route 1.894ns (86.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.775     2.020    rstn_IBUF
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  nfsr_byte[7]_i_1/O
                         net (fo=8, routed)           0.119     2.185    nfsr_byte[7]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  nfsr_byte_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.326ns  (logic 0.290ns (12.489%)  route 2.035ns (87.511%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.035     2.281    wrapper/rstn_IBUF
    SLICE_X88Y128        LUT4 (Prop_lut4_I1_O)        0.045     2.326 r  wrapper/obit_i_1/O
                         net (fo=1, routed)           0.000     2.326    wrapper/obit_i_1_n_0
    SLICE_X88Y128        FDRE                                         r  wrapper/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.026    wrapper/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  wrapper/obit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            pause_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.331ns  (logic 0.290ns (12.462%)  route 2.040ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.040     2.286    tx/rstn_IBUF
    SLICE_X88Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.331 r  tx/pause_inv_i_1/O
                         net (fo=1, routed)           0.000     2.331    tx_n_2
    SLICE_X88Y128        FDRE                                         r  pause_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  pause_reg_inv/C





