#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 10 10:57:03 2024
# Process ID: 29592
# Current directory: D:/verilog/breakout_final/breakout/break_1.runs/synth_1
# Command line: vivado.exe -log breakout.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source breakout.tcl
# Log file: D:/verilog/breakout_final/breakout/break_1.runs/synth_1/breakout.vds
# Journal file: D:/verilog/breakout_final/breakout/break_1.runs/synth_1\vivado.jou
# Running On: LAPTOOP-DREAM, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
source breakout.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.266 ; gain = 184.449
Command: read_checkpoint -auto_incremental -incremental D:/verilog/breakout_final/breakout/break_1.srcs/utils_1/imports/synth_1/breakout.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/verilog/breakout_final/breakout/break_1.srcs/utils_1/imports/synth_1/breakout.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top breakout -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1333.094 ; gain = 440.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'd384620 truncated to fit in 18 bits [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:4]
WARNING: [Synth 8-10929] literal value 'd342470 truncated to fit in 18 bits [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:5]
WARNING: [Synth 8-10929] literal value 'd304880 truncated to fit in 18 bits [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:6]
WARNING: [Synth 8-10929] literal value 'd287360 truncated to fit in 18 bits [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:7]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_acq_4', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_four.v:28]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_acq_3', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_three.v:28]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_acq_2', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_two.v:30]
WARNING: [Synth 8-10929] literal value 'h12345678 truncated to fit in 8 bits [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/rand.v:5]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_now_2', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:197]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_now_3', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:203]
INFO: [Synth 8-11241] undeclared symbol 'BrickHit_now_4', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:210]
INFO: [Synth 8-11241] undeclared symbol 'DrawBrick_2', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:248]
INFO: [Synth 8-11241] undeclared symbol 'DrawBrick_3', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:258]
INFO: [Synth 8-11241] undeclared symbol 'DrawBrick_4', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:267]
INFO: [Synth 8-11241] undeclared symbol 'douta_00', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:839]
INFO: [Synth 8-11241] undeclared symbol 'douta_01', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:846]
INFO: [Synth 8-11241] undeclared symbol 'douta_02', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:853]
INFO: [Synth 8-11241] undeclared symbol 'douta_03', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:860]
INFO: [Synth 8-11241] undeclared symbol 'douta_04', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:867]
INFO: [Synth 8-11241] undeclared symbol 'douta_05', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:874]
INFO: [Synth 8-11241] undeclared symbol 'douta_06', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:882]
INFO: [Synth 8-11241] undeclared symbol 'douta_07', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:889]
INFO: [Synth 8-11241] undeclared symbol 'douta_08', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:896]
INFO: [Synth 8-11241] undeclared symbol 'douta_09', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:903]
INFO: [Synth 8-11241] undeclared symbol 'douta_10', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1000]
INFO: [Synth 8-11241] undeclared symbol 'douta_11', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1007]
INFO: [Synth 8-11241] undeclared symbol 'douta_12', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1014]
INFO: [Synth 8-11241] undeclared symbol 'douta_13', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1021]
INFO: [Synth 8-11241] undeclared symbol 'douta_14', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1028]
INFO: [Synth 8-11241] undeclared symbol 'douta_15', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1035]
INFO: [Synth 8-11241] undeclared symbol 'douta_16', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1043]
INFO: [Synth 8-11241] undeclared symbol 'douta_17', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1050]
INFO: [Synth 8-11241] undeclared symbol 'douta_18', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1057]
INFO: [Synth 8-11241] undeclared symbol 'douta_19', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1064]
INFO: [Synth 8-11241] undeclared symbol 'douta_20', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1160]
INFO: [Synth 8-11241] undeclared symbol 'douta_21', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1167]
INFO: [Synth 8-11241] undeclared symbol 'douta_22', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1174]
INFO: [Synth 8-11241] undeclared symbol 'douta_23', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1181]
INFO: [Synth 8-11241] undeclared symbol 'douta_24', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1188]
INFO: [Synth 8-11241] undeclared symbol 'douta_25', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1195]
INFO: [Synth 8-11241] undeclared symbol 'douta_26', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1203]
INFO: [Synth 8-11241] undeclared symbol 'douta_27', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1210]
INFO: [Synth 8-11241] undeclared symbol 'douta_28', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1217]
INFO: [Synth 8-11241] undeclared symbol 'douta_29', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1224]
INFO: [Synth 8-11241] undeclared symbol 'douta_30', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1320]
INFO: [Synth 8-11241] undeclared symbol 'douta_31', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1327]
INFO: [Synth 8-11241] undeclared symbol 'douta_32', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1334]
INFO: [Synth 8-11241] undeclared symbol 'douta_33', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1341]
INFO: [Synth 8-11241] undeclared symbol 'douta_34', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1348]
INFO: [Synth 8-11241] undeclared symbol 'douta_35', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1355]
INFO: [Synth 8-11241] undeclared symbol 'douta_36', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1363]
INFO: [Synth 8-11241] undeclared symbol 'douta_37', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1370]
INFO: [Synth 8-11241] undeclared symbol 'douta_38', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1377]
INFO: [Synth 8-11241] undeclared symbol 'douta_39', assumed default net type 'wire' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1384]
INFO: [Synth 8-6157] synthesizing module 'breakout' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/out.v:1]
INFO: [Synth 8-6157] synthesizing module 'breakout_videogen' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:3]
INFO: [Synth 8-6157] synthesizing module 'CustomClock' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/CustomClock_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CustomClock' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/CustomClock_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'breakout_playfield' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/fieldplay.v:2]
INFO: [Synth 8-6155] done synthesizing module 'breakout_playfield' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/fieldplay.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_playfield' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:219]
INFO: [Synth 8-6157] synthesizing module 'breakout_two' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_two.v:1]
INFO: [Synth 8-6155] done synthesizing module 'breakout_two' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_two.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_two' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:242]
INFO: [Synth 8-6157] synthesizing module 'breakout_three' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_three.v:1]
INFO: [Synth 8-6155] done synthesizing module 'breakout_three' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_three.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_three' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:254]
INFO: [Synth 8-6157] synthesizing module 'breakout_four' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_four.v:1]
INFO: [Synth 8-6155] done synthesizing module 'breakout_four' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_four.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_four' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:264]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_playfield' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:279]
WARNING: [Synth 8-7071] port 'ballX' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'ballY' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'BrickHit_now_2' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'BrickHit_now_3' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'BrickHit_now_4' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'DrawBall' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'BrickHit_acq' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7071] port 'Paddlelen' of module 'breakout_playfield' is unconnected for instance 'game1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-7023] instance 'game1' of module 'breakout_playfield' has 21 connections declared, but only 13 given [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:273]
WARNING: [Synth 8-689] width (10) of port connection 'CounterY' does not match port width (9) of module 'breakout_playfield' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:296]
WARNING: [Synth 8-7071] port 'ballX' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'ballY' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'BrickHit_now_2' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'BrickHit_now_3' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'BrickHit_now_4' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'DrawBall' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'BrickHit_acq' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7071] port 'Paddlelen' of module 'breakout_playfield' is unconnected for instance 'game2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
WARNING: [Synth 8-7023] instance 'game2' of module 'breakout_playfield' has 21 connections declared, but only 13 given [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:290]
INFO: [Synth 8-6157] synthesizing module 'beep' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:1]
INFO: [Synth 8-6155] done synthesizing module 'beep' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/beep.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_00' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_00_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_00' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_00_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_00' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:836]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:843]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_2_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:850]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_3_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_3' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:857]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_4' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_4' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_4_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:864]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_5' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_5' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_5_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_5' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:871]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_6' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_6' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_6_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_6' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:879]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_7' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_7' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_7_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_7' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:886]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_8' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_8' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_8_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_8' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:893]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_9' [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_9' (0#1) [D:/verilog/breakout_final/breakout/break_1.runs/synth_1/.Xil/Vivado-29592-LAPTOOP-DREAM/realtime/blk_mem_gen_9_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_9' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:900]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_00' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:997]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1004]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1011]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_3' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1018]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1025]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_5' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1032]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_6' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1040]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_7' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1047]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_8' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1054]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_9' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1061]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_00' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1157]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1164]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1171]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_3' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1178]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1185]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_5' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1192]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_6' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1200]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_7' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1207]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_8' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1214]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_9' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1221]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_00' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1317]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_1' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1324]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_2' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1331]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_3' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1338]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1345]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_5' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1352]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_6' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1360]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_7' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1367]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_8' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1374]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_9' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1381]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/hdmi_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/encode.v:11]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/encode.v:11]
INFO: [Synth 8-6157] synthesizing module 'par_to_ser' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/par_to_ser.v:10]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [G:/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [G:/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [G:/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'par_to_ser' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/par_to_ser.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/hdmi/hdmi_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'led_8' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/led_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_8' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/led_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'rand' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/rand.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rand' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/new/rand.v:1]
INFO: [Synth 8-6155] done synthesizing module 'breakout_videogen' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:3]
INFO: [Synth 8-6157] synthesizing module 'key_filter' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/verilog/key_filter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'key_filter' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/verilog/key_filter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'breakout' (0#1) [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/out.v:1]
WARNING: [Synth 8-6014] Unused sequential element BrickHit_nowR_2_reg was removed.  [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_two.v:28]
WARNING: [Synth 8-6014] Unused sequential element BrickHit_nowR_3_reg was removed.  [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_three.v:26]
WARNING: [Synth 8-6014] Unused sequential element BrickHit_nowR_4_reg was removed.  [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/breakout_four.v:26]
WARNING: [Synth 8-6014] Unused sequential element BrickHit_reg was removed.  [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:419]
WARNING: [Synth 8-6014] Unused sequential element times_reg_reg was removed.  [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:493]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.934 ; gain = 570.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.934 ; gain = 570.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.934 ; gain = 570.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1462.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/CustomClock/CustomClock/CustomClock_in_context.xdc] for cell 'myVideoGen/mygate'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/CustomClock/CustomClock/CustomClock_in_context.xdc] for cell 'myVideoGen/mygate'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'myVideoGen/bram'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'myVideoGen/bram'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_01'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_01'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_11'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_11'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_21'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_21'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_31'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'myVideoGen/bram_31'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_02'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_02'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_12'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_12'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_22'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_22'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_32'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'myVideoGen/bram_32'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_00'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_00'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_10'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_10'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_20'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_20'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_30'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00/blk_mem_gen_00_in_context.xdc] for cell 'myVideoGen/bram_30'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_03'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_03'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_13'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_13'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_23'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_23'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_33'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'myVideoGen/bram_33'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_04'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_04'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_14'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_14'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_24'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_24'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_34'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'myVideoGen/bram_34'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_05'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_05'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_15'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_15'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_25'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_25'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_35'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'myVideoGen/bram_35'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_06'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_06'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_16'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_16'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_26'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_26'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_36'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'myVideoGen/bram_36'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_07'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_07'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_17'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_17'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_27'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_27'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_37'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'myVideoGen/bram_37'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_08'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_08'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_18'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_18'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_28'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_28'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_38'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8/blk_mem_gen_8_in_context.xdc] for cell 'myVideoGen/bram_38'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_09'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_09'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_19'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_19'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_29'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_29'
Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_39'
Finished Parsing XDC File [d:/verilog/breakout_final/breakout/break_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9/blk_mem_gen_9_in_context.xdc] for cell 'myVideoGen/bram_39'
Parsing XDC File [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'VGA_B'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'VGA_G'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'VGA_R'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'VGA_B'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'VGA_G'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'VGA_R'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ddc_scl'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ddc_sda'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ddc_scl'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ddc_sda'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'attack'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'attack'. [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc:89]
Finished Parsing XDC File [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/breakout_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/breakout_final/breakout/break_1.srcs/constrs_1/new/TET.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/breakout_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/breakout_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1561.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1561.289 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1561.289 ; gain = 668.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1561.289 ; gain = 668.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/mygate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_33. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_04. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_34. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_05. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_35. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_06. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_36. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_07. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_37. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_08. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_38. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_09. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myVideoGen/bram_39. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1561.289 ; gain = 668.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'douta_0_reg' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:758]
WARNING: [Synth 8-327] inferring latch for variable 'douta_1_reg' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:921]
WARNING: [Synth 8-327] inferring latch for variable 'douta_2_reg' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1081]
WARNING: [Synth 8-327] inferring latch for variable 'douta_3_reg' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:1240]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1561.289 ; gain = 668.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 10    
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	             1024 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 6     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   8 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 10    
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 15    
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 11    
	  41 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 49    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'myVideoGen/b_reg_reg[0]/Q' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:715]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:715]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:715]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'myVideoGen/g_reg_reg[0]/Q' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:714]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:714]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:714]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'myVideoGen/r_reg_reg[0]/Q' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:713]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:713]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/verilog/breakout_final/breakout/break_1.srcs/sources_1/imports/FPGA-Breakout-Game-main/videogen.v:713]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:03:30 . Memory (MB): peak = 1619.961 ; gain = 727.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|beep        | freq_data  | 64x18         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:03:39 . Memory (MB): peak = 1619.961 ; gain = 727.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:03:43 . Memory (MB): peak = 1619.961 ; gain = 727.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:03:55 . Memory (MB): peak = 1702.988 ; gain = 810.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:04:07 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:04:07 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|breakout    | myVideoGen/U5/data_reg[31] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/U5/data_reg[27] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/U5/data_reg[16] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA_2_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA_3_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA_4_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA1_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|breakout    | myVideoGen/BHA2_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |CustomClock    |         1|
|2     |blk_mem_gen_0  |         1|
|3     |blk_mem_gen_00 |         4|
|4     |blk_mem_gen_1  |         4|
|5     |blk_mem_gen_2  |         4|
|6     |blk_mem_gen_3  |         4|
|7     |blk_mem_gen_4  |         4|
|8     |blk_mem_gen_5  |         4|
|9     |blk_mem_gen_6  |         4|
|10    |blk_mem_gen_7  |         4|
|11    |blk_mem_gen_8  |         4|
|12    |blk_mem_gen_9  |         4|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |CustomClock    |     1|
|2     |blk_mem_gen    |     2|
|4     |blk_mem_gen_00 |     3|
|7     |blk_mem_gen    |     1|
|8     |blk_mem_gen_1  |     3|
|11    |blk_mem_gen    |     1|
|12    |blk_mem_gen_2  |     3|
|15    |blk_mem_gen    |     1|
|16    |blk_mem_gen_3  |     3|
|19    |blk_mem_gen    |     1|
|20    |blk_mem_gen_4  |     3|
|23    |blk_mem_gen    |     1|
|24    |blk_mem_gen_5  |     3|
|27    |blk_mem_gen    |     1|
|28    |blk_mem_gen_6  |     3|
|31    |blk_mem_gen    |     1|
|32    |blk_mem_gen_7  |     3|
|35    |blk_mem_gen    |     1|
|36    |blk_mem_gen_8  |     3|
|39    |blk_mem_gen    |     1|
|40    |blk_mem_gen_9  |     3|
|43    |BUFG           |     1|
|44    |CARRY4         |   147|
|45    |LUT1           |    30|
|46    |LUT2           |   223|
|47    |LUT3           |  3296|
|48    |LUT4           |  2459|
|49    |LUT5           |  4131|
|50    |LUT6           |  2077|
|51    |MUXF7          |    58|
|52    |MUXF8          |    16|
|53    |ODDR           |     4|
|54    |SRL16E         |     9|
|55    |FDCE           |   208|
|56    |FDPE           |    10|
|57    |FDRE           |  6417|
|58    |FDSE           |    30|
|59    |LD             |     4|
|60    |IBUF           |     9|
|61    |OBUF           |    17|
|62    |OBUFDS         |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1715.461 ; gain = 822.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:04:05 . Memory (MB): peak = 1715.461 ; gain = 724.523
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1715.461 ; gain = 822.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1722.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1731.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete | Checksum: 756344b
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 100 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:04:27 . Memory (MB): peak = 1731.012 ; gain = 1251.676
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1731.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog/breakout_final/breakout/break_1.runs/synth_1/breakout.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file breakout_utilization_synth.rpt -pb breakout_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 11:01:43 2024...
