Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 26 13:53:39 2024
| Host         : hwl3-vb016 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FSM_timing_summary_routed.rpt -pb top_FSM_timing_summary_routed.pb -rpx top_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U5/counter_reg[27]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.421        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.421        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U5/counter_reg[20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 r  U5/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    U5/counter_reg[24]_i_1_n_6
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    U5/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[25]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.109    15.132    U5/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U5/counter_reg[20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.703 r  U5/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.703    U5/counter_reg[24]_i_1_n_4
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    U5/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[27]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.109    15.132    U5/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U5/counter_reg[20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.627 r  U5/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.627    U5/counter_reg[24]_i_1_n_5
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    U5/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[26]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.109    15.132    U5/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U5/counter_reg[20]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.607 r  U5/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.607    U5/counter_reg[24]_i_1_n_7
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.443    14.784    U5/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  U5/counter_reg[24]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.109    15.132    U5/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 r  U5/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.594    U5/counter_reg[20]_i_1_n_6
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.109    15.133    U5/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.586 r  U5/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.586    U5/counter_reg[20]_i_1_n_4
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[23]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.109    15.133    U5/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.510 r  U5/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.510    U5/counter_reg[20]_i_1_n_5
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[22]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.109    15.133    U5/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U5/counter_reg[16]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.490 r  U5/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.490    U5/counter_reg[20]_i_1_n_7
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.109    15.133    U5/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U5/counter_reg_n_0_[1]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U5/counter_reg[0]_i_1_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U5/counter_reg[4]_i_1_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U5/counter_reg[8]_i_1_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U5/counter_reg[12]_i_1_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.477 r  U5/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.477    U5/counter_reg[16]_i_1_n_6
    SLICE_X42Y10         FDRE                                         r  U5/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    U5/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  U5/counter_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.109    15.134    U5/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 U6/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.806ns (77.323%)  route 0.530ns (22.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    U6/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  U6/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U6/count_reg[1]/Q
                         net (fo=1, routed)           0.530     6.132    U6/count_reg_n_0_[1]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.806 r  U6/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    U6/count_reg[0]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  U6/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U6/count_reg[4]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  U6/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    U6/count_reg[8]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  U6/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    U6/count_reg[12]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 r  U6/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.482    U6/count_reg[16]_i_1_n_6
    SLICE_X65Y24         FDRE                                         r  U6/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    U6/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  U6/count_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    U6/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U6/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  U6/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U6/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    U6/count_reg_n_0_[11]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  U6/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    U6/count_reg[8]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  U6/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    U6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  U6/count_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    U6/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U6/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    U6/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U6/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U6/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    U6/count_reg_n_0_[15]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  U6/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    U6/count_reg[12]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  U6/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    U6/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U6/count_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    U6/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U6/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  U6/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U6/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    U6/count_reg_n_0_[7]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  U6/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    U6/count_reg[4]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  U6/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    U6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  U6/count_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    U6/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U6/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    U6/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  U6/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U6/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.718    U6/count_reg_n_0_[3]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  U6/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    U6/count_reg[0]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  U6/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.982    U6/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  U6/count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    U6/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  U5/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U5/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    U5/counter_reg_n_0_[10]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  U5/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U5/counter_reg[8]_i_1_n_5
    SLICE_X42Y8          FDRE                                         r  U5/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    U5/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  U5/counter_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.134     1.579    U5/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  U5/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U5/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    U5/counter_reg_n_0_[14]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  U5/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U5/counter_reg[12]_i_1_n_5
    SLICE_X42Y9          FDRE                                         r  U5/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    U5/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  U5/counter_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.134     1.579    U5/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    U5/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  U5/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U5/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    U5/counter_reg_n_0_[6]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  U5/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U5/counter_reg[4]_i_1_n_5
    SLICE_X42Y7          FDRE                                         r  U5/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.959    U5/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  U5/counter_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.134     1.579    U5/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    U5/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  U5/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  U5/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.723    U5/counter_reg_n_0_[18]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  U5/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U5/counter_reg[16]_i_1_n_5
    SLICE_X42Y10         FDRE                                         r  U5/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    U5/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  U5/counter_reg[18]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.134     1.578    U5/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.444    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  U5/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.723    U5/counter_reg_n_0_[22]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  U5/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U5/counter_reg[20]_i_1_n_5
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    U5/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  U5/counter_reg[22]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.134     1.578    U5/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U5/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U5/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.725    U5/counter_reg_n_0_[2]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  U5/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    U5/counter_reg[0]_i_1_n_5
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.960    U5/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  U5/counter_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.134     1.580    U5/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y6    U5/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y8    U5/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y8    U5/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y9    U5/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y9    U5/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y9    U5/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y9    U5/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y10   U5/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y10   U5/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    U5/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y8    U5/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y8    U5/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    U5/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    U5/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y6    U5/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y7    U5/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y7    U5/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y7    U5/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y7    U5/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   U5/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   U5/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   U5/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   U5/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   U6/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   U6/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U6/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U6/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U6/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U6/count_reg[15]/C



