module tb_mux4to1;
    reg a, b, c, d;
    reg [1:0] sel;
    wire out;

    mux4to1 uut(.a(a), .b(b), .c(c), .d(d), .sel(sel), .out(out));

    initial begin
        $dumpfile("mux4to1.vcd");
        $dumpvars(0, tb_mux4to1);

        a = 1'b0; b = 1'b1; c = 1'b0; d = 1'b1;

        
        sel = 2'b00; #10; $display("sel=%b, out=%b", sel, out);
        sel = 2'b01; #10; $display("sel=%b, out=%b", sel, out);
        sel = 2'b10; #10; $display("sel=%b, out=%b", sel, out);
        sel = 2'b11; #10; $display("sel=%b, out=%b", sel, out);

        $finish;
    end
endmodule
