INFO: [vitis-run 60-1548] Creating build summary session with primary output D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract\xf_cv_subtract.hlsrun_csim_summary, at 07/15/24 20:03:17
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract -config D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg -cmdlineconfig D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 20:03:19 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Pear' on host 'laptop-pear' (Windows NT_amd64 version 10.0) on Mon Jul 15 20:03:20 -0400 2024
INFO: [HLS 200-10] In directory 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test'
INFO: [HLS 200-2005] Using work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp,-IC:\Users\yifei\.Xilinx\Vitis\2024.1\vitis_libraries\vision\L1\include' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Compiling source code xf_cv_subtract.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code xf_cv_subtract.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
ld.lld: error: undefined symbol: xf_cv_subtract(xf::cv::Mat<16, 1080, 1920, 1, -1>&, xf::cv::Mat<16, 1080, 1920, 1, -1>&, xf::cv::Mat<16, 1080, 1920, 1, -1>&)
>>> referenced by xf_cv_subtract.cpp
>>>               D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract\hls\csim\code_analyzer\.internal\build\xf_cv_subtract.cpp.0.o
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
ERROR: [SIM 211-200] Code Analyzer execution failed. Consider running the classic C simulation instead by disabling the hls.csim.code_analyzer option in the config file.
ERROR: Problem running csim: child process exited abnormally
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.891 seconds; peak allocated memory: 175.820 MB.
