
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007054  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a5c  08007248  08007248  00017248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ca4  08007ca4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007ca4  08007ca4  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007ca4  08007ca4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ca4  08007ca4  00017ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ca8  08007ca8  00017ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012dc  200001e0  08007e8c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014bc  08007e8c  000214bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c9a6  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b30  00000000  00000000  0002cbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  0002f6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b40  00000000  00000000  00030378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bf2c  00000000  00000000  00030eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc90  00000000  00000000  0004cde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d372  00000000  00000000  0005aa74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f7de6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004214  00000000  00000000  000f7e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001e0 	.word	0x200001e0
 800020c:	00000000 	.word	0x00000000
 8000210:	0800722c 	.word	0x0800722c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001e4 	.word	0x200001e4
 800022c:	0800722c 	.word	0x0800722c

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <vApplicationGetIdleTaskMemory+0x28>)
 8000b78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2280      	movs	r2, #128	; 0x80
 8000b84:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b86:	bf00      	nop
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr
 8000b90:	200001fc 	.word	0x200001fc
 8000b94:	20000250 	.word	0x20000250

08000b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b98:	b5b0      	push	{r4, r5, r7, lr}
 8000b9a:	b08e      	sub	sp, #56	; 0x38
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b9e:	f001 fa3b 	bl	8002018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba2:	f000 f833 	bl	8000c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba6:	f000 f877 	bl	8000c98 <MX_GPIO_Init>
  MX_FSMC_Init();
 8000baa:	f000 f8a3 	bl	8000cf4 <MX_FSMC_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000bae:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <main+0x64>)
 8000bb0:	f107 041c 	add.w	r4, r7, #28
 8000bb4:	461d      	mov	r5, r3
 8000bb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000bc2:	f107 031c 	add.w	r3, r7, #28
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f002 fa31 	bl	8003030 <osThreadCreate>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4a0b      	ldr	r2, [pc, #44]	; (8000c00 <main+0x68>)
 8000bd2:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, display_task, osPriorityLow, 0, 128);
 8000bd4:	4b0b      	ldr	r3, [pc, #44]	; (8000c04 <main+0x6c>)
 8000bd6:	463c      	mov	r4, r7
 8000bd8:	461d      	mov	r5, r3
 8000bda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bde:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000be2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8000be6:	463b      	mov	r3, r7
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f002 fa20 	bl	8003030 <osThreadCreate>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <main+0x70>)
 8000bf4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bf6:	f002 fa14 	bl	8003022 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <main+0x62>
 8000bfc:	08007260 	.word	0x08007260
 8000c00:	20000498 	.word	0x20000498
 8000c04:	0800727c 	.word	0x0800727c
 8000c08:	2000049c 	.word	0x2000049c

08000c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b090      	sub	sp, #64	; 0x40
 8000c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c12:	f107 0318 	add.w	r3, r7, #24
 8000c16:	2228      	movs	r2, #40	; 0x28
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f003 fc38 	bl	8004490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	60da      	str	r2, [r3, #12]
 8000c2c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c40:	2302      	movs	r3, #2
 8000c42:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c4a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c50:	f107 0318 	add.w	r3, r7, #24
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 fcd1 	bl	80025fc <HAL_RCC_OscConfig>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c60:	f000 f8b4 	bl	8000dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c64:	230f      	movs	r3, #15
 8000c66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	2102      	movs	r1, #2
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f001 ff3e 	bl	8002b00 <HAL_RCC_ClockConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c8a:	f000 f89f 	bl	8000dcc <Error_Handler>
  }
}
 8000c8e:	bf00      	nop
 8000c90:	3740      	adds	r7, #64	; 0x40
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c9e:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000ca0:	699b      	ldr	r3, [r3, #24]
 8000ca2:	4a13      	ldr	r2, [pc, #76]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ca8:	6193      	str	r3, [r2, #24]
 8000caa:	4b11      	ldr	r3, [pc, #68]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	4a0d      	ldr	r2, [pc, #52]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cbc:	f043 0320 	orr.w	r3, r3, #32
 8000cc0:	6193      	str	r3, [r2, #24]
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cc4:	699b      	ldr	r3, [r3, #24]
 8000cc6:	f003 0320 	and.w	r3, r3, #32
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cd0:	699b      	ldr	r3, [r3, #24]
 8000cd2:	4a07      	ldr	r2, [pc, #28]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cd4:	f043 0304 	orr.w	r3, r3, #4
 8000cd8:	6193      	str	r3, [r2, #24]
 8000cda:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <MX_GPIO_Init+0x58>)
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	f003 0304 	and.w	r3, r3, #4
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]

}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
 8000d08:	615a      	str	r2, [r3, #20]
 8000d0a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000d0c:	4b28      	ldr	r3, [pc, #160]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d0e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000d12:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000d14:	4b26      	ldr	r3, [pc, #152]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d16:	4a27      	ldr	r2, [pc, #156]	; (8000db4 <MX_FSMC_Init+0xc0>)
 8000d18:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000d1a:	4b25      	ldr	r3, [pc, #148]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000d20:	4b23      	ldr	r3, [pc, #140]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000d26:	4b22      	ldr	r3, [pc, #136]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000d2c:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d2e:	2210      	movs	r2, #16
 8000d30:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000d32:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000d38:	4b1d      	ldr	r3, [pc, #116]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000d3e:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000d4a:	4b19      	ldr	r3, [pc, #100]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d50:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000d58:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000d5e:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000d6a:	230f      	movs	r3, #15
 8000d6c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000d6e:	230f      	movs	r3, #15
 8000d70:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000d72:	23ff      	movs	r3, #255	; 0xff
 8000d74:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000d76:	230f      	movs	r3, #15
 8000d78:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000d7a:	2310      	movs	r3, #16
 8000d7c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000d7e:	2311      	movs	r3, #17
 8000d80:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4808      	ldr	r0, [pc, #32]	; (8000db0 <MX_FSMC_Init+0xbc>)
 8000d8e:	f002 f813 	bl	8002db8 <HAL_SRAM_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000d98:	f000 f818 	bl	8000dcc <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <MX_FSMC_Init+0xc4>)
 8000d9e:	69db      	ldr	r3, [r3, #28]
 8000da0:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <MX_FSMC_Init+0xc4>)
 8000da2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000da6:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000da8:	bf00      	nop
 8000daa:	3720      	adds	r7, #32
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000450 	.word	0x20000450
 8000db4:	a0000104 	.word	0xa0000104
 8000db8:	40010000 	.word	0x40010000

08000dbc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f002 f97f 	bl	80030c8 <osDelay>
 8000dca:	e7fb      	b.n	8000dc4 <StartDefaultTask+0x8>

08000dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd0:	b672      	cpsid	i
}
 8000dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <Error_Handler+0x8>
	...

08000dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dde:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <HAL_MspInit+0x68>)
 8000de0:	699b      	ldr	r3, [r3, #24]
 8000de2:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <HAL_MspInit+0x68>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	6193      	str	r3, [r2, #24]
 8000dea:	4b15      	ldr	r3, [pc, #84]	; (8000e40 <HAL_MspInit+0x68>)
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df6:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <HAL_MspInit+0x68>)
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	4a11      	ldr	r2, [pc, #68]	; (8000e40 <HAL_MspInit+0x68>)
 8000dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e00:	61d3      	str	r3, [r2, #28]
 8000e02:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <HAL_MspInit+0x68>)
 8000e04:	69db      	ldr	r3, [r3, #28]
 8000e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	210f      	movs	r1, #15
 8000e12:	f06f 0001 	mvn.w	r0, #1
 8000e16:	f001 fa1c 	bl	8002252 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_MspInit+0x6c>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <HAL_MspInit+0x6c>)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40010000 	.word	0x40010000

08000e48 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000e4e:	f107 0308 	add.w	r3, r7, #8
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000e5c:	4b18      	ldr	r3, [pc, #96]	; (8000ec0 <HAL_FSMC_MspInit+0x78>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d129      	bne.n	8000eb8 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8000e64:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <HAL_FSMC_MspInit+0x78>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <HAL_FSMC_MspInit+0x7c>)
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	4a15      	ldr	r2, [pc, #84]	; (8000ec4 <HAL_FSMC_MspInit+0x7c>)
 8000e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e74:	6153      	str	r3, [r2, #20]
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <HAL_FSMC_MspInit+0x7c>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000e82:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000e86:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e90:	f107 0308 	add.w	r3, r7, #8
 8000e94:	4619      	mov	r1, r3
 8000e96:	480c      	ldr	r0, [pc, #48]	; (8000ec8 <HAL_FSMC_MspInit+0x80>)
 8000e98:	f001 fa04 	bl	80022a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000e9c:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8000ea0:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eaa:	f107 0308 	add.w	r3, r7, #8
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4806      	ldr	r0, [pc, #24]	; (8000ecc <HAL_FSMC_MspInit+0x84>)
 8000eb2:	f001 f9f7 	bl	80022a4 <HAL_GPIO_Init>
 8000eb6:	e000      	b.n	8000eba <HAL_FSMC_MspInit+0x72>
    return;
 8000eb8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	200004a0 	.word	0x200004a0
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40011800 	.word	0x40011800
 8000ecc:	40011400 	.word	0x40011400

08000ed0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000ed8:	f7ff ffb6 	bl	8000e48 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <NMI_Handler+0x4>

08000eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eee:	e7fe      	b.n	8000eee <HardFault_Handler+0x4>

08000ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <MemManage_Handler+0x4>

08000ef6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000efa:	e7fe      	b.n	8000efa <BusFault_Handler+0x4>

08000efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <UsageFault_Handler+0x4>

08000f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr

08000f0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f12:	f001 f8c7 	bl	80020a4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000f16:	f002 fe5f 	bl	8003bd8 <xTaskGetSchedulerState>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d001      	beq.n	8000f24 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000f20:	f003 f84a 	bl	8003fb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	return 1;
 8000f2c:	2301      	movs	r3, #1
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr

08000f36 <_kill>:

int _kill(int pid, int sig)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f40:	f003 fa66 	bl	8004410 <__errno>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2216      	movs	r2, #22
 8000f48:	601a      	str	r2, [r3, #0]
	return -1;
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_exit>:

void _exit (int status)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f5e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff ffe7 	bl	8000f36 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f68:	e7fe      	b.n	8000f68 <_exit+0x12>

08000f6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b086      	sub	sp, #24
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	60f8      	str	r0, [r7, #12]
 8000f72:	60b9      	str	r1, [r7, #8]
 8000f74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	e00a      	b.n	8000f92 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f7c:	f3af 8000 	nop.w
 8000f80:	4601      	mov	r1, r0
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1c5a      	adds	r2, r3, #1
 8000f86:	60ba      	str	r2, [r7, #8]
 8000f88:	b2ca      	uxtb	r2, r1
 8000f8a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	dbf0      	blt.n	8000f7c <_read+0x12>
	}

return len;
 8000f9a:	687b      	ldr	r3, [r7, #4]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	e009      	b.n	8000fca <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	60ba      	str	r2, [r7, #8]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	dbf1      	blt.n	8000fb6 <_write+0x12>
	}
	return len;
 8000fd2:	687b      	ldr	r3, [r7, #4]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <_close>:

int _close(int file)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	return -1;
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001002:	605a      	str	r2, [r3, #4]
	return 0;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <_isatty>:

int _isatty(int file)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	return 1;
 8001018:	2301      	movs	r3, #1
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
	return 0;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr

0800103c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001044:	4a14      	ldr	r2, [pc, #80]	; (8001098 <_sbrk+0x5c>)
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <_sbrk+0x60>)
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <_sbrk+0x64>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d102      	bne.n	800105e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001058:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <_sbrk+0x64>)
 800105a:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <_sbrk+0x68>)
 800105c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <_sbrk+0x64>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	429a      	cmp	r2, r3
 800106a:	d207      	bcs.n	800107c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800106c:	f003 f9d0 	bl	8004410 <__errno>
 8001070:	4603      	mov	r3, r0
 8001072:	220c      	movs	r2, #12
 8001074:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	e009      	b.n	8001090 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001082:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	4a05      	ldr	r2, [pc, #20]	; (80010a0 <_sbrk+0x64>)
 800108c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108e:	68fb      	ldr	r3, [r7, #12]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20010000 	.word	0x20010000
 800109c:	00000400 	.word	0x00000400
 80010a0:	200004a4 	.word	0x200004a4
 80010a4:	200014c0 	.word	0x200014c0

080010a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <disp_init>:
	memset(&disp.contam[start_byte_idx + (start_byte_offset != 0)], 0xFF, n_byte_copied);
	disp.contam[start_byte_idx] |= ~((0x01 << start_byte_offset) - 1);
	disp.contam[end_byte_idx] |= ((0x01 << end_byte_offset) - 1);
}

void disp_init(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	LCD_INIT();
 80010b8:	f000 fb0a 	bl	80016d0 <LCD_INIT>
	disp.tft_last_update_tick = get_tick();
 80010bc:	f001 f804 	bl	80020c8 <HAL_GetTick>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a05      	ldr	r2, [pc, #20]	; (80010d8 <disp_init+0x24>)
 80010c4:	f8c2 32a4 	str.w	r3, [r2, #676]	; 0x2a4
	disp.page_last_update_tick = get_tick();
 80010c8:	f000 fffe 	bl	80020c8 <HAL_GetTick>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a02      	ldr	r2, [pc, #8]	; (80010d8 <disp_init+0x24>)
 80010d0:	f8c2 32a8 	str.w	r3, [r2, #680]	; 0x2a8
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200004a8 	.word	0x200004a8

080010dc <disp_print_i>:


void disp_print_i(DISP_COORDS, int i) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	603a      	str	r2, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
 80010e8:	460b      	mov	r3, r1
 80010ea:	71bb      	strb	r3, [r7, #6]
#define MAX_INT_LEN 12
	char _buf[MAX_INT_LEN] = {};
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	f107 0310 	add.w	r3, r7, #16
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
	char* cur = &_buf[MAX_INT_LEN - 2];
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	330a      	adds	r3, #10
 8001100:	627b      	str	r3, [r7, #36]	; 0x24

	if (i==0) {
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d12f      	bne.n	8001168 <disp_print_i+0x8c>
		disp.buf[(u16)row * DISP_MAX_COL + col] = '0';
 8001108:	79fa      	ldrb	r2, [r7, #7]
 800110a:	4613      	mov	r3, r2
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	1a9b      	subs	r3, r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	461a      	mov	r2, r3
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	4413      	add	r3, r2
 8001118:	4a73      	ldr	r2, [pc, #460]	; (80012e8 <disp_print_i+0x20c>)
 800111a:	2130      	movs	r1, #48	; 0x30
 800111c:	54d1      	strb	r1, [r2, r3]
		disp_set_contam((u16)row * DISP_MAX_COL + col);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	b29b      	uxth	r3, r3
 8001122:	461a      	mov	r2, r3
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	b29a      	uxth	r2, r3
 800112c:	79bb      	ldrb	r3, [r7, #6]
 800112e:	b29b      	uxth	r3, r3
 8001130:	4413      	add	r3, r2
 8001132:	b29b      	uxth	r3, r3
 8001134:	847b      	strh	r3, [r7, #34]	; 0x22
	disp.contam[enc_val / 8] |= 0x01 << (enc_val % 8);
 8001136:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001138:	08db      	lsrs	r3, r3, #3
 800113a:	b298      	uxth	r0, r3
 800113c:	4602      	mov	r2, r0
 800113e:	4b6a      	ldr	r3, [pc, #424]	; (80012e8 <disp_print_i+0x20c>)
 8001140:	4413      	add	r3, r2
 8001142:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 8001146:	b25a      	sxtb	r2, r3
 8001148:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	2101      	movs	r1, #1
 8001150:	fa01 f303 	lsl.w	r3, r1, r3
 8001154:	b25b      	sxtb	r3, r3
 8001156:	4313      	orrs	r3, r2
 8001158:	b25b      	sxtb	r3, r3
 800115a:	4601      	mov	r1, r0
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4b62      	ldr	r3, [pc, #392]	; (80012e8 <disp_print_i+0x20c>)
 8001160:	440b      	add	r3, r1
 8001162:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
}
 8001166:	e0bc      	b.n	80012e2 <disp_print_i+0x206>
		return;
	}

	if (i < 0) {
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	da21      	bge.n	80011b2 <disp_print_i+0xd6>
		_buf[0] = '-';
 800116e:	232d      	movs	r3, #45	; 0x2d
 8001170:	733b      	strb	r3, [r7, #12]
		i = -i;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	425b      	negs	r3, r3
 8001176:	603b      	str	r3, [r7, #0]
	}

	while (i > 0) {
 8001178:	e01b      	b.n	80011b2 <disp_print_i+0xd6>
		*cur = (i % 10) + '0';
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	4b5b      	ldr	r3, [pc, #364]	; (80012ec <disp_print_i+0x210>)
 800117e:	fb83 1302 	smull	r1, r3, r3, r2
 8001182:	1099      	asrs	r1, r3, #2
 8001184:	17d3      	asrs	r3, r2, #31
 8001186:	1ac9      	subs	r1, r1, r3
 8001188:	460b      	mov	r3, r1
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	440b      	add	r3, r1
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	1ad1      	subs	r1, r2, r3
 8001192:	b2cb      	uxtb	r3, r1
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	b2da      	uxtb	r2, r3
 8001198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119a:	701a      	strb	r2, [r3, #0]
		--cur;
 800119c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119e:	3b01      	subs	r3, #1
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
		i /= 10;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	4a51      	ldr	r2, [pc, #324]	; (80012ec <disp_print_i+0x210>)
 80011a6:	fb82 1203 	smull	r1, r2, r2, r3
 80011aa:	1092      	asrs	r2, r2, #2
 80011ac:	17db      	asrs	r3, r3, #31
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	603b      	str	r3, [r7, #0]
	while (i > 0) {
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	dce0      	bgt.n	800117a <disp_print_i+0x9e>
	}

	*cur = _buf[0];
 80011b8:	7b3a      	ldrb	r2, [r7, #12]
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	701a      	strb	r2, [r3, #0]

	strcpy(&disp.buf[(u16)row * DISP_MAX_COL + col], _buf);
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	4613      	mov	r3, r2
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	1a9b      	subs	r3, r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	461a      	mov	r2, r3
 80011ca:	79bb      	ldrb	r3, [r7, #6]
 80011cc:	4413      	add	r3, r2
 80011ce:	4a46      	ldr	r2, [pc, #280]	; (80012e8 <disp_print_i+0x20c>)
 80011d0:	4413      	add	r3, r2
 80011d2:	f107 020c 	add.w	r2, r7, #12
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 fecd 	bl	8004f78 <strcpy>
	disp_set_N_contam((u16)row * DISP_MAX_COL + col, _buf + MAX_INT_LEN - 1 - cur);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	0112      	lsls	r2, r2, #4
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	4413      	add	r3, r2
 80011f2:	b299      	uxth	r1, r3
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	330b      	adds	r3, #11
 80011fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011fc:	1a9b      	subs	r3, r3, r2
 80011fe:	b29b      	uxth	r3, r3
 8001200:	460a      	mov	r2, r1
 8001202:	843a      	strh	r2, [r7, #32]
 8001204:	83fb      	strh	r3, [r7, #30]
	u8 start_byte_offset = start % 8;
 8001206:	8c3b      	ldrh	r3, [r7, #32]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	777b      	strb	r3, [r7, #29]
	u8 end_byte_offset = (start + n) % 8;
 8001210:	8c3b      	ldrh	r3, [r7, #32]
 8001212:	b2da      	uxtb	r2, r3
 8001214:	8bfb      	ldrh	r3, [r7, #30]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	4413      	add	r3, r2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f003 0307 	and.w	r3, r3, #7
 8001220:	773b      	strb	r3, [r7, #28]
	u8 start_byte_idx = start / 8;
 8001222:	8c3b      	ldrh	r3, [r7, #32]
 8001224:	08db      	lsrs	r3, r3, #3
 8001226:	b29b      	uxth	r3, r3
 8001228:	76fb      	strb	r3, [r7, #27]
	u8 end_byte_idx = (start + n) / 8;
 800122a:	8c3a      	ldrh	r2, [r7, #32]
 800122c:	8bfb      	ldrh	r3, [r7, #30]
 800122e:	4413      	add	r3, r2
 8001230:	2b00      	cmp	r3, #0
 8001232:	da00      	bge.n	8001236 <disp_print_i+0x15a>
 8001234:	3307      	adds	r3, #7
 8001236:	10db      	asrs	r3, r3, #3
 8001238:	76bb      	strb	r3, [r7, #26]
	u8 n_byte_copied = end_byte_idx - start_byte_idx + (end_byte_offset == 0) - (start_byte_offset != 0);
 800123a:	7eba      	ldrb	r2, [r7, #26]
 800123c:	7efb      	ldrb	r3, [r7, #27]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	b2db      	uxtb	r3, r3
 8001242:	7f3a      	ldrb	r2, [r7, #28]
 8001244:	2a00      	cmp	r2, #0
 8001246:	bf0c      	ite	eq
 8001248:	2201      	moveq	r2, #1
 800124a:	2200      	movne	r2, #0
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	4413      	add	r3, r2
 8001250:	b2db      	uxtb	r3, r3
 8001252:	7f7a      	ldrb	r2, [r7, #29]
 8001254:	2a00      	cmp	r2, #0
 8001256:	bf14      	ite	ne
 8001258:	2201      	movne	r2, #1
 800125a:	2200      	moveq	r2, #0
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	1a9b      	subs	r3, r3, r2
 8001260:	767b      	strb	r3, [r7, #25]
	memset(&disp.contam[start_byte_idx + (start_byte_offset != 0)], 0xFF, n_byte_copied);
 8001262:	7efb      	ldrb	r3, [r7, #27]
 8001264:	7f7a      	ldrb	r2, [r7, #29]
 8001266:	2a00      	cmp	r2, #0
 8001268:	bf14      	ite	ne
 800126a:	2201      	movne	r2, #1
 800126c:	2200      	moveq	r2, #0
 800126e:	b2d2      	uxtb	r2, r2
 8001270:	4413      	add	r3, r2
 8001272:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001276:	4a1c      	ldr	r2, [pc, #112]	; (80012e8 <disp_print_i+0x20c>)
 8001278:	4413      	add	r3, r2
 800127a:	7e7a      	ldrb	r2, [r7, #25]
 800127c:	21ff      	movs	r1, #255	; 0xff
 800127e:	4618      	mov	r0, r3
 8001280:	f003 f906 	bl	8004490 <memset>
	disp.contam[start_byte_idx] |= ~((0x01 << start_byte_offset) - 1);
 8001284:	7efb      	ldrb	r3, [r7, #27]
 8001286:	4a18      	ldr	r2, [pc, #96]	; (80012e8 <disp_print_i+0x20c>)
 8001288:	4413      	add	r3, r2
 800128a:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 800128e:	b25a      	sxtb	r2, r3
 8001290:	7f7b      	ldrb	r3, [r7, #29]
 8001292:	2101      	movs	r1, #1
 8001294:	fa01 f303 	lsl.w	r3, r1, r3
 8001298:	b2db      	uxtb	r3, r3
 800129a:	425b      	negs	r3, r3
 800129c:	b2db      	uxtb	r3, r3
 800129e:	b25b      	sxtb	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	7efb      	ldrb	r3, [r7, #27]
 80012a6:	b2d1      	uxtb	r1, r2
 80012a8:	4a0f      	ldr	r2, [pc, #60]	; (80012e8 <disp_print_i+0x20c>)
 80012aa:	4413      	add	r3, r2
 80012ac:	460a      	mov	r2, r1
 80012ae:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
	disp.contam[end_byte_idx] |= ((0x01 << end_byte_offset) - 1);
 80012b2:	7ebb      	ldrb	r3, [r7, #26]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <disp_print_i+0x20c>)
 80012b6:	4413      	add	r3, r2
 80012b8:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 80012bc:	b25a      	sxtb	r2, r3
 80012be:	7f3b      	ldrb	r3, [r7, #28]
 80012c0:	2101      	movs	r1, #1
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	3b01      	subs	r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b25a      	sxtb	r2, r3
 80012d2:	7ebb      	ldrb	r3, [r7, #26]
 80012d4:	b2d1      	uxtb	r1, r2
 80012d6:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <disp_print_i+0x20c>)
 80012d8:	4413      	add	r3, r2
 80012da:	460a      	mov	r2, r1
 80012dc:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
}
 80012e0:	bf00      	nop
}
 80012e2:	3728      	adds	r7, #40	; 0x28
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200004a8 	.word	0x200004a8
 80012ec:	66666667 	.word	0x66666667

080012f0 <disp_print_s>:
void disp_print_f(DISP_COORDS, float f){
	sprintf(disp_get_buf_addr(row, col), "%f", f);
	disp_set_N_contam((u16)row * DISP_MAX_COL + col, strlen(disp_get_buf_addr(row, col)));
}

void disp_print_s(DISP_COORDS, const char* str) {
 80012f0:	b590      	push	{r4, r7, lr}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	603a      	str	r2, [r7, #0]
 80012fa:	71fb      	strb	r3, [r7, #7]
 80012fc:	460b      	mov	r3, r1
 80012fe:	71bb      	strb	r3, [r7, #6]
	strcpy(&disp.buf[(u16)row * DISP_MAX_COL + col], str);
 8001300:	79fa      	ldrb	r2, [r7, #7]
 8001302:	4613      	mov	r3, r2
 8001304:	011b      	lsls	r3, r3, #4
 8001306:	1a9b      	subs	r3, r3, r2
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	461a      	mov	r2, r3
 800130c:	79bb      	ldrb	r3, [r7, #6]
 800130e:	4413      	add	r3, r2
 8001310:	4a45      	ldr	r2, [pc, #276]	; (8001428 <disp_print_s+0x138>)
 8001312:	4413      	add	r3, r2
 8001314:	6839      	ldr	r1, [r7, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f003 fe2e 	bl	8004f78 <strcpy>
	disp_set_N_contam((u16)row * DISP_MAX_COL + col, strlen(str));
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	b29b      	uxth	r3, r3
 8001320:	461a      	mov	r2, r3
 8001322:	0112      	lsls	r2, r2, #4
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	b29a      	uxth	r2, r3
 800132a:	79bb      	ldrb	r3, [r7, #6]
 800132c:	b29b      	uxth	r3, r3
 800132e:	4413      	add	r3, r2
 8001330:	b29c      	uxth	r4, r3
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f7fe ff7c 	bl	8000230 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	b29b      	uxth	r3, r3
 800133c:	4622      	mov	r2, r4
 800133e:	82fa      	strh	r2, [r7, #22]
 8001340:	82bb      	strh	r3, [r7, #20]
	u8 start_byte_offset = start % 8;
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	74fb      	strb	r3, [r7, #19]
	u8 end_byte_offset = (start + n) % 8;
 800134c:	8afb      	ldrh	r3, [r7, #22]
 800134e:	b2da      	uxtb	r2, r3
 8001350:	8abb      	ldrh	r3, [r7, #20]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	4413      	add	r3, r2
 8001356:	b2db      	uxtb	r3, r3
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	74bb      	strb	r3, [r7, #18]
	u8 start_byte_idx = start / 8;
 800135e:	8afb      	ldrh	r3, [r7, #22]
 8001360:	08db      	lsrs	r3, r3, #3
 8001362:	b29b      	uxth	r3, r3
 8001364:	747b      	strb	r3, [r7, #17]
	u8 end_byte_idx = (start + n) / 8;
 8001366:	8afa      	ldrh	r2, [r7, #22]
 8001368:	8abb      	ldrh	r3, [r7, #20]
 800136a:	4413      	add	r3, r2
 800136c:	2b00      	cmp	r3, #0
 800136e:	da00      	bge.n	8001372 <disp_print_s+0x82>
 8001370:	3307      	adds	r3, #7
 8001372:	10db      	asrs	r3, r3, #3
 8001374:	743b      	strb	r3, [r7, #16]
	u8 n_byte_copied = end_byte_idx - start_byte_idx + (end_byte_offset == 0) - (start_byte_offset != 0);
 8001376:	7c3a      	ldrb	r2, [r7, #16]
 8001378:	7c7b      	ldrb	r3, [r7, #17]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	b2db      	uxtb	r3, r3
 800137e:	7cba      	ldrb	r2, [r7, #18]
 8001380:	2a00      	cmp	r2, #0
 8001382:	bf0c      	ite	eq
 8001384:	2201      	moveq	r2, #1
 8001386:	2200      	movne	r2, #0
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	4413      	add	r3, r2
 800138c:	b2db      	uxtb	r3, r3
 800138e:	7cfa      	ldrb	r2, [r7, #19]
 8001390:	2a00      	cmp	r2, #0
 8001392:	bf14      	ite	ne
 8001394:	2201      	movne	r2, #1
 8001396:	2200      	moveq	r2, #0
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	1a9b      	subs	r3, r3, r2
 800139c:	73fb      	strb	r3, [r7, #15]
	memset(&disp.contam[start_byte_idx + (start_byte_offset != 0)], 0xFF, n_byte_copied);
 800139e:	7c7b      	ldrb	r3, [r7, #17]
 80013a0:	7cfa      	ldrb	r2, [r7, #19]
 80013a2:	2a00      	cmp	r2, #0
 80013a4:	bf14      	ite	ne
 80013a6:	2201      	movne	r2, #1
 80013a8:	2200      	moveq	r2, #0
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	4413      	add	r3, r2
 80013ae:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80013b2:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <disp_print_s+0x138>)
 80013b4:	4413      	add	r3, r2
 80013b6:	7bfa      	ldrb	r2, [r7, #15]
 80013b8:	21ff      	movs	r1, #255	; 0xff
 80013ba:	4618      	mov	r0, r3
 80013bc:	f003 f868 	bl	8004490 <memset>
	disp.contam[start_byte_idx] |= ~((0x01 << start_byte_offset) - 1);
 80013c0:	7c7b      	ldrb	r3, [r7, #17]
 80013c2:	4a19      	ldr	r2, [pc, #100]	; (8001428 <disp_print_s+0x138>)
 80013c4:	4413      	add	r3, r2
 80013c6:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 80013ca:	b25a      	sxtb	r2, r3
 80013cc:	7cfb      	ldrb	r3, [r7, #19]
 80013ce:	2101      	movs	r1, #1
 80013d0:	fa01 f303 	lsl.w	r3, r1, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	425b      	negs	r3, r3
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	b25b      	sxtb	r3, r3
 80013dc:	4313      	orrs	r3, r2
 80013de:	b25a      	sxtb	r2, r3
 80013e0:	7c7b      	ldrb	r3, [r7, #17]
 80013e2:	b2d1      	uxtb	r1, r2
 80013e4:	4a10      	ldr	r2, [pc, #64]	; (8001428 <disp_print_s+0x138>)
 80013e6:	4413      	add	r3, r2
 80013e8:	460a      	mov	r2, r1
 80013ea:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
	disp.contam[end_byte_idx] |= ((0x01 << end_byte_offset) - 1);
 80013ee:	7c3b      	ldrb	r3, [r7, #16]
 80013f0:	4a0d      	ldr	r2, [pc, #52]	; (8001428 <disp_print_s+0x138>)
 80013f2:	4413      	add	r3, r2
 80013f4:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 80013f8:	b25a      	sxtb	r2, r3
 80013fa:	7cbb      	ldrb	r3, [r7, #18]
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	3b01      	subs	r3, #1
 8001406:	b2db      	uxtb	r3, r3
 8001408:	b25b      	sxtb	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b25a      	sxtb	r2, r3
 800140e:	7c3b      	ldrb	r3, [r7, #16]
 8001410:	b2d1      	uxtb	r1, r2
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <disp_print_s+0x138>)
 8001414:	4413      	add	r3, r2
 8001416:	460a      	mov	r2, r1
 8001418:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
}
 800141c:	bf00      	nop
}
 800141e:	bf00      	nop
 8001420:	371c      	adds	r7, #28
 8001422:	46bd      	mov	sp, r7
 8001424:	bd90      	pop	{r4, r7, pc}
 8001426:	bf00      	nop
 8001428:	200004a8 	.word	0x200004a8

0800142c <disp_update>:
//	va_list args;
//	va_start(args, txt);
//
//}

void disp_update(u32 tick) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	if (tick - disp.tft_last_update_tick < 50)
 8001434:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <disp_update+0xa8>)
 8001436:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b31      	cmp	r3, #49	; 0x31
 8001440:	d944      	bls.n	80014cc <disp_update+0xa0>
		return;

	for (u16 i = 0; i < DISP_MAX_ROW * DISP_MAX_COL; ++i) {
 8001442:	2300      	movs	r3, #0
 8001444:	81fb      	strh	r3, [r7, #14]
 8001446:	e033      	b.n	80014b0 <disp_update+0x84>
 8001448:	89fb      	ldrh	r3, [r7, #14]
 800144a:	81bb      	strh	r3, [r7, #12]
	return (disp.contam[enc_val / 8] >> (enc_val % 8)) & 0x01;
 800144c:	89bb      	ldrh	r3, [r7, #12]
 800144e:	08db      	lsrs	r3, r3, #3
 8001450:	b29b      	uxth	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	4b1f      	ldr	r3, [pc, #124]	; (80014d4 <disp_update+0xa8>)
 8001456:	4413      	add	r3, r2
 8001458:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 800145c:	461a      	mov	r2, r3
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	fa42 f303 	asr.w	r3, r2, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	b2db      	uxtb	r3, r3
		if (disp_get_contam(i)) {
 8001470:	2b00      	cmp	r3, #0
 8001472:	d01a      	beq.n	80014aa <disp_update+0x7e>
			LCD_DrawChar(i % DISP_MAX_COL * WIDTH_EN_CHAR, i / DISP_MAX_COL * HEIGHT_EN_CHAR, disp.buf[i]);
 8001474:	89fa      	ldrh	r2, [r7, #14]
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <disp_update+0xac>)
 8001478:	fba3 1302 	umull	r1, r3, r3, r2
 800147c:	0919      	lsrs	r1, r3, #4
 800147e:	460b      	mov	r3, r1
 8001480:	011b      	lsls	r3, r3, #4
 8001482:	1a5b      	subs	r3, r3, r1
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	b29b      	uxth	r3, r3
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	b298      	uxth	r0, r3
 800148e:	89fb      	ldrh	r3, [r7, #14]
 8001490:	4a11      	ldr	r2, [pc, #68]	; (80014d8 <disp_update+0xac>)
 8001492:	fba2 2303 	umull	r2, r3, r2, r3
 8001496:	091b      	lsrs	r3, r3, #4
 8001498:	b29b      	uxth	r3, r3
 800149a:	011b      	lsls	r3, r3, #4
 800149c:	b299      	uxth	r1, r3
 800149e:	89fb      	ldrh	r3, [r7, #14]
 80014a0:	4a0c      	ldr	r2, [pc, #48]	; (80014d4 <disp_update+0xa8>)
 80014a2:	5cd3      	ldrb	r3, [r2, r3]
 80014a4:	461a      	mov	r2, r3
 80014a6:	f000 fcd7 	bl	8001e58 <LCD_DrawChar>
	for (u16 i = 0; i < DISP_MAX_ROW * DISP_MAX_COL; ++i) {
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	3301      	adds	r3, #1
 80014ae:	81fb      	strh	r3, [r7, #14]
 80014b0:	89fb      	ldrh	r3, [r7, #14]
 80014b2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80014b6:	d3c7      	bcc.n	8001448 <disp_update+0x1c>
//				LCD_DrawStringN(c, r, disp.buf[r * DISP_MAX_COL + c], DISP_MAX_ROW);
//			}
//		}
//	}

	memset(disp.contam, 0x00, sizeof(disp.contam));
 80014b8:	224b      	movs	r2, #75	; 0x4b
 80014ba:	2100      	movs	r1, #0
 80014bc:	4807      	ldr	r0, [pc, #28]	; (80014dc <disp_update+0xb0>)
 80014be:	f002 ffe7 	bl	8004490 <memset>
	disp.tft_last_update_tick = tick;
 80014c2:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <disp_update+0xa8>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f8c2 32a4 	str.w	r3, [r2, #676]	; 0x2a4
 80014ca:	e000      	b.n	80014ce <disp_update+0xa2>
		return;
 80014cc:	bf00      	nop
}
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200004a8 	.word	0x200004a8
 80014d8:	88888889 	.word	0x88888889
 80014dc:	20000700 	.word	0x20000700

080014e0 <disp_page>:

void disp_page(u32 tick) {
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	if (tick - disp.page_last_update_tick < 20)
 80014e8:	4b61      	ldr	r3, [pc, #388]	; (8001670 <disp_page+0x190>)
 80014ea:	f8d3 32a8 	ldr.w	r3, [r3, #680]	; 0x2a8
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b13      	cmp	r3, #19
 80014f4:	f240 80b7 	bls.w	8001666 <disp_page+0x186>
		return;

	u8 r = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	75fb      	strb	r3, [r7, #23]
 80014fc:	2300      	movs	r3, #0
 80014fe:	72bb      	strb	r3, [r7, #10]
 8001500:	2300      	movs	r3, #0
 8001502:	727b      	strb	r3, [r7, #9]
	return &disp.buf[row * DISP_MAX_COL + col];
 8001504:	7aba      	ldrb	r2, [r7, #10]
 8001506:	4613      	mov	r3, r2
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	461a      	mov	r2, r3
 8001510:	7a7b      	ldrb	r3, [r7, #9]
 8001512:	4413      	add	r3, r2
 8001514:	4a56      	ldr	r2, [pc, #344]	; (8001670 <disp_page+0x190>)
 8001516:	4413      	add	r3, r2

	disp_print(0, 0, "Test");
 8001518:	4956      	ldr	r1, [pc, #344]	; (8001674 <disp_page+0x194>)
 800151a:	4618      	mov	r0, r3
 800151c:	f003 fd0c 	bl	8004f38 <siprintf>
 8001520:	2300      	movs	r3, #0
 8001522:	733b      	strb	r3, [r7, #12]
 8001524:	2300      	movs	r3, #0
 8001526:	72fb      	strb	r3, [r7, #11]
	return &disp.buf[row * DISP_MAX_COL + col];
 8001528:	7b3a      	ldrb	r2, [r7, #12]
 800152a:	4613      	mov	r3, r2
 800152c:	011b      	lsls	r3, r3, #4
 800152e:	1a9b      	subs	r3, r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	461a      	mov	r2, r3
 8001534:	7afb      	ldrb	r3, [r7, #11]
 8001536:	4413      	add	r3, r2
 8001538:	4a4d      	ldr	r2, [pc, #308]	; (8001670 <disp_page+0x190>)
 800153a:	4413      	add	r3, r2
	disp_print(0, 0, "Test");
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe fe77 	bl	8000230 <strlen>
 8001542:	4603      	mov	r3, r0
 8001544:	b29b      	uxth	r3, r3
 8001546:	2200      	movs	r2, #0
 8001548:	82ba      	strh	r2, [r7, #20]
 800154a:	827b      	strh	r3, [r7, #18]
	u8 start_byte_offset = start % 8;
 800154c:	8abb      	ldrh	r3, [r7, #20]
 800154e:	b2db      	uxtb	r3, r3
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	747b      	strb	r3, [r7, #17]
	u8 end_byte_offset = (start + n) % 8;
 8001556:	8abb      	ldrh	r3, [r7, #20]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	8a7b      	ldrh	r3, [r7, #18]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4413      	add	r3, r2
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	743b      	strb	r3, [r7, #16]
	u8 start_byte_idx = start / 8;
 8001568:	8abb      	ldrh	r3, [r7, #20]
 800156a:	08db      	lsrs	r3, r3, #3
 800156c:	b29b      	uxth	r3, r3
 800156e:	73fb      	strb	r3, [r7, #15]
	u8 end_byte_idx = (start + n) / 8;
 8001570:	8aba      	ldrh	r2, [r7, #20]
 8001572:	8a7b      	ldrh	r3, [r7, #18]
 8001574:	4413      	add	r3, r2
 8001576:	2b00      	cmp	r3, #0
 8001578:	da00      	bge.n	800157c <disp_page+0x9c>
 800157a:	3307      	adds	r3, #7
 800157c:	10db      	asrs	r3, r3, #3
 800157e:	73bb      	strb	r3, [r7, #14]
	u8 n_byte_copied = end_byte_idx - start_byte_idx + (end_byte_offset == 0) - (start_byte_offset != 0);
 8001580:	7bba      	ldrb	r2, [r7, #14]
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	b2db      	uxtb	r3, r3
 8001588:	7c3a      	ldrb	r2, [r7, #16]
 800158a:	2a00      	cmp	r2, #0
 800158c:	bf0c      	ite	eq
 800158e:	2201      	moveq	r2, #1
 8001590:	2200      	movne	r2, #0
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	4413      	add	r3, r2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	7c7a      	ldrb	r2, [r7, #17]
 800159a:	2a00      	cmp	r2, #0
 800159c:	bf14      	ite	ne
 800159e:	2201      	movne	r2, #1
 80015a0:	2200      	moveq	r2, #0
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	1a9b      	subs	r3, r3, r2
 80015a6:	737b      	strb	r3, [r7, #13]
	memset(&disp.contam[start_byte_idx + (start_byte_offset != 0)], 0xFF, n_byte_copied);
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	7c7a      	ldrb	r2, [r7, #17]
 80015ac:	2a00      	cmp	r2, #0
 80015ae:	bf14      	ite	ne
 80015b0:	2201      	movne	r2, #1
 80015b2:	2200      	moveq	r2, #0
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	4413      	add	r3, r2
 80015b8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80015bc:	4a2c      	ldr	r2, [pc, #176]	; (8001670 <disp_page+0x190>)
 80015be:	4413      	add	r3, r2
 80015c0:	7b7a      	ldrb	r2, [r7, #13]
 80015c2:	21ff      	movs	r1, #255	; 0xff
 80015c4:	4618      	mov	r0, r3
 80015c6:	f002 ff63 	bl	8004490 <memset>
	disp.contam[start_byte_idx] |= ~((0x01 << start_byte_offset) - 1);
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	4a28      	ldr	r2, [pc, #160]	; (8001670 <disp_page+0x190>)
 80015ce:	4413      	add	r3, r2
 80015d0:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 80015d4:	b25a      	sxtb	r2, r3
 80015d6:	7c7b      	ldrb	r3, [r7, #17]
 80015d8:	2101      	movs	r1, #1
 80015da:	fa01 f303 	lsl.w	r3, r1, r3
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	425b      	negs	r3, r3
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b25a      	sxtb	r2, r3
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	b2d1      	uxtb	r1, r2
 80015ee:	4a20      	ldr	r2, [pc, #128]	; (8001670 <disp_page+0x190>)
 80015f0:	4413      	add	r3, r2
 80015f2:	460a      	mov	r2, r1
 80015f4:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
	disp.contam[end_byte_idx] |= ((0x01 << end_byte_offset) - 1);
 80015f8:	7bbb      	ldrb	r3, [r7, #14]
 80015fa:	4a1d      	ldr	r2, [pc, #116]	; (8001670 <disp_page+0x190>)
 80015fc:	4413      	add	r3, r2
 80015fe:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 8001602:	b25a      	sxtb	r2, r3
 8001604:	7c3b      	ldrb	r3, [r7, #16]
 8001606:	2101      	movs	r1, #1
 8001608:	fa01 f303 	lsl.w	r3, r1, r3
 800160c:	b2db      	uxtb	r3, r3
 800160e:	3b01      	subs	r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	b25b      	sxtb	r3, r3
 8001614:	4313      	orrs	r3, r2
 8001616:	b25a      	sxtb	r2, r3
 8001618:	7bbb      	ldrb	r3, [r7, #14]
 800161a:	b2d1      	uxtb	r1, r2
 800161c:	4a14      	ldr	r2, [pc, #80]	; (8001670 <disp_page+0x190>)
 800161e:	4413      	add	r3, r2
 8001620:	460a      	mov	r2, r1
 8001622:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
}
 8001626:	bf00      	nop
	disp_print_i(0, r++, get_tick());
 8001628:	7dfc      	ldrb	r4, [r7, #23]
 800162a:	1c63      	adds	r3, r4, #1
 800162c:	75fb      	strb	r3, [r7, #23]
 800162e:	f000 fd4b 	bl	80020c8 <HAL_GetTick>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	4621      	mov	r1, r4
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff fd4f 	bl	80010dc <disp_print_i>

	switch (disp.cur_page) {
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <disp_page+0x190>)
 8001640:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 8001644:	2b00      	cmp	r3, #0
 8001646:	d105      	bne.n	8001654 <disp_page+0x174>
		case HOME_PAGE: {
			disp_print_s(DISP_MAX_COL / 2 - 4, DISP_MAX_ROW - 1, "HOME");
 8001648:	4a0b      	ldr	r2, [pc, #44]	; (8001678 <disp_page+0x198>)
 800164a:	2113      	movs	r1, #19
 800164c:	200b      	movs	r0, #11
 800164e:	f7ff fe4f 	bl	80012f0 <disp_print_s>
		} break;
 8001652:	e000      	b.n	8001656 <disp_page+0x176>
		default: break;
 8001654:	bf00      	nop
	}

	disp_update(50);
 8001656:	2032      	movs	r0, #50	; 0x32
 8001658:	f7ff fee8 	bl	800142c <disp_update>
	disp.page_last_update_tick = tick;
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <disp_page+0x190>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f8c2 32a8 	str.w	r3, [r2, #680]	; 0x2a8
 8001664:	e000      	b.n	8001668 <disp_page+0x188>
		return;
 8001666:	bf00      	nop
}
 8001668:	371c      	adds	r7, #28
 800166a:	46bd      	mov	sp, r7
 800166c:	bd90      	pop	{r4, r7, pc}
 800166e:	bf00      	nop
 8001670:	200004a8 	.word	0x200004a8
 8001674:	0800729c 	.word	0x0800729c
 8001678:	080072a4 	.word	0x080072a4

0800167c <display_task>:

void disp_clear(void) {
	memset(disp.buf, 0, DISP_MAX_ROW * DISP_MAX_COL);
}

void display_task(void* const argguments) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
	disp_init();
 8001684:	f7ff fd16 	bl	80010b4 <disp_init>
	osDelay(100);
 8001688:	2064      	movs	r0, #100	; 0x64
 800168a:	f001 fd1d 	bl	80030c8 <osDelay>

	u32 last_tick = get_tick();
 800168e:	f000 fd1b 	bl	80020c8 <HAL_GetTick>
 8001692:	4603      	mov	r3, r0
 8001694:	60fb      	str	r3, [r7, #12]
	while(1) {
		osDelayUntil(&last_tick, 1);
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	2101      	movs	r1, #1
 800169c:	4618      	mov	r0, r3
 800169e:	f001 fd27 	bl	80030f0 <osDelayUntil>
		disp_page(last_tick);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff1b 	bl	80014e0 <disp_page>
		osDelayUntil(&last_tick, 1);
 80016aa:	e7f4      	b.n	8001696 <display_task+0x1a>

080016ac <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	e002      	b.n	80016bc <Delay+0x10>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f9      	bne.n	80016b6 <Delay+0xa>
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
	...

080016d0 <LCD_INIT>:

void LCD_INIT ( void )
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	2301      	movs	r3, #1
 80016d8:	71fb      	strb	r3, [r7, #7]
}


__forceinline void LCD_BackLed_Control ( FunctionalState enumState )
{
	if ( enumState )
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d006      	beq.n	80016ee <LCD_INIT+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e6:	480e      	ldr	r0, [pc, #56]	; (8001720 <LCD_INIT+0x50>)
 80016e8:	f000 ff70 	bl	80025cc <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80016ec:	e005      	b.n	80016fa <LCD_INIT+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f4:	480a      	ldr	r0, [pc, #40]	; (8001720 <LCD_INIT+0x50>)
 80016f6:	f000 ff69 	bl	80025cc <HAL_GPIO_WritePin>
}
 80016fa:	bf00      	nop
	LCD_Rst();
 80016fc:	f000 f812 	bl	8001724 <LCD_Rst>
	LCD_REG_Config();
 8001700:	f000 f828 	bl	8001754 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8001704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800170e:	22f0      	movs	r2, #240	; 0xf0
 8001710:	2100      	movs	r1, #0
 8001712:	2000      	movs	r0, #0
 8001714:	f000 fb7c 	bl	8001e10 <LCD_Clear>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40011400 	.word	0x40011400

08001724 <LCD_Rst>:
{			
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	2102      	movs	r1, #2
 800172c:	4807      	ldr	r0, [pc, #28]	; (800174c <LCD_Rst+0x28>)
 800172e:	f000 ff4d 	bl	80025cc <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8001732:	4807      	ldr	r0, [pc, #28]	; (8001750 <LCD_Rst+0x2c>)
 8001734:	f7ff ffba 	bl	80016ac <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2102      	movs	r1, #2
 800173c:	4803      	ldr	r0, [pc, #12]	; (800174c <LCD_Rst+0x28>)
 800173e:	f000 ff45 	bl	80025cc <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8001742:	4803      	ldr	r0, [pc, #12]	; (8001750 <LCD_Rst+0x2c>)
 8001744:	f7ff ffb2 	bl	80016ac <Delay>
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40011800 	.word	0x40011800
 8001750:	0002bffc 	.word	0x0002bffc

08001754 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b0ae      	sub	sp, #184	; 0xb8
 8001758:	af00      	add	r7, sp, #0
 800175a:	23cf      	movs	r3, #207	; 0xcf
 800175c:	807b      	strh	r3, [r7, #2]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800175e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001762:	887b      	ldrh	r3, [r7, #2]
 8001764:	8013      	strh	r3, [r2, #0]
}
 8001766:	bf00      	nop
 8001768:	2300      	movs	r3, #0
 800176a:	80bb      	strh	r3, [r7, #4]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800176c:	4ab4      	ldr	r2, [pc, #720]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800176e:	88bb      	ldrh	r3, [r7, #4]
 8001770:	8013      	strh	r3, [r2, #0]
}
 8001772:	bf00      	nop
 8001774:	2381      	movs	r3, #129	; 0x81
 8001776:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001778:	4ab1      	ldr	r2, [pc, #708]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	8013      	strh	r3, [r2, #0]
}
 800177e:	bf00      	nop
 8001780:	2330      	movs	r3, #48	; 0x30
 8001782:	813b      	strh	r3, [r7, #8]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001784:	4aae      	ldr	r2, [pc, #696]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001786:	893b      	ldrh	r3, [r7, #8]
 8001788:	8013      	strh	r3, [r2, #0]
}
 800178a:	bf00      	nop
 800178c:	23ed      	movs	r3, #237	; 0xed
 800178e:	817b      	strh	r3, [r7, #10]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001790:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001794:	897b      	ldrh	r3, [r7, #10]
 8001796:	8013      	strh	r3, [r2, #0]
}
 8001798:	bf00      	nop
 800179a:	2364      	movs	r3, #100	; 0x64
 800179c:	81bb      	strh	r3, [r7, #12]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800179e:	4aa8      	ldr	r2, [pc, #672]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017a0:	89bb      	ldrh	r3, [r7, #12]
 80017a2:	8013      	strh	r3, [r2, #0]
}
 80017a4:	bf00      	nop
 80017a6:	2303      	movs	r3, #3
 80017a8:	81fb      	strh	r3, [r7, #14]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017aa:	4aa5      	ldr	r2, [pc, #660]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	8013      	strh	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	2312      	movs	r3, #18
 80017b4:	823b      	strh	r3, [r7, #16]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017b6:	4aa2      	ldr	r2, [pc, #648]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017b8:	8a3b      	ldrh	r3, [r7, #16]
 80017ba:	8013      	strh	r3, [r2, #0]
}
 80017bc:	bf00      	nop
 80017be:	2381      	movs	r3, #129	; 0x81
 80017c0:	827b      	strh	r3, [r7, #18]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017c2:	4a9f      	ldr	r2, [pc, #636]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017c4:	8a7b      	ldrh	r3, [r7, #18]
 80017c6:	8013      	strh	r3, [r2, #0]
}
 80017c8:	bf00      	nop
 80017ca:	23e8      	movs	r3, #232	; 0xe8
 80017cc:	82bb      	strh	r3, [r7, #20]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80017ce:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80017d2:	8abb      	ldrh	r3, [r7, #20]
 80017d4:	8013      	strh	r3, [r2, #0]
}
 80017d6:	bf00      	nop
 80017d8:	2385      	movs	r3, #133	; 0x85
 80017da:	82fb      	strh	r3, [r7, #22]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017dc:	4a98      	ldr	r2, [pc, #608]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017de:	8afb      	ldrh	r3, [r7, #22]
 80017e0:	8013      	strh	r3, [r2, #0]
}
 80017e2:	bf00      	nop
 80017e4:	2310      	movs	r3, #16
 80017e6:	833b      	strh	r3, [r7, #24]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017e8:	4a95      	ldr	r2, [pc, #596]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017ea:	8b3b      	ldrh	r3, [r7, #24]
 80017ec:	8013      	strh	r3, [r2, #0]
}
 80017ee:	bf00      	nop
 80017f0:	2378      	movs	r3, #120	; 0x78
 80017f2:	837b      	strh	r3, [r7, #26]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80017f4:	4a92      	ldr	r2, [pc, #584]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80017f6:	8b7b      	ldrh	r3, [r7, #26]
 80017f8:	8013      	strh	r3, [r2, #0]
}
 80017fa:	bf00      	nop
 80017fc:	23cb      	movs	r3, #203	; 0xcb
 80017fe:	83bb      	strh	r3, [r7, #28]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001800:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001804:	8bbb      	ldrh	r3, [r7, #28]
 8001806:	8013      	strh	r3, [r2, #0]
}
 8001808:	bf00      	nop
 800180a:	2339      	movs	r3, #57	; 0x39
 800180c:	83fb      	strh	r3, [r7, #30]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800180e:	4a8c      	ldr	r2, [pc, #560]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001810:	8bfb      	ldrh	r3, [r7, #30]
 8001812:	8013      	strh	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	232c      	movs	r3, #44	; 0x2c
 8001818:	843b      	strh	r3, [r7, #32]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800181a:	4a89      	ldr	r2, [pc, #548]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800181c:	8c3b      	ldrh	r3, [r7, #32]
 800181e:	8013      	strh	r3, [r2, #0]
}
 8001820:	bf00      	nop
 8001822:	2300      	movs	r3, #0
 8001824:	847b      	strh	r3, [r7, #34]	; 0x22
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001826:	4a86      	ldr	r2, [pc, #536]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001828:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800182a:	8013      	strh	r3, [r2, #0]
}
 800182c:	bf00      	nop
 800182e:	2334      	movs	r3, #52	; 0x34
 8001830:	84bb      	strh	r3, [r7, #36]	; 0x24
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001832:	4a83      	ldr	r2, [pc, #524]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001834:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001836:	8013      	strh	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	2302      	movs	r3, #2
 800183c:	84fb      	strh	r3, [r7, #38]	; 0x26
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800183e:	4a80      	ldr	r2, [pc, #512]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001840:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001842:	8013      	strh	r3, [r2, #0]
}
 8001844:	bf00      	nop
 8001846:	23f7      	movs	r3, #247	; 0xf7
 8001848:	853b      	strh	r3, [r7, #40]	; 0x28
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800184a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800184e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001850:	8013      	strh	r3, [r2, #0]
}
 8001852:	bf00      	nop
 8001854:	2320      	movs	r3, #32
 8001856:	857b      	strh	r3, [r7, #42]	; 0x2a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001858:	4a79      	ldr	r2, [pc, #484]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800185a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800185c:	8013      	strh	r3, [r2, #0]
}
 800185e:	bf00      	nop
 8001860:	23ea      	movs	r3, #234	; 0xea
 8001862:	85bb      	strh	r3, [r7, #44]	; 0x2c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001864:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001868:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800186a:	8013      	strh	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	2300      	movs	r3, #0
 8001870:	85fb      	strh	r3, [r7, #46]	; 0x2e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001872:	4a73      	ldr	r2, [pc, #460]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001874:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001876:	8013      	strh	r3, [r2, #0]
}
 8001878:	bf00      	nop
 800187a:	2300      	movs	r3, #0
 800187c:	863b      	strh	r3, [r7, #48]	; 0x30
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800187e:	4a70      	ldr	r2, [pc, #448]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001880:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001882:	8013      	strh	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	23b1      	movs	r3, #177	; 0xb1
 8001888:	867b      	strh	r3, [r7, #50]	; 0x32
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800188a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800188e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001890:	8013      	strh	r3, [r2, #0]
}
 8001892:	bf00      	nop
 8001894:	2300      	movs	r3, #0
 8001896:	86bb      	strh	r3, [r7, #52]	; 0x34
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001898:	4a69      	ldr	r2, [pc, #420]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800189a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800189c:	8013      	strh	r3, [r2, #0]
}
 800189e:	bf00      	nop
 80018a0:	231b      	movs	r3, #27
 80018a2:	86fb      	strh	r3, [r7, #54]	; 0x36
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80018a4:	4a66      	ldr	r2, [pc, #408]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80018a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80018a8:	8013      	strh	r3, [r2, #0]
}
 80018aa:	bf00      	nop
 80018ac:	23b6      	movs	r3, #182	; 0xb6
 80018ae:	873b      	strh	r3, [r7, #56]	; 0x38
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80018b0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018b4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018b6:	8013      	strh	r3, [r2, #0]
}
 80018b8:	bf00      	nop
 80018ba:	230a      	movs	r3, #10
 80018bc:	877b      	strh	r3, [r7, #58]	; 0x3a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80018be:	4a60      	ldr	r2, [pc, #384]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80018c0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80018c2:	8013      	strh	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	23a2      	movs	r3, #162	; 0xa2
 80018c8:	87bb      	strh	r3, [r7, #60]	; 0x3c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80018ca:	4a5d      	ldr	r2, [pc, #372]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80018cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80018ce:	8013      	strh	r3, [r2, #0]
}
 80018d0:	bf00      	nop
 80018d2:	23c0      	movs	r3, #192	; 0xc0
 80018d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80018d6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018da:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80018dc:	8013      	strh	r3, [r2, #0]
}
 80018de:	bf00      	nop
 80018e0:	2335      	movs	r3, #53	; 0x35
 80018e2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80018e6:	4a56      	ldr	r2, [pc, #344]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80018e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80018ec:	8013      	strh	r3, [r2, #0]
}
 80018ee:	bf00      	nop
 80018f0:	23c1      	movs	r3, #193	; 0xc1
 80018f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80018f6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80018fe:	8013      	strh	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	2311      	movs	r3, #17
 8001904:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001908:	4a4d      	ldr	r2, [pc, #308]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800190a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800190e:	8013      	strh	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	23c5      	movs	r3, #197	; 0xc5
 8001914:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001918:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800191c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001920:	8013      	strh	r3, [r2, #0]
}
 8001922:	bf00      	nop
 8001924:	2345      	movs	r3, #69	; 0x45
 8001926:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800192a:	4a45      	ldr	r2, [pc, #276]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800192c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001930:	8013      	strh	r3, [r2, #0]
}
 8001932:	bf00      	nop
 8001934:	2345      	movs	r3, #69	; 0x45
 8001936:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800193a:	4a41      	ldr	r2, [pc, #260]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800193c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001940:	8013      	strh	r3, [r2, #0]
}
 8001942:	bf00      	nop
 8001944:	23c7      	movs	r3, #199	; 0xc7
 8001946:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800194a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800194e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001952:	8013      	strh	r3, [r2, #0]
}
 8001954:	bf00      	nop
 8001956:	23a2      	movs	r3, #162	; 0xa2
 8001958:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800195c:	4a38      	ldr	r2, [pc, #224]	; (8001a40 <LCD_REG_Config+0x2ec>)
 800195e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001962:	8013      	strh	r3, [r2, #0]
}
 8001964:	bf00      	nop
 8001966:	23f2      	movs	r3, #242	; 0xf2
 8001968:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800196c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001970:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001974:	8013      	strh	r3, [r2, #0]
}
 8001976:	bf00      	nop
 8001978:	2300      	movs	r3, #0
 800197a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800197e:	4a30      	ldr	r2, [pc, #192]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001980:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001984:	8013      	strh	r3, [r2, #0]
}
 8001986:	bf00      	nop
 8001988:	2326      	movs	r3, #38	; 0x26
 800198a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800198e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001992:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001996:	8013      	strh	r3, [r2, #0]
}
 8001998:	bf00      	nop
 800199a:	2301      	movs	r3, #1
 800199c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80019a0:	4a27      	ldr	r2, [pc, #156]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80019a2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80019a6:	8013      	strh	r3, [r2, #0]
}
 80019a8:	bf00      	nop
 80019aa:	23e0      	movs	r3, #224	; 0xe0
 80019ac:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80019b0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019b4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80019b8:	8013      	strh	r3, [r2, #0]
}
 80019ba:	bf00      	nop
 80019bc:	230f      	movs	r3, #15
 80019be:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80019c2:	4a1f      	ldr	r2, [pc, #124]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80019c4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80019c8:	8013      	strh	r3, [r2, #0]
}
 80019ca:	bf00      	nop
 80019cc:	2326      	movs	r3, #38	; 0x26
 80019ce:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80019d2:	4a1b      	ldr	r2, [pc, #108]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80019d4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80019d8:	8013      	strh	r3, [r2, #0]
}
 80019da:	bf00      	nop
 80019dc:	2324      	movs	r3, #36	; 0x24
 80019de:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80019e2:	4a17      	ldr	r2, [pc, #92]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80019e4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80019e8:	8013      	strh	r3, [r2, #0]
}
 80019ea:	bf00      	nop
 80019ec:	230b      	movs	r3, #11
 80019ee:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80019f2:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <LCD_REG_Config+0x2ec>)
 80019f4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80019f8:	8013      	strh	r3, [r2, #0]
}
 80019fa:	bf00      	nop
 80019fc:	230e      	movs	r3, #14
 80019fe:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a02:	4a0f      	ldr	r2, [pc, #60]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001a04:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001a08:	8013      	strh	r3, [r2, #0]
}
 8001a0a:	bf00      	nop
 8001a0c:	2309      	movs	r3, #9
 8001a0e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a12:	4a0b      	ldr	r2, [pc, #44]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001a14:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001a18:	8013      	strh	r3, [r2, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	2354      	movs	r3, #84	; 0x54
 8001a1e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a22:	4a07      	ldr	r2, [pc, #28]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001a24:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001a28:	8013      	strh	r3, [r2, #0]
}
 8001a2a:	bf00      	nop
 8001a2c:	23a8      	movs	r3, #168	; 0xa8
 8001a2e:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a32:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <LCD_REG_Config+0x2ec>)
 8001a34:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001a38:	8013      	strh	r3, [r2, #0]
}
 8001a3a:	bf00      	nop
 8001a3c:	2346      	movs	r3, #70	; 0x46
 8001a3e:	e001      	b.n	8001a44 <LCD_REG_Config+0x2f0>
 8001a40:	60020000 	.word	0x60020000
 8001a44:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a48:	4aa1      	ldr	r2, [pc, #644]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a4a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001a4e:	8013      	strh	r3, [r2, #0]
}
 8001a50:	bf00      	nop
 8001a52:	230c      	movs	r3, #12
 8001a54:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a58:	4a9d      	ldr	r2, [pc, #628]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a5a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001a5e:	8013      	strh	r3, [r2, #0]
}
 8001a60:	bf00      	nop
 8001a62:	2317      	movs	r3, #23
 8001a64:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a68:	4a99      	ldr	r2, [pc, #612]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001a6e:	8013      	strh	r3, [r2, #0]
}
 8001a70:	bf00      	nop
 8001a72:	2309      	movs	r3, #9
 8001a74:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a78:	4a95      	ldr	r2, [pc, #596]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a7a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001a7e:	8013      	strh	r3, [r2, #0]
}
 8001a80:	bf00      	nop
 8001a82:	230f      	movs	r3, #15
 8001a84:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a88:	4a91      	ldr	r2, [pc, #580]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a8a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001a8e:	8013      	strh	r3, [r2, #0]
}
 8001a90:	bf00      	nop
 8001a92:	2307      	movs	r3, #7
 8001a94:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001a98:	4a8d      	ldr	r2, [pc, #564]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001a9a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001a9e:	8013      	strh	r3, [r2, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001aa8:	4a89      	ldr	r2, [pc, #548]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001aaa:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001aae:	8013      	strh	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	23e1      	movs	r3, #225	; 0xe1
 8001ab4:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001ab8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001abc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001ac0:	8013      	strh	r3, [r2, #0]
}
 8001ac2:	bf00      	nop
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001aca:	4a81      	ldr	r2, [pc, #516]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001acc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8001ad0:	8013      	strh	r3, [r2, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	2319      	movs	r3, #25
 8001ad6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001ada:	4a7d      	ldr	r2, [pc, #500]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001adc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8001ae0:	8013      	strh	r3, [r2, #0]
}
 8001ae2:	bf00      	nop
 8001ae4:	231b      	movs	r3, #27
 8001ae6:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001aea:	4a79      	ldr	r2, [pc, #484]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001aec:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001af0:	8013      	strh	r3, [r2, #0]
}
 8001af2:	bf00      	nop
 8001af4:	2304      	movs	r3, #4
 8001af6:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001afa:	4a75      	ldr	r2, [pc, #468]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001afc:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001b00:	8013      	strh	r3, [r2, #0]
}
 8001b02:	bf00      	nop
 8001b04:	2310      	movs	r3, #16
 8001b06:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b0a:	4a71      	ldr	r2, [pc, #452]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b0c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8001b10:	8013      	strh	r3, [r2, #0]
}
 8001b12:	bf00      	nop
 8001b14:	2307      	movs	r3, #7
 8001b16:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b1a:	4a6d      	ldr	r2, [pc, #436]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b1c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8001b20:	8013      	strh	r3, [r2, #0]
}
 8001b22:	bf00      	nop
 8001b24:	232a      	movs	r3, #42	; 0x2a
 8001b26:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b2a:	4a69      	ldr	r2, [pc, #420]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b2c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001b30:	8013      	strh	r3, [r2, #0]
}
 8001b32:	bf00      	nop
 8001b34:	2347      	movs	r3, #71	; 0x47
 8001b36:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b3a:	4a65      	ldr	r2, [pc, #404]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b3c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001b40:	8013      	strh	r3, [r2, #0]
}
 8001b42:	bf00      	nop
 8001b44:	2339      	movs	r3, #57	; 0x39
 8001b46:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b4a:	4a61      	ldr	r2, [pc, #388]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b4c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8001b50:	8013      	strh	r3, [r2, #0]
}
 8001b52:	bf00      	nop
 8001b54:	2303      	movs	r3, #3
 8001b56:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b5a:	4a5d      	ldr	r2, [pc, #372]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b5c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001b60:	8013      	strh	r3, [r2, #0]
}
 8001b62:	bf00      	nop
 8001b64:	2306      	movs	r3, #6
 8001b66:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b6a:	4a59      	ldr	r2, [pc, #356]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b6c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8001b70:	8013      	strh	r3, [r2, #0]
}
 8001b72:	bf00      	nop
 8001b74:	2306      	movs	r3, #6
 8001b76:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b7a:	4a55      	ldr	r2, [pc, #340]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b7c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8001b80:	8013      	strh	r3, [r2, #0]
}
 8001b82:	bf00      	nop
 8001b84:	2330      	movs	r3, #48	; 0x30
 8001b86:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b8a:	4a51      	ldr	r2, [pc, #324]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001b90:	8013      	strh	r3, [r2, #0]
}
 8001b92:	bf00      	nop
 8001b94:	2338      	movs	r3, #56	; 0x38
 8001b96:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001b9a:	4a4d      	ldr	r2, [pc, #308]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001b9c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8001ba0:	8013      	strh	r3, [r2, #0]
}
 8001ba2:	bf00      	nop
 8001ba4:	230f      	movs	r3, #15
 8001ba6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001baa:	4a49      	ldr	r2, [pc, #292]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001bac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001bb0:	8013      	strh	r3, [r2, #0]
}
 8001bb2:	bf00      	nop
 8001bb4:	2336      	movs	r3, #54	; 0x36
 8001bb6:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001bba:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001bbe:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001bc2:	8013      	strh	r3, [r2, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	23c8      	movs	r3, #200	; 0xc8
 8001bc8:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001bcc:	4a40      	ldr	r2, [pc, #256]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001bce:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001bd2:	8013      	strh	r3, [r2, #0]
}
 8001bd4:	bf00      	nop
 8001bd6:	232a      	movs	r3, #42	; 0x2a
 8001bd8:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001bdc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001be0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001be4:	8013      	strh	r3, [r2, #0]
}
 8001be6:	bf00      	nop
 8001be8:	2300      	movs	r3, #0
 8001bea:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001bee:	4a38      	ldr	r2, [pc, #224]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001bf0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001bf4:	8013      	strh	r3, [r2, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001bfe:	4a34      	ldr	r2, [pc, #208]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c00:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8001c04:	8013      	strh	r3, [r2, #0]
}
 8001c06:	bf00      	nop
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c0e:	4a30      	ldr	r2, [pc, #192]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c10:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8001c14:	8013      	strh	r3, [r2, #0]
}
 8001c16:	bf00      	nop
 8001c18:	23ef      	movs	r3, #239	; 0xef
 8001c1a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c1e:	4a2c      	ldr	r2, [pc, #176]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c20:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8001c24:	8013      	strh	r3, [r2, #0]
}
 8001c26:	bf00      	nop
 8001c28:	232b      	movs	r3, #43	; 0x2b
 8001c2a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001c2e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001c32:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001c36:	8013      	strh	r3, [r2, #0]
}
 8001c38:	bf00      	nop
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c40:	4a23      	ldr	r2, [pc, #140]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c42:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8001c46:	8013      	strh	r3, [r2, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c50:	4a1f      	ldr	r2, [pc, #124]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c52:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8001c56:	8013      	strh	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c60:	4a1b      	ldr	r2, [pc, #108]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c62:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8001c66:	8013      	strh	r3, [r2, #0]
}
 8001c68:	bf00      	nop
 8001c6a:	233f      	movs	r3, #63	; 0x3f
 8001c6c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c70:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c72:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001c76:	8013      	strh	r3, [r2, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	233a      	movs	r3, #58	; 0x3a
 8001c7c:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001c80:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001c84:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8001c88:	8013      	strh	r3, [r2, #0]
}
 8001c8a:	bf00      	nop
 8001c8c:	2355      	movs	r3, #85	; 0x55
 8001c8e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001c92:	4a0f      	ldr	r2, [pc, #60]	; (8001cd0 <LCD_REG_Config+0x57c>)
 8001c94:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001c98:	8013      	strh	r3, [r2, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	2311      	movs	r3, #17
 8001c9e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001ca2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ca6:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001caa:	8013      	strh	r3, [r2, #0]
}
 8001cac:	bf00      	nop
	LCD_Write_Cmd ( 0x3a ); 
	LCD_Write_Data ( 0x55 );
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
	Delay ( 0xAFFf<<2 );
 8001cae:	4809      	ldr	r0, [pc, #36]	; (8001cd4 <LCD_REG_Config+0x580>)
 8001cb0:	f7ff fcfc 	bl	80016ac <Delay>
 8001cb4:	2329      	movs	r3, #41	; 0x29
 8001cb6:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001cba:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001cbe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8001cc2:	8013      	strh	r3, [r2, #0]
}
 8001cc4:	bf00      	nop
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
	
	
}
 8001cc6:	bf00      	nop
 8001cc8:	37b8      	adds	r7, #184	; 0xb8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	60020000 	.word	0x60020000
 8001cd4:	0002bffc 	.word	0x0002bffc

08001cd8 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001cd8:	b490      	push	{r4, r7}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4604      	mov	r4, r0
 8001ce0:	4608      	mov	r0, r1
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4623      	mov	r3, r4
 8001ce8:	80fb      	strh	r3, [r7, #6]
 8001cea:	4603      	mov	r3, r0
 8001cec:	80bb      	strh	r3, [r7, #4]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	807b      	strh	r3, [r7, #2]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	803b      	strh	r3, [r7, #0]
 8001cf6:	232a      	movs	r3, #42	; 0x2a
 8001cf8:	81bb      	strh	r3, [r7, #12]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001cfa:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001cfe:	89bb      	ldrh	r3, [r7, #12]
 8001d00:	8013      	strh	r3, [r2, #0]
}
 8001d02:	bf00      	nop
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	0a1b      	lsrs	r3, r3, #8
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	81fb      	strh	r3, [r7, #14]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d0c:	4a2b      	ldr	r2, [pc, #172]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d0e:	89fb      	ldrh	r3, [r7, #14]
 8001d10:	8013      	strh	r3, [r2, #0]
}
 8001d12:	bf00      	nop
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001d14:	88fb      	ldrh	r3, [r7, #6]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	823b      	strh	r3, [r7, #16]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d1c:	4a27      	ldr	r2, [pc, #156]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d1e:	8a3b      	ldrh	r3, [r7, #16]
 8001d20:	8013      	strh	r3, [r2, #0]
}
 8001d22:	bf00      	nop
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001d24:	88fa      	ldrh	r2, [r7, #6]
 8001d26:	887b      	ldrh	r3, [r7, #2]
 8001d28:	4413      	add	r3, r2
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	121b      	asrs	r3, r3, #8
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	827b      	strh	r3, [r7, #18]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d32:	4a22      	ldr	r2, [pc, #136]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d34:	8a7b      	ldrh	r3, [r7, #18]
 8001d36:	8013      	strh	r3, [r2, #0]
}
 8001d38:	bf00      	nop
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8001d3a:	88fa      	ldrh	r2, [r7, #6]
 8001d3c:	887b      	ldrh	r3, [r7, #2]
 8001d3e:	4413      	add	r3, r2
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	3b01      	subs	r3, #1
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	82bb      	strh	r3, [r7, #20]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d4c:	4a1b      	ldr	r2, [pc, #108]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d4e:	8abb      	ldrh	r3, [r7, #20]
 8001d50:	8013      	strh	r3, [r2, #0]
}
 8001d52:	bf00      	nop
 8001d54:	232b      	movs	r3, #43	; 0x2b
 8001d56:	82fb      	strh	r3, [r7, #22]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001d58:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001d5c:	8afb      	ldrh	r3, [r7, #22]
 8001d5e:	8013      	strh	r3, [r2, #0]
}
 8001d60:	bf00      	nop

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
	LCD_Write_Data ( usPAGE >> 8  );
 8001d62:	88bb      	ldrh	r3, [r7, #4]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	833b      	strh	r3, [r7, #24]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d6a:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d6c:	8b3b      	ldrh	r3, [r7, #24]
 8001d6e:	8013      	strh	r3, [r2, #0]
}
 8001d70:	bf00      	nop
	LCD_Write_Data ( usPAGE & 0xff  );
 8001d72:	88bb      	ldrh	r3, [r7, #4]
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	837b      	strh	r3, [r7, #26]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d7a:	4a10      	ldr	r2, [pc, #64]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d7c:	8b7b      	ldrh	r3, [r7, #26]
 8001d7e:	8013      	strh	r3, [r2, #0]
}
 8001d80:	bf00      	nop
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8001d82:	88ba      	ldrh	r2, [r7, #4]
 8001d84:	883b      	ldrh	r3, [r7, #0]
 8001d86:	4413      	add	r3, r2
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	121b      	asrs	r3, r3, #8
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	83bb      	strh	r3, [r7, #28]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001d90:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001d92:	8bbb      	ldrh	r3, [r7, #28]
 8001d94:	8013      	strh	r3, [r2, #0]
}
 8001d96:	bf00      	nop
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8001d98:	88ba      	ldrh	r2, [r7, #4]
 8001d9a:	883b      	ldrh	r3, [r7, #0]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	3b01      	subs	r3, #1
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	83fb      	strh	r3, [r7, #30]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001daa:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <LCD_OpenWindow+0xe4>)
 8001dac:	8bfb      	ldrh	r3, [r7, #30]
 8001dae:	8013      	strh	r3, [r2, #0]
}
 8001db0:	bf00      	nop
	
}
 8001db2:	bf00      	nop
 8001db4:	3720      	adds	r7, #32
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc90      	pop	{r4, r7}
 8001dba:	4770      	bx	lr
 8001dbc:	60020000 	.word	0x60020000

08001dc0 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	232c      	movs	r3, #44	; 0x2c
 8001dd2:	817b      	strh	r3, [r7, #10]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001dd4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001dd8:	897b      	ldrh	r3, [r7, #10]
 8001dda:	8013      	strh	r3, [r2, #0]
}
 8001ddc:	bf00      	nop
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
		
	for ( i = 0; i < usPoint; i ++ )
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	e008      	b.n	8001df6 <LCD_FillColor+0x36>
 8001de4:	887b      	ldrh	r3, [r7, #2]
 8001de6:	813b      	strh	r3, [r7, #8]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001de8:	4a08      	ldr	r2, [pc, #32]	; (8001e0c <LCD_FillColor+0x4c>)
 8001dea:	893b      	ldrh	r3, [r7, #8]
 8001dec:	8013      	strh	r3, [r2, #0]
}
 8001dee:	bf00      	nop
	for ( i = 0; i < usPoint; i ++ )
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3301      	adds	r3, #1
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d3f2      	bcc.n	8001de4 <LCD_FillColor+0x24>
		LCD_Write_Data ( usColor );
		
}
 8001dfe:	bf00      	nop
 8001e00:	bf00      	nop
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	60020000 	.word	0x60020000

08001e10 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4604      	mov	r4, r0
 8001e18:	4608      	mov	r0, r1
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4623      	mov	r3, r4
 8001e20:	80fb      	strh	r3, [r7, #6]
 8001e22:	4603      	mov	r3, r0
 8001e24:	80bb      	strh	r3, [r7, #4]
 8001e26:	460b      	mov	r3, r1
 8001e28:	807b      	strh	r3, [r7, #2]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001e2e:	883b      	ldrh	r3, [r7, #0]
 8001e30:	887a      	ldrh	r2, [r7, #2]
 8001e32:	88b9      	ldrh	r1, [r7, #4]
 8001e34:	88f8      	ldrh	r0, [r7, #6]
 8001e36:	f7ff ff4f 	bl	8001cd8 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001e3a:	887b      	ldrh	r3, [r7, #2]
 8001e3c:	883a      	ldrh	r2, [r7, #0]
 8001e3e:	fb02 f303 	mul.w	r3, r2, r3
 8001e42:	461a      	mov	r2, r3
 8001e44:	8b3b      	ldrh	r3, [r7, #24]
 8001e46:	4619      	mov	r1, r3
 8001e48:	4610      	mov	r0, r2
 8001e4a:	f7ff ffb9 	bl	8001dc0 <LCD_FillColor>
	
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd90      	pop	{r4, r7, pc}
	...

08001e58 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	80fb      	strh	r3, [r7, #6]
 8001e62:	460b      	mov	r3, r1
 8001e64:	80bb      	strh	r3, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8001e6a:	78fb      	ldrb	r3, [r7, #3]
 8001e6c:	3b20      	subs	r3, #32
 8001e6e:	753b      	strb	r3, [r7, #20]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001e70:	88b9      	ldrh	r1, [r7, #4]
 8001e72:	88f8      	ldrh	r0, [r7, #6]
 8001e74:	2310      	movs	r3, #16
 8001e76:	2208      	movs	r2, #8
 8001e78:	f7ff ff2e 	bl	8001cd8 <LCD_OpenWindow>
 8001e7c:	232c      	movs	r3, #44	; 0x2c
 8001e7e:	827b      	strh	r3, [r7, #18]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001e80:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001e84:	8a7b      	ldrh	r3, [r7, #18]
 8001e86:	8013      	strh	r3, [r2, #0]
}
 8001e88:	bf00      	nop
	
	LCD_Write_Cmd ( CMD_SetPixel );	
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	75bb      	strb	r3, [r7, #22]
 8001e8e:	e028      	b.n	8001ee2 <LCD_DrawChar+0x8a>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001e90:	7d3a      	ldrb	r2, [r7, #20]
 8001e92:	7dbb      	ldrb	r3, [r7, #22]
 8001e94:	4917      	ldr	r1, [pc, #92]	; (8001ef4 <LCD_DrawChar+0x9c>)
 8001e96:	0112      	lsls	r2, r2, #4
 8001e98:	440a      	add	r2, r1
 8001e9a:	4413      	add	r3, r2
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	757b      	strb	r3, [r7, #21]
 8001ea4:	e017      	b.n	8001ed6 <LCD_DrawChar+0x7e>
		{
			if ( ucTemp & 0x01 )
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <LCD_DrawChar+0x64>
 8001eb0:	231f      	movs	r3, #31
 8001eb2:	823b      	strh	r3, [r7, #16]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001eb4:	4a10      	ldr	r2, [pc, #64]	; (8001ef8 <LCD_DrawChar+0xa0>)
 8001eb6:	8a3b      	ldrh	r3, [r7, #16]
 8001eb8:	8013      	strh	r3, [r2, #0]
}
 8001eba:	e006      	b.n	8001eca <LCD_DrawChar+0x72>
 8001ebc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec0:	81fb      	strh	r3, [r7, #14]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001ec2:	4a0d      	ldr	r2, [pc, #52]	; (8001ef8 <LCD_DrawChar+0xa0>)
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
 8001ec6:	8013      	strh	r3, [r2, #0]
}
 8001ec8:	bf00      	nop
				LCD_Write_Data ( 0x001F );
			
			else
				LCD_Write_Data (  0xFFFF );								
			
			ucTemp >>= 1;		
 8001eca:	7dfb      	ldrb	r3, [r7, #23]
 8001ecc:	085b      	lsrs	r3, r3, #1
 8001ece:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001ed0:	7d7b      	ldrb	r3, [r7, #21]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	757b      	strb	r3, [r7, #21]
 8001ed6:	7d7b      	ldrb	r3, [r7, #21]
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	d9e4      	bls.n	8001ea6 <LCD_DrawChar+0x4e>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001edc:	7dbb      	ldrb	r3, [r7, #22]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	75bb      	strb	r3, [r7, #22]
 8001ee2:	7dbb      	ldrb	r3, [r7, #22]
 8001ee4:	2b0f      	cmp	r3, #15
 8001ee6:	d9d3      	bls.n	8001e90 <LCD_DrawChar+0x38>
			
		}
		
	}
	
}
 8001ee8:	bf00      	nop
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	080072c4 	.word	0x080072c4
 8001ef8:	60020000 	.word	0x60020000

08001efc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001efc:	f7ff f8d4 	bl	80010a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f00:	480b      	ldr	r0, [pc, #44]	; (8001f30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f02:	490c      	ldr	r1, [pc, #48]	; (8001f34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f04:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f08:	e002      	b.n	8001f10 <LoopCopyDataInit>

08001f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f0e:	3304      	adds	r3, #4

08001f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f14:	d3f9      	bcc.n	8001f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f16:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f18:	4c09      	ldr	r4, [pc, #36]	; (8001f40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f1c:	e001      	b.n	8001f22 <LoopFillZerobss>

08001f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f20:	3204      	adds	r2, #4

08001f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f24:	d3fb      	bcc.n	8001f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f26:	f002 fa79 	bl	800441c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f2a:	f7fe fe35 	bl	8000b98 <main>
  bx lr
 8001f2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f34:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f38:	08007cac 	.word	0x08007cac
  ldr r2, =_sbss
 8001f3c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f40:	200014bc 	.word	0x200014bc

08001f44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f44:	e7fe      	b.n	8001f44 <ADC1_2_IRQHandler>

08001f46 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr

08001f6a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d105      	bne.n	8001f96 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001f8a:	f002 fa41 	bl	8004410 <__errno>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2216      	movs	r2, #22
 8001f92:	601a      	str	r2, [r3, #0]
    return;
 8001f94:	e015      	b.n	8001fc2 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001f96:	2000      	movs	r0, #0
 8001f98:	f002 fa64 	bl	8004464 <malloc>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ffc8 	bl	8001f46 <stm32_lock_init>
    return;
 8001fb6:	e004      	b.n	8001fc2 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb8:	b672      	cpsid	i
}
 8001fba:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001fbc:	f7fe ff06 	bl	8000dcc <Error_Handler>
 8001fc0:	e7fe      	b.n	8001fc0 <__retarget_lock_init_recursive+0x44>
}
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d104      	bne.n	8001fe0 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd6:	b672      	cpsid	i
}
 8001fd8:	bf00      	nop
 8001fda:	f7fe fef7 	bl	8000dcc <Error_Handler>
 8001fde:	e7fe      	b.n	8001fde <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff ffb8 	bl	8001f58 <stm32_lock_acquire>
}
 8001fe8:	bf00      	nop
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d104      	bne.n	8002008 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ffe:	b672      	cpsid	i
}
 8002000:	bf00      	nop
 8002002:	f7fe fee3 	bl	8000dcc <Error_Handler>
 8002006:	e7fe      	b.n	8002006 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ffad 	bl	8001f6a <stm32_lock_release>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HAL_Init+0x28>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a07      	ldr	r2, [pc, #28]	; (8002040 <HAL_Init+0x28>)
 8002022:	f043 0310 	orr.w	r3, r3, #16
 8002026:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002028:	2003      	movs	r0, #3
 800202a:	f000 f907 	bl	800223c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800202e:	200f      	movs	r0, #15
 8002030:	f000 f808 	bl	8002044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002034:	f7fe fed0 	bl	8000dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40022000 	.word	0x40022000

08002044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_InitTick+0x54>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x58>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	4619      	mov	r1, r3
 8002056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205a:	fbb3 f3f1 	udiv	r3, r3, r1
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	4618      	mov	r0, r3
 8002064:	f000 f911 	bl	800228a <HAL_SYSTICK_Config>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e00e      	b.n	8002090 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b0f      	cmp	r3, #15
 8002076:	d80a      	bhi.n	800208e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002078:	2200      	movs	r2, #0
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	f04f 30ff 	mov.w	r0, #4294967295
 8002080:	f000 f8e7 	bl	8002252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002084:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <HAL_InitTick+0x5c>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	e000      	b.n	8002090 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000000 	.word	0x20000000
 800209c:	20000008 	.word	0x20000008
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a8:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_IncTick+0x1c>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <HAL_IncTick+0x20>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	4a03      	ldr	r2, [pc, #12]	; (80020c4 <HAL_IncTick+0x20>)
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	20000008 	.word	0x20000008
 80020c4:	20000758 	.word	0x20000758

080020c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return uwTick;
 80020cc:	4b02      	ldr	r3, [pc, #8]	; (80020d8 <HAL_GetTick+0x10>)
 80020ce:	681b      	ldr	r3, [r3, #0]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	20000758 	.word	0x20000758

080020dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <__NVIC_SetPriorityGrouping+0x44>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020f8:	4013      	ands	r3, r2
 80020fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002104:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800210c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800210e:	4a04      	ldr	r2, [pc, #16]	; (8002120 <__NVIC_SetPriorityGrouping+0x44>)
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	60d3      	str	r3, [r2, #12]
}
 8002114:	bf00      	nop
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002128:	4b04      	ldr	r3, [pc, #16]	; (800213c <__NVIC_GetPriorityGrouping+0x18>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	0a1b      	lsrs	r3, r3, #8
 800212e:	f003 0307 	and.w	r3, r3, #7
}
 8002132:	4618      	mov	r0, r3
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	; (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	; (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	; 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
         );
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	; 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr

080021f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3b01      	subs	r3, #1
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002208:	d301      	bcc.n	800220e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220a:	2301      	movs	r3, #1
 800220c:	e00f      	b.n	800222e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <SysTick_Config+0x40>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002216:	210f      	movs	r1, #15
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f7ff ff90 	bl	8002140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <SysTick_Config+0x40>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002226:	4b04      	ldr	r3, [pc, #16]	; (8002238 <SysTick_Config+0x40>)
 8002228:	2207      	movs	r2, #7
 800222a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	e000e010 	.word	0xe000e010

0800223c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff49 	bl	80020dc <__NVIC_SetPriorityGrouping>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002264:	f7ff ff5e 	bl	8002124 <__NVIC_GetPriorityGrouping>
 8002268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff ff90 	bl	8002194 <NVIC_EncodePriority>
 8002274:	4602      	mov	r2, r0
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff5f 	bl	8002140 <__NVIC_SetPriority>
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ffb0 	bl	80021f8 <SysTick_Config>
 8002298:	4603      	mov	r3, r0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b08b      	sub	sp, #44	; 0x2c
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ae:	2300      	movs	r3, #0
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b6:	e179      	b.n	80025ac <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022b8:	2201      	movs	r2, #1
 80022ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	69fa      	ldr	r2, [r7, #28]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 8168 	bne.w	80025a6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4a96      	ldr	r2, [pc, #600]	; (8002534 <HAL_GPIO_Init+0x290>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d05e      	beq.n	800239e <HAL_GPIO_Init+0xfa>
 80022e0:	4a94      	ldr	r2, [pc, #592]	; (8002534 <HAL_GPIO_Init+0x290>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d875      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 80022e6:	4a94      	ldr	r2, [pc, #592]	; (8002538 <HAL_GPIO_Init+0x294>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d058      	beq.n	800239e <HAL_GPIO_Init+0xfa>
 80022ec:	4a92      	ldr	r2, [pc, #584]	; (8002538 <HAL_GPIO_Init+0x294>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d86f      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 80022f2:	4a92      	ldr	r2, [pc, #584]	; (800253c <HAL_GPIO_Init+0x298>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d052      	beq.n	800239e <HAL_GPIO_Init+0xfa>
 80022f8:	4a90      	ldr	r2, [pc, #576]	; (800253c <HAL_GPIO_Init+0x298>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d869      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 80022fe:	4a90      	ldr	r2, [pc, #576]	; (8002540 <HAL_GPIO_Init+0x29c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d04c      	beq.n	800239e <HAL_GPIO_Init+0xfa>
 8002304:	4a8e      	ldr	r2, [pc, #568]	; (8002540 <HAL_GPIO_Init+0x29c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d863      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 800230a:	4a8e      	ldr	r2, [pc, #568]	; (8002544 <HAL_GPIO_Init+0x2a0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d046      	beq.n	800239e <HAL_GPIO_Init+0xfa>
 8002310:	4a8c      	ldr	r2, [pc, #560]	; (8002544 <HAL_GPIO_Init+0x2a0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d85d      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 8002316:	2b12      	cmp	r3, #18
 8002318:	d82a      	bhi.n	8002370 <HAL_GPIO_Init+0xcc>
 800231a:	2b12      	cmp	r3, #18
 800231c:	d859      	bhi.n	80023d2 <HAL_GPIO_Init+0x12e>
 800231e:	a201      	add	r2, pc, #4	; (adr r2, 8002324 <HAL_GPIO_Init+0x80>)
 8002320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002324:	0800239f 	.word	0x0800239f
 8002328:	08002379 	.word	0x08002379
 800232c:	0800238b 	.word	0x0800238b
 8002330:	080023cd 	.word	0x080023cd
 8002334:	080023d3 	.word	0x080023d3
 8002338:	080023d3 	.word	0x080023d3
 800233c:	080023d3 	.word	0x080023d3
 8002340:	080023d3 	.word	0x080023d3
 8002344:	080023d3 	.word	0x080023d3
 8002348:	080023d3 	.word	0x080023d3
 800234c:	080023d3 	.word	0x080023d3
 8002350:	080023d3 	.word	0x080023d3
 8002354:	080023d3 	.word	0x080023d3
 8002358:	080023d3 	.word	0x080023d3
 800235c:	080023d3 	.word	0x080023d3
 8002360:	080023d3 	.word	0x080023d3
 8002364:	080023d3 	.word	0x080023d3
 8002368:	08002381 	.word	0x08002381
 800236c:	08002395 	.word	0x08002395
 8002370:	4a75      	ldr	r2, [pc, #468]	; (8002548 <HAL_GPIO_Init+0x2a4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d013      	beq.n	800239e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002376:	e02c      	b.n	80023d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	623b      	str	r3, [r7, #32]
          break;
 800237e:	e029      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	3304      	adds	r3, #4
 8002386:	623b      	str	r3, [r7, #32]
          break;
 8002388:	e024      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	3308      	adds	r3, #8
 8002390:	623b      	str	r3, [r7, #32]
          break;
 8002392:	e01f      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	330c      	adds	r3, #12
 800239a:	623b      	str	r3, [r7, #32]
          break;
 800239c:	e01a      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d102      	bne.n	80023ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023a6:	2304      	movs	r3, #4
 80023a8:	623b      	str	r3, [r7, #32]
          break;
 80023aa:	e013      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d105      	bne.n	80023c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b4:	2308      	movs	r3, #8
 80023b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69fa      	ldr	r2, [r7, #28]
 80023bc:	611a      	str	r2, [r3, #16]
          break;
 80023be:	e009      	b.n	80023d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c0:	2308      	movs	r3, #8
 80023c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	615a      	str	r2, [r3, #20]
          break;
 80023ca:	e003      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023cc:	2300      	movs	r3, #0
 80023ce:	623b      	str	r3, [r7, #32]
          break;
 80023d0:	e000      	b.n	80023d4 <HAL_GPIO_Init+0x130>
          break;
 80023d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2bff      	cmp	r3, #255	; 0xff
 80023d8:	d801      	bhi.n	80023de <HAL_GPIO_Init+0x13a>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	e001      	b.n	80023e2 <HAL_GPIO_Init+0x13e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3304      	adds	r3, #4
 80023e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	2bff      	cmp	r3, #255	; 0xff
 80023e8:	d802      	bhi.n	80023f0 <HAL_GPIO_Init+0x14c>
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	e002      	b.n	80023f6 <HAL_GPIO_Init+0x152>
 80023f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f2:	3b08      	subs	r3, #8
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	210f      	movs	r1, #15
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	fa01 f303 	lsl.w	r3, r1, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	401a      	ands	r2, r3
 8002408:	6a39      	ldr	r1, [r7, #32]
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	431a      	orrs	r2, r3
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 80c1 	beq.w	80025a6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002424:	4b49      	ldr	r3, [pc, #292]	; (800254c <HAL_GPIO_Init+0x2a8>)
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	4a48      	ldr	r2, [pc, #288]	; (800254c <HAL_GPIO_Init+0x2a8>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6193      	str	r3, [r2, #24]
 8002430:	4b46      	ldr	r3, [pc, #280]	; (800254c <HAL_GPIO_Init+0x2a8>)
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	60bb      	str	r3, [r7, #8]
 800243a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800243c:	4a44      	ldr	r2, [pc, #272]	; (8002550 <HAL_GPIO_Init+0x2ac>)
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	089b      	lsrs	r3, r3, #2
 8002442:	3302      	adds	r3, #2
 8002444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002448:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	220f      	movs	r2, #15
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4013      	ands	r3, r2
 800245e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3c      	ldr	r2, [pc, #240]	; (8002554 <HAL_GPIO_Init+0x2b0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d01f      	beq.n	80024a8 <HAL_GPIO_Init+0x204>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a3b      	ldr	r2, [pc, #236]	; (8002558 <HAL_GPIO_Init+0x2b4>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d019      	beq.n	80024a4 <HAL_GPIO_Init+0x200>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a3a      	ldr	r2, [pc, #232]	; (800255c <HAL_GPIO_Init+0x2b8>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d013      	beq.n	80024a0 <HAL_GPIO_Init+0x1fc>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a39      	ldr	r2, [pc, #228]	; (8002560 <HAL_GPIO_Init+0x2bc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d00d      	beq.n	800249c <HAL_GPIO_Init+0x1f8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a38      	ldr	r2, [pc, #224]	; (8002564 <HAL_GPIO_Init+0x2c0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d007      	beq.n	8002498 <HAL_GPIO_Init+0x1f4>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a37      	ldr	r2, [pc, #220]	; (8002568 <HAL_GPIO_Init+0x2c4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d101      	bne.n	8002494 <HAL_GPIO_Init+0x1f0>
 8002490:	2305      	movs	r3, #5
 8002492:	e00a      	b.n	80024aa <HAL_GPIO_Init+0x206>
 8002494:	2306      	movs	r3, #6
 8002496:	e008      	b.n	80024aa <HAL_GPIO_Init+0x206>
 8002498:	2304      	movs	r3, #4
 800249a:	e006      	b.n	80024aa <HAL_GPIO_Init+0x206>
 800249c:	2303      	movs	r3, #3
 800249e:	e004      	b.n	80024aa <HAL_GPIO_Init+0x206>
 80024a0:	2302      	movs	r3, #2
 80024a2:	e002      	b.n	80024aa <HAL_GPIO_Init+0x206>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <HAL_GPIO_Init+0x206>
 80024a8:	2300      	movs	r3, #0
 80024aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ac:	f002 0203 	and.w	r2, r2, #3
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	4093      	lsls	r3, r2
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024ba:	4925      	ldr	r1, [pc, #148]	; (8002550 <HAL_GPIO_Init+0x2ac>)
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	3302      	adds	r3, #2
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d006      	beq.n	80024e2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024d4:	4b25      	ldr	r3, [pc, #148]	; (800256c <HAL_GPIO_Init+0x2c8>)
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	4924      	ldr	r1, [pc, #144]	; (800256c <HAL_GPIO_Init+0x2c8>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
 80024e0:	e006      	b.n	80024f0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024e2:	4b22      	ldr	r3, [pc, #136]	; (800256c <HAL_GPIO_Init+0x2c8>)
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4920      	ldr	r1, [pc, #128]	; (800256c <HAL_GPIO_Init+0x2c8>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d006      	beq.n	800250a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024fc:	4b1b      	ldr	r3, [pc, #108]	; (800256c <HAL_GPIO_Init+0x2c8>)
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	491a      	ldr	r1, [pc, #104]	; (800256c <HAL_GPIO_Init+0x2c8>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	60cb      	str	r3, [r1, #12]
 8002508:	e006      	b.n	8002518 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800250a:	4b18      	ldr	r3, [pc, #96]	; (800256c <HAL_GPIO_Init+0x2c8>)
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	43db      	mvns	r3, r3
 8002512:	4916      	ldr	r1, [pc, #88]	; (800256c <HAL_GPIO_Init+0x2c8>)
 8002514:	4013      	ands	r3, r2
 8002516:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d025      	beq.n	8002570 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_GPIO_Init+0x2c8>)
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	4910      	ldr	r1, [pc, #64]	; (800256c <HAL_GPIO_Init+0x2c8>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	604b      	str	r3, [r1, #4]
 8002530:	e025      	b.n	800257e <HAL_GPIO_Init+0x2da>
 8002532:	bf00      	nop
 8002534:	10320000 	.word	0x10320000
 8002538:	10310000 	.word	0x10310000
 800253c:	10220000 	.word	0x10220000
 8002540:	10210000 	.word	0x10210000
 8002544:	10120000 	.word	0x10120000
 8002548:	10110000 	.word	0x10110000
 800254c:	40021000 	.word	0x40021000
 8002550:	40010000 	.word	0x40010000
 8002554:	40010800 	.word	0x40010800
 8002558:	40010c00 	.word	0x40010c00
 800255c:	40011000 	.word	0x40011000
 8002560:	40011400 	.word	0x40011400
 8002564:	40011800 	.word	0x40011800
 8002568:	40011c00 	.word	0x40011c00
 800256c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002570:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <HAL_GPIO_Init+0x324>)
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	43db      	mvns	r3, r3
 8002578:	4913      	ldr	r1, [pc, #76]	; (80025c8 <HAL_GPIO_Init+0x324>)
 800257a:	4013      	ands	r3, r2
 800257c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d006      	beq.n	8002598 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800258a:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_GPIO_Init+0x324>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	490e      	ldr	r1, [pc, #56]	; (80025c8 <HAL_GPIO_Init+0x324>)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	600b      	str	r3, [r1, #0]
 8002596:	e006      	b.n	80025a6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_GPIO_Init+0x324>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	43db      	mvns	r3, r3
 80025a0:	4909      	ldr	r1, [pc, #36]	; (80025c8 <HAL_GPIO_Init+0x324>)
 80025a2:	4013      	ands	r3, r2
 80025a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	3301      	adds	r3, #1
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b2:	fa22 f303 	lsr.w	r3, r2, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f47f ae7e 	bne.w	80022b8 <HAL_GPIO_Init+0x14>
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	372c      	adds	r7, #44	; 0x2c
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	40010400 	.word	0x40010400

080025cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]
 80025d8:	4613      	mov	r3, r2
 80025da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025dc:	787b      	ldrb	r3, [r7, #1]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025e2:	887a      	ldrh	r2, [r7, #2]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025e8:	e003      	b.n	80025f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025ea:	887b      	ldrh	r3, [r7, #2]
 80025ec:	041a      	lsls	r2, r3, #16
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	611a      	str	r2, [r3, #16]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e272      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 8087 	beq.w	800272a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800261c:	4b92      	ldr	r3, [pc, #584]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 030c 	and.w	r3, r3, #12
 8002624:	2b04      	cmp	r3, #4
 8002626:	d00c      	beq.n	8002642 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002628:	4b8f      	ldr	r3, [pc, #572]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f003 030c 	and.w	r3, r3, #12
 8002630:	2b08      	cmp	r3, #8
 8002632:	d112      	bne.n	800265a <HAL_RCC_OscConfig+0x5e>
 8002634:	4b8c      	ldr	r3, [pc, #560]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800263c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002640:	d10b      	bne.n	800265a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002642:	4b89      	ldr	r3, [pc, #548]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d06c      	beq.n	8002728 <HAL_RCC_OscConfig+0x12c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d168      	bne.n	8002728 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e24c      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x76>
 8002664:	4b80      	ldr	r3, [pc, #512]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a7f      	ldr	r2, [pc, #508]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800266a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	e02e      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x98>
 800267a:	4b7b      	ldr	r3, [pc, #492]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a7a      	ldr	r2, [pc, #488]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002680:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	4b78      	ldr	r3, [pc, #480]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a77      	ldr	r2, [pc, #476]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800268c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e01d      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800269c:	d10c      	bne.n	80026b8 <HAL_RCC_OscConfig+0xbc>
 800269e:	4b72      	ldr	r3, [pc, #456]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a71      	ldr	r2, [pc, #452]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	4b6f      	ldr	r3, [pc, #444]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a6e      	ldr	r2, [pc, #440]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	e00b      	b.n	80026d0 <HAL_RCC_OscConfig+0xd4>
 80026b8:	4b6b      	ldr	r3, [pc, #428]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a6a      	ldr	r2, [pc, #424]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	4b68      	ldr	r3, [pc, #416]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a67      	ldr	r2, [pc, #412]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d013      	beq.n	8002700 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7ff fcf6 	bl	80020c8 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e0:	f7ff fcf2 	bl	80020c8 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b64      	cmp	r3, #100	; 0x64
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e200      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f2:	4b5d      	ldr	r3, [pc, #372]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d0f0      	beq.n	80026e0 <HAL_RCC_OscConfig+0xe4>
 80026fe:	e014      	b.n	800272a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7ff fce2 	bl	80020c8 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002708:	f7ff fcde 	bl	80020c8 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b64      	cmp	r3, #100	; 0x64
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e1ec      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271a:	4b53      	ldr	r3, [pc, #332]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x10c>
 8002726:	e000      	b.n	800272a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d063      	beq.n	80027fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002736:	4b4c      	ldr	r3, [pc, #304]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 030c 	and.w	r3, r3, #12
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00b      	beq.n	800275a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002742:	4b49      	ldr	r3, [pc, #292]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	2b08      	cmp	r3, #8
 800274c:	d11c      	bne.n	8002788 <HAL_RCC_OscConfig+0x18c>
 800274e:	4b46      	ldr	r3, [pc, #280]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d116      	bne.n	8002788 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275a:	4b43      	ldr	r3, [pc, #268]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d005      	beq.n	8002772 <HAL_RCC_OscConfig+0x176>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d001      	beq.n	8002772 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e1c0      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002772:	4b3d      	ldr	r3, [pc, #244]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4939      	ldr	r1, [pc, #228]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002786:	e03a      	b.n	80027fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d020      	beq.n	80027d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002790:	4b36      	ldr	r3, [pc, #216]	; (800286c <HAL_RCC_OscConfig+0x270>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7ff fc97 	bl	80020c8 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279e:	f7ff fc93 	bl	80020c8 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e1a1      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b0:	4b2d      	ldr	r3, [pc, #180]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027bc:	4b2a      	ldr	r3, [pc, #168]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	4927      	ldr	r1, [pc, #156]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	600b      	str	r3, [r1, #0]
 80027d0:	e015      	b.n	80027fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d2:	4b26      	ldr	r3, [pc, #152]	; (800286c <HAL_RCC_OscConfig+0x270>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7ff fc76 	bl	80020c8 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e0:	f7ff fc72 	bl	80020c8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e180      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f2:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b00      	cmp	r3, #0
 8002808:	d03a      	beq.n	8002880 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d019      	beq.n	8002846 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002812:	4b17      	ldr	r3, [pc, #92]	; (8002870 <HAL_RCC_OscConfig+0x274>)
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002818:	f7ff fc56 	bl	80020c8 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002820:	f7ff fc52 	bl	80020c8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e160      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <HAL_RCC_OscConfig+0x26c>)
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800283e:	2001      	movs	r0, #1
 8002840:	f000 fa9c 	bl	8002d7c <RCC_Delay>
 8002844:	e01c      	b.n	8002880 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <HAL_RCC_OscConfig+0x274>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284c:	f7ff fc3c 	bl	80020c8 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002852:	e00f      	b.n	8002874 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002854:	f7ff fc38 	bl	80020c8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d908      	bls.n	8002874 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e146      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
 8002866:	bf00      	nop
 8002868:	40021000 	.word	0x40021000
 800286c:	42420000 	.word	0x42420000
 8002870:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002874:	4b92      	ldr	r3, [pc, #584]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e9      	bne.n	8002854 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80a6 	beq.w	80029da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288e:	2300      	movs	r3, #0
 8002890:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002892:	4b8b      	ldr	r3, [pc, #556]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10d      	bne.n	80028ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800289e:	4b88      	ldr	r3, [pc, #544]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	4a87      	ldr	r2, [pc, #540]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a8:	61d3      	str	r3, [r2, #28]
 80028aa:	4b85      	ldr	r3, [pc, #532]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028b6:	2301      	movs	r3, #1
 80028b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ba:	4b82      	ldr	r3, [pc, #520]	; (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d118      	bne.n	80028f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028c6:	4b7f      	ldr	r3, [pc, #508]	; (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a7e      	ldr	r2, [pc, #504]	; (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028d2:	f7ff fbf9 	bl	80020c8 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028da:	f7ff fbf5 	bl	80020c8 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b64      	cmp	r3, #100	; 0x64
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e103      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	4b75      	ldr	r3, [pc, #468]	; (8002ac4 <HAL_RCC_OscConfig+0x4c8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x312>
 8002900:	4b6f      	ldr	r3, [pc, #444]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	4a6e      	ldr	r2, [pc, #440]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	6213      	str	r3, [r2, #32]
 800290c:	e02d      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0x334>
 8002916:	4b6a      	ldr	r3, [pc, #424]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	4a69      	ldr	r2, [pc, #420]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	6213      	str	r3, [r2, #32]
 8002922:	4b67      	ldr	r3, [pc, #412]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	4a66      	ldr	r2, [pc, #408]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002928:	f023 0304 	bic.w	r3, r3, #4
 800292c:	6213      	str	r3, [r2, #32]
 800292e:	e01c      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b05      	cmp	r3, #5
 8002936:	d10c      	bne.n	8002952 <HAL_RCC_OscConfig+0x356>
 8002938:	4b61      	ldr	r3, [pc, #388]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	4a60      	ldr	r2, [pc, #384]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6213      	str	r3, [r2, #32]
 8002944:	4b5e      	ldr	r3, [pc, #376]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a5d      	ldr	r2, [pc, #372]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	e00b      	b.n	800296a <HAL_RCC_OscConfig+0x36e>
 8002952:	4b5b      	ldr	r3, [pc, #364]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	4a5a      	ldr	r2, [pc, #360]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	6213      	str	r3, [r2, #32]
 800295e:	4b58      	ldr	r3, [pc, #352]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	4a57      	ldr	r2, [pc, #348]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002964:	f023 0304 	bic.w	r3, r3, #4
 8002968:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d015      	beq.n	800299e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002972:	f7ff fba9 	bl	80020c8 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002978:	e00a      	b.n	8002990 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7ff fba5 	bl	80020c8 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3288 	movw	r2, #5000	; 0x1388
 8002988:	4293      	cmp	r3, r2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e0b1      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002990:	4b4b      	ldr	r3, [pc, #300]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0ee      	beq.n	800297a <HAL_RCC_OscConfig+0x37e>
 800299c:	e014      	b.n	80029c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299e:	f7ff fb93 	bl	80020c8 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7ff fb8f 	bl	80020c8 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e09b      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029bc:	4b40      	ldr	r3, [pc, #256]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d105      	bne.n	80029da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ce:	4b3c      	ldr	r3, [pc, #240]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	4a3b      	ldr	r2, [pc, #236]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 8087 	beq.w	8002af2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029e4:	4b36      	ldr	r3, [pc, #216]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 030c 	and.w	r3, r3, #12
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d061      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d146      	bne.n	8002a86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f8:	4b33      	ldr	r3, [pc, #204]	; (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fe:	f7ff fb63 	bl	80020c8 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a06:	f7ff fb5f 	bl	80020c8 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e06d      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a18:	4b29      	ldr	r3, [pc, #164]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1f0      	bne.n	8002a06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a2c:	d108      	bne.n	8002a40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a2e:	4b24      	ldr	r3, [pc, #144]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	4921      	ldr	r1, [pc, #132]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a40:	4b1f      	ldr	r3, [pc, #124]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a19      	ldr	r1, [r3, #32]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	430b      	orrs	r3, r1
 8002a52:	491b      	ldr	r1, [pc, #108]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a58:	4b1b      	ldr	r3, [pc, #108]	; (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5e:	f7ff fb33 	bl	80020c8 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a66:	f7ff fb2f 	bl	80020c8 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e03d      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a78:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x46a>
 8002a84:	e035      	b.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a86:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <HAL_RCC_OscConfig+0x4cc>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8c:	f7ff fb1c 	bl	80020c8 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a94:	f7ff fb18 	bl	80020c8 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e026      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa6:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1f0      	bne.n	8002a94 <HAL_RCC_OscConfig+0x498>
 8002ab2:	e01e      	b.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d107      	bne.n	8002acc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e019      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40007000 	.word	0x40007000
 8002ac8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002acc:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <HAL_RCC_OscConfig+0x500>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d001      	beq.n	8002af2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000

08002b00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0d0      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b14:	4b6a      	ldr	r3, [pc, #424]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d910      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4b67      	ldr	r3, [pc, #412]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 0207 	bic.w	r2, r3, #7
 8002b2a:	4965      	ldr	r1, [pc, #404]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b32:	4b63      	ldr	r3, [pc, #396]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0b8      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d020      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b5c:	4b59      	ldr	r3, [pc, #356]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a58      	ldr	r2, [pc, #352]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b74:	4b53      	ldr	r3, [pc, #332]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4a52      	ldr	r2, [pc, #328]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b80:	4b50      	ldr	r3, [pc, #320]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	494d      	ldr	r1, [pc, #308]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d040      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	4b47      	ldr	r3, [pc, #284]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d115      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e07f      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbe:	4b41      	ldr	r3, [pc, #260]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e073      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bce:	4b3d      	ldr	r3, [pc, #244]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bde:	4b39      	ldr	r3, [pc, #228]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f023 0203 	bic.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4936      	ldr	r1, [pc, #216]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf0:	f7ff fa6a 	bl	80020c8 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7ff fa66 	bl	80020c8 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e053      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 020c 	and.w	r2, r3, #12
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1eb      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c20:	4b27      	ldr	r3, [pc, #156]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d210      	bcs.n	8002c50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	4b24      	ldr	r3, [pc, #144]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 0207 	bic.w	r2, r3, #7
 8002c36:	4922      	ldr	r1, [pc, #136]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3e:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d001      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e032      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d008      	beq.n	8002c6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c5c:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	4916      	ldr	r1, [pc, #88]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d009      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c7a:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	490e      	ldr	r1, [pc, #56]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c8e:	f000 f821 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002c92:	4602      	mov	r2, r0
 8002c94:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	091b      	lsrs	r3, r3, #4
 8002c9a:	f003 030f 	and.w	r3, r3, #15
 8002c9e:	490a      	ldr	r1, [pc, #40]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca0:	5ccb      	ldrb	r3, [r1, r3]
 8002ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca6:	4a09      	ldr	r2, [pc, #36]	; (8002ccc <HAL_RCC_ClockConfig+0x1cc>)
 8002ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002caa:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <HAL_RCC_ClockConfig+0x1d0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff f9c8 	bl	8002044 <HAL_InitTick>

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40022000 	.word	0x40022000
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	080072b4 	.word	0x080072b4
 8002ccc:	20000000 	.word	0x20000000
 8002cd0:	20000004 	.word	0x20000004

08002cd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cee:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d002      	beq.n	8002d04 <HAL_RCC_GetSysClockFreq+0x30>
 8002cfe:	2b08      	cmp	r3, #8
 8002d00:	d003      	beq.n	8002d0a <HAL_RCC_GetSysClockFreq+0x36>
 8002d02:	e027      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d04:	4b19      	ldr	r3, [pc, #100]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d06:	613b      	str	r3, [r7, #16]
      break;
 8002d08:	e027      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	0c9b      	lsrs	r3, r3, #18
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	4a17      	ldr	r2, [pc, #92]	; (8002d70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d010      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d22:	4b11      	ldr	r3, [pc, #68]	; (8002d68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	0c5b      	lsrs	r3, r3, #17
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	4a11      	ldr	r2, [pc, #68]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d2e:	5cd3      	ldrb	r3, [r2, r3]
 8002d30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a0d      	ldr	r2, [pc, #52]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d36:	fb03 f202 	mul.w	r2, r3, r2
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	e004      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	613b      	str	r3, [r7, #16]
      break;
 8002d52:	e002      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d56:	613b      	str	r3, [r7, #16]
      break;
 8002d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d5a:	693b      	ldr	r3, [r7, #16]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	371c      	adds	r7, #28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	007a1200 	.word	0x007a1200
 8002d70:	080078b4 	.word	0x080078b4
 8002d74:	080078c4 	.word	0x080078c4
 8002d78:	003d0900 	.word	0x003d0900

08002d7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d84:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <RCC_Delay+0x34>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0a      	ldr	r2, [pc, #40]	; (8002db4 <RCC_Delay+0x38>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	0a5b      	lsrs	r3, r3, #9
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d98:	bf00      	nop
  }
  while (Delay --);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1e5a      	subs	r2, r3, #1
 8002d9e:	60fa      	str	r2, [r7, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f9      	bne.n	8002d98 <RCC_Delay+0x1c>
}
 8002da4:	bf00      	nop
 8002da6:	bf00      	nop
 8002da8:	3714      	adds	r7, #20
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	20000000 	.word	0x20000000
 8002db4:	10624dd3 	.word	0x10624dd3

08002db8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d004      	beq.n	8002dd4 <HAL_SRAM_Init+0x1c>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dd2:	d101      	bne.n	8002dd8 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e038      	b.n	8002e4a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d106      	bne.n	8002df2 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f7fe f86f 	bl	8000ed0 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	3308      	adds	r3, #8
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	f000 f829 	bl	8002e54 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	f000 f88b 	bl	8002f28 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6858      	ldr	r0, [r3, #4]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	f000 f8b0 	bl	8002f84 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	6892      	ldr	r2, [r2, #8]
 8002e2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	6892      	ldr	r2, [r2, #8]
 8002e38:	f041 0101 	orr.w	r1, r1, #1
 8002e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
	...

08002e54 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b087      	sub	sp, #28
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	f023 0101 	bic.w	r1, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d102      	bne.n	8002e84 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002e7e:	2340      	movs	r3, #64	; 0x40
 8002e80:	617b      	str	r3, [r7, #20]
 8002e82:	e001      	b.n	8002e88 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8002e94:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8002e9a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8002ea0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8002ea6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8002eac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8002eb2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8002eb8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8002ebe:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8002ec4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8002ee2:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <FSMC_NORSRAM_Init+0xd0>)
 8002ee4:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eec:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002ef4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	ea02 0103 	and.w	r1, r2, r3
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4319      	orrs	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	371c      	adds	r7, #28
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	0008fb7f 	.word	0x0008fb7f

08002f28 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8002f3e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8002f46:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8002f4e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8002f58:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	3b02      	subs	r3, #2
 8002f60:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8002f62:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8002f6e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
	...

08002f84 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f98:	d11d      	bne.n	8002fd6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002fa2:	4b13      	ldr	r3, [pc, #76]	; (8002ff0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	68ba      	ldr	r2, [r7, #8]
 8002fa8:	6811      	ldr	r1, [r2, #0]
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	6852      	ldr	r2, [r2, #4]
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	4311      	orrs	r1, r2
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	6892      	ldr	r2, [r2, #8]
 8002fb6:	0212      	lsls	r2, r2, #8
 8002fb8:	4311      	orrs	r1, r2
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	6992      	ldr	r2, [r2, #24]
 8002fbe:	4311      	orrs	r1, r2
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	68d2      	ldr	r2, [r2, #12]
 8002fc4:	0412      	lsls	r2, r2, #16
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	ea43 0102 	orr.w	r1, r3, r2
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002fd4:	e005      	b.n	8002fe2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	cff00000 	.word	0xcff00000

08002ff4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003002:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003006:	2b84      	cmp	r3, #132	; 0x84
 8003008:	d005      	beq.n	8003016 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800300a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	4413      	add	r3, r2
 8003012:	3303      	adds	r3, #3
 8003014:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003016:	68fb      	ldr	r3, [r7, #12]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	bc80      	pop	{r7}
 8003020:	4770      	bx	lr

08003022 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003026:	f000 fae5 	bl	80035f4 <vTaskStartScheduler>
  
  return osOK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	bd80      	pop	{r7, pc}

08003030 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003032:	b089      	sub	sp, #36	; 0x24
 8003034:	af04      	add	r7, sp, #16
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d020      	beq.n	8003084 <osThreadCreate+0x54>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d01c      	beq.n	8003084 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685c      	ldr	r4, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681d      	ldr	r5, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691e      	ldr	r6, [r3, #16]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff ffc9 	bl	8002ff4 <makeFreeRtosPriority>
 8003062:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800306c:	9202      	str	r2, [sp, #8]
 800306e:	9301      	str	r3, [sp, #4]
 8003070:	9100      	str	r1, [sp, #0]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	4632      	mov	r2, r6
 8003076:	4629      	mov	r1, r5
 8003078:	4620      	mov	r0, r4
 800307a:	f000 f8f3 	bl	8003264 <xTaskCreateStatic>
 800307e:	4603      	mov	r3, r0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e01c      	b.n	80030be <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685c      	ldr	r4, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003090:	b29e      	uxth	r6, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff ffab 	bl	8002ff4 <makeFreeRtosPriority>
 800309e:	4602      	mov	r2, r0
 80030a0:	f107 030c 	add.w	r3, r7, #12
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	9200      	str	r2, [sp, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	4632      	mov	r2, r6
 80030ac:	4629      	mov	r1, r5
 80030ae:	4620      	mov	r0, r4
 80030b0:	f000 f935 	bl	800331e <xTaskCreate>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d001      	beq.n	80030be <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80030be:	68fb      	ldr	r3, [r7, #12]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080030c8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <osDelay+0x16>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	e000      	b.n	80030e0 <osDelay+0x18>
 80030de:	2301      	movs	r3, #1
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 fa53 	bl	800358c <vTaskDelay>
  
  return osOK;
 80030e6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 80030fa:	2381      	movs	r3, #129	; 0x81
#endif
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f103 0208 	add.w	r2, r3, #8
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f04f 32ff 	mov.w	r2, #4294967295
 800311e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f103 0208 	add.w	r2, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f103 0208 	add.w	r2, r3, #8
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr

0800315c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	601a      	str	r2, [r3, #0]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr

080031a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80031a2:	b480      	push	{r7}
 80031a4:	b085      	sub	sp, #20
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
 80031aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b8:	d103      	bne.n	80031c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e00c      	b.n	80031dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3308      	adds	r3, #8
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	e002      	b.n	80031d0 <vListInsert+0x2e>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d2f6      	bcs.n	80031ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	601a      	str	r2, [r3, #0]
}
 8003208:	bf00      	nop
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr

08003212 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003212:	b480      	push	{r7}
 8003214:	b085      	sub	sp, #20
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6892      	ldr	r2, [r2, #8]
 8003228:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6852      	ldr	r2, [r2, #4]
 8003232:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	429a      	cmp	r2, r3
 800323c:	d103      	bne.n	8003246 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	1e5a      	subs	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
}
 800325a:	4618      	mov	r0, r3
 800325c:	3714      	adds	r7, #20
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003264:	b580      	push	{r7, lr}
 8003266:	b08e      	sub	sp, #56	; 0x38
 8003268:	af04      	add	r7, sp, #16
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
 8003270:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10a      	bne.n	800328e <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327c:	f383 8811 	msr	BASEPRI, r3
 8003280:	f3bf 8f6f 	isb	sy
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800328a:	bf00      	nop
 800328c:	e7fe      	b.n	800328c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800328e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <xTaskCreateStatic+0x46>
	__asm volatile
 8003294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	61fb      	str	r3, [r7, #28]
}
 80032a6:	bf00      	nop
 80032a8:	e7fe      	b.n	80032a8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80032aa:	2354      	movs	r3, #84	; 0x54
 80032ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	2b54      	cmp	r3, #84	; 0x54
 80032b2:	d00a      	beq.n	80032ca <xTaskCreateStatic+0x66>
	__asm volatile
 80032b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b8:	f383 8811 	msr	BASEPRI, r3
 80032bc:	f3bf 8f6f 	isb	sy
 80032c0:	f3bf 8f4f 	dsb	sy
 80032c4:	61bb      	str	r3, [r7, #24]
}
 80032c6:	bf00      	nop
 80032c8:	e7fe      	b.n	80032c8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80032ca:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80032cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d01e      	beq.n	8003310 <xTaskCreateStatic+0xac>
 80032d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d01b      	beq.n	8003310 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80032d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032da:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032e0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	2202      	movs	r2, #2
 80032e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80032ea:	2300      	movs	r3, #0
 80032ec:	9303      	str	r3, [sp, #12]
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	9302      	str	r3, [sp, #8]
 80032f2:	f107 0314 	add.w	r3, r7, #20
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	68b9      	ldr	r1, [r7, #8]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 f850 	bl	80033a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003308:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800330a:	f000 f8d5 	bl	80034b8 <prvAddNewTaskToReadyList>
 800330e:	e001      	b.n	8003314 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003314:	697b      	ldr	r3, [r7, #20]
	}
 8003316:	4618      	mov	r0, r3
 8003318:	3728      	adds	r7, #40	; 0x28
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800331e:	b580      	push	{r7, lr}
 8003320:	b08c      	sub	sp, #48	; 0x30
 8003322:	af04      	add	r7, sp, #16
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4618      	mov	r0, r3
 8003334:	f000 fe84 	bl	8004040 <pvPortMalloc>
 8003338:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00e      	beq.n	800335e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003340:	2054      	movs	r0, #84	; 0x54
 8003342:	f000 fe7d 	bl	8004040 <pvPortMalloc>
 8003346:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	631a      	str	r2, [r3, #48]	; 0x30
 8003354:	e005      	b.n	8003362 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003356:	6978      	ldr	r0, [r7, #20]
 8003358:	f000 ff3e 	bl	80041d8 <vPortFree>
 800335c:	e001      	b.n	8003362 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800335e:	2300      	movs	r3, #0
 8003360:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d017      	beq.n	8003398 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003370:	88fa      	ldrh	r2, [r7, #6]
 8003372:	2300      	movs	r3, #0
 8003374:	9303      	str	r3, [sp, #12]
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	9302      	str	r3, [sp, #8]
 800337a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	68b9      	ldr	r1, [r7, #8]
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 f80e 	bl	80033a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800338c:	69f8      	ldr	r0, [r7, #28]
 800338e:	f000 f893 	bl	80034b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003392:	2301      	movs	r3, #1
 8003394:	61bb      	str	r3, [r7, #24]
 8003396:	e002      	b.n	800339e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003398:	f04f 33ff 	mov.w	r3, #4294967295
 800339c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800339e:	69bb      	ldr	r3, [r7, #24]
	}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3720      	adds	r7, #32
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
 80033b4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80033b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033c0:	3b01      	subs	r3, #1
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	f023 0307 	bic.w	r3, r3, #7
 80033ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80033da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033de:	f383 8811 	msr	BASEPRI, r3
 80033e2:	f3bf 8f6f 	isb	sy
 80033e6:	f3bf 8f4f 	dsb	sy
 80033ea:	617b      	str	r3, [r7, #20]
}
 80033ec:	bf00      	nop
 80033ee:	e7fe      	b.n	80033ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d01f      	beq.n	8003436 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	e012      	b.n	8003422 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033fc:	68ba      	ldr	r2, [r7, #8]
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	4413      	add	r3, r2
 8003402:	7819      	ldrb	r1, [r3, #0]
 8003404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	4413      	add	r3, r2
 800340a:	3334      	adds	r3, #52	; 0x34
 800340c:	460a      	mov	r2, r1
 800340e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	4413      	add	r3, r2
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d006      	beq.n	800342a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	3301      	adds	r3, #1
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	2b0f      	cmp	r3, #15
 8003426:	d9e9      	bls.n	80033fc <prvInitialiseNewTask+0x54>
 8003428:	e000      	b.n	800342c <prvInitialiseNewTask+0x84>
			{
				break;
 800342a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800342c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003434:	e003      	b.n	800343e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800343e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003440:	2b06      	cmp	r3, #6
 8003442:	d901      	bls.n	8003448 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003444:	2306      	movs	r3, #6
 8003446:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800344c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800344e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003450:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003452:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003456:	2200      	movs	r2, #0
 8003458:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800345a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345c:	3304      	adds	r3, #4
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fe70 	bl	8003144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003466:	3318      	adds	r3, #24
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff fe6b 	bl	8003144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800346e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003472:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003476:	f1c3 0207 	rsb	r2, r3, #7
 800347a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800347e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003482:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003486:	2200      	movs	r2, #0
 8003488:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800348a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	68f9      	ldr	r1, [r7, #12]
 8003496:	69b8      	ldr	r0, [r7, #24]
 8003498:	f000 fc22 	bl	8003ce0 <pxPortInitialiseStack>
 800349c:	4602      	mov	r2, r0
 800349e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80034a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034ae:	bf00      	nop
 80034b0:	3720      	adds	r7, #32
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
	...

080034b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80034c0:	f000 fcfc 	bl	8003ebc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80034c4:	4b2a      	ldr	r3, [pc, #168]	; (8003570 <prvAddNewTaskToReadyList+0xb8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3301      	adds	r3, #1
 80034ca:	4a29      	ldr	r2, [pc, #164]	; (8003570 <prvAddNewTaskToReadyList+0xb8>)
 80034cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80034ce:	4b29      	ldr	r3, [pc, #164]	; (8003574 <prvAddNewTaskToReadyList+0xbc>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d109      	bne.n	80034ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80034d6:	4a27      	ldr	r2, [pc, #156]	; (8003574 <prvAddNewTaskToReadyList+0xbc>)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034dc:	4b24      	ldr	r3, [pc, #144]	; (8003570 <prvAddNewTaskToReadyList+0xb8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d110      	bne.n	8003506 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034e4:	f000 faba 	bl	8003a5c <prvInitialiseTaskLists>
 80034e8:	e00d      	b.n	8003506 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034ea:	4b23      	ldr	r3, [pc, #140]	; (8003578 <prvAddNewTaskToReadyList+0xc0>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d109      	bne.n	8003506 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034f2:	4b20      	ldr	r3, [pc, #128]	; (8003574 <prvAddNewTaskToReadyList+0xbc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d802      	bhi.n	8003506 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003500:	4a1c      	ldr	r2, [pc, #112]	; (8003574 <prvAddNewTaskToReadyList+0xbc>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003506:	4b1d      	ldr	r3, [pc, #116]	; (800357c <prvAddNewTaskToReadyList+0xc4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	3301      	adds	r3, #1
 800350c:	4a1b      	ldr	r2, [pc, #108]	; (800357c <prvAddNewTaskToReadyList+0xc4>)
 800350e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003514:	2201      	movs	r2, #1
 8003516:	409a      	lsls	r2, r3
 8003518:	4b19      	ldr	r3, [pc, #100]	; (8003580 <prvAddNewTaskToReadyList+0xc8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4313      	orrs	r3, r2
 800351e:	4a18      	ldr	r2, [pc, #96]	; (8003580 <prvAddNewTaskToReadyList+0xc8>)
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4a15      	ldr	r2, [pc, #84]	; (8003584 <prvAddNewTaskToReadyList+0xcc>)
 8003530:	441a      	add	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3304      	adds	r3, #4
 8003536:	4619      	mov	r1, r3
 8003538:	4610      	mov	r0, r2
 800353a:	f7ff fe0f 	bl	800315c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800353e:	f000 fced 	bl	8003f1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003542:	4b0d      	ldr	r3, [pc, #52]	; (8003578 <prvAddNewTaskToReadyList+0xc0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00e      	beq.n	8003568 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800354a:	4b0a      	ldr	r3, [pc, #40]	; (8003574 <prvAddNewTaskToReadyList+0xbc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003554:	429a      	cmp	r2, r3
 8003556:	d207      	bcs.n	8003568 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003558:	4b0b      	ldr	r3, [pc, #44]	; (8003588 <prvAddNewTaskToReadyList+0xd0>)
 800355a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	f3bf 8f4f 	dsb	sy
 8003564:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003568:	bf00      	nop
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	2000085c 	.word	0x2000085c
 8003574:	2000075c 	.word	0x2000075c
 8003578:	20000868 	.word	0x20000868
 800357c:	20000878 	.word	0x20000878
 8003580:	20000864 	.word	0x20000864
 8003584:	20000760 	.word	0x20000760
 8003588:	e000ed04 	.word	0xe000ed04

0800358c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d017      	beq.n	80035ce <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800359e:	4b13      	ldr	r3, [pc, #76]	; (80035ec <vTaskDelay+0x60>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <vTaskDelay+0x30>
	__asm volatile
 80035a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035aa:	f383 8811 	msr	BASEPRI, r3
 80035ae:	f3bf 8f6f 	isb	sy
 80035b2:	f3bf 8f4f 	dsb	sy
 80035b6:	60bb      	str	r3, [r7, #8]
}
 80035b8:	bf00      	nop
 80035ba:	e7fe      	b.n	80035ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80035bc:	f000 f87a 	bl	80036b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80035c0:	2100      	movs	r1, #0
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 fb26 	bl	8003c14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80035c8:	f000 f882 	bl	80036d0 <xTaskResumeAll>
 80035cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d107      	bne.n	80035e4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80035d4:	4b06      	ldr	r3, [pc, #24]	; (80035f0 <vTaskDelay+0x64>)
 80035d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000884 	.word	0x20000884
 80035f0:	e000ed04 	.word	0xe000ed04

080035f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	; 0x28
 80035f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035fe:	2300      	movs	r3, #0
 8003600:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003602:	463a      	mov	r2, r7
 8003604:	1d39      	adds	r1, r7, #4
 8003606:	f107 0308 	add.w	r3, r7, #8
 800360a:	4618      	mov	r0, r3
 800360c:	f7fd faac 	bl	8000b68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	9202      	str	r2, [sp, #8]
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	2300      	movs	r3, #0
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	2300      	movs	r3, #0
 8003620:	460a      	mov	r2, r1
 8003622:	491e      	ldr	r1, [pc, #120]	; (800369c <vTaskStartScheduler+0xa8>)
 8003624:	481e      	ldr	r0, [pc, #120]	; (80036a0 <vTaskStartScheduler+0xac>)
 8003626:	f7ff fe1d 	bl	8003264 <xTaskCreateStatic>
 800362a:	4603      	mov	r3, r0
 800362c:	4a1d      	ldr	r2, [pc, #116]	; (80036a4 <vTaskStartScheduler+0xb0>)
 800362e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003630:	4b1c      	ldr	r3, [pc, #112]	; (80036a4 <vTaskStartScheduler+0xb0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d002      	beq.n	800363e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003638:	2301      	movs	r3, #1
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	e001      	b.n	8003642 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d116      	bne.n	8003676 <vTaskStartScheduler+0x82>
	__asm volatile
 8003648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800364c:	f383 8811 	msr	BASEPRI, r3
 8003650:	f3bf 8f6f 	isb	sy
 8003654:	f3bf 8f4f 	dsb	sy
 8003658:	613b      	str	r3, [r7, #16]
}
 800365a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800365c:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <vTaskStartScheduler+0xb4>)
 800365e:	f04f 32ff 	mov.w	r2, #4294967295
 8003662:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003664:	4b11      	ldr	r3, [pc, #68]	; (80036ac <vTaskStartScheduler+0xb8>)
 8003666:	2201      	movs	r2, #1
 8003668:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800366a:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <vTaskStartScheduler+0xbc>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003670:	f000 fbb2 	bl	8003dd8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003674:	e00e      	b.n	8003694 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d10a      	bne.n	8003694 <vTaskStartScheduler+0xa0>
	__asm volatile
 800367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003682:	f383 8811 	msr	BASEPRI, r3
 8003686:	f3bf 8f6f 	isb	sy
 800368a:	f3bf 8f4f 	dsb	sy
 800368e:	60fb      	str	r3, [r7, #12]
}
 8003690:	bf00      	nop
 8003692:	e7fe      	b.n	8003692 <vTaskStartScheduler+0x9e>
}
 8003694:	bf00      	nop
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	080072ac 	.word	0x080072ac
 80036a0:	08003a2d 	.word	0x08003a2d
 80036a4:	20000880 	.word	0x20000880
 80036a8:	2000087c 	.word	0x2000087c
 80036ac:	20000868 	.word	0x20000868
 80036b0:	20000860 	.word	0x20000860

080036b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80036b8:	4b04      	ldr	r3, [pc, #16]	; (80036cc <vTaskSuspendAll+0x18>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3301      	adds	r3, #1
 80036be:	4a03      	ldr	r2, [pc, #12]	; (80036cc <vTaskSuspendAll+0x18>)
 80036c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80036c2:	bf00      	nop
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	20000884 	.word	0x20000884

080036d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80036da:	2300      	movs	r3, #0
 80036dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036de:	4b41      	ldr	r3, [pc, #260]	; (80037e4 <xTaskResumeAll+0x114>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10a      	bne.n	80036fc <xTaskResumeAll+0x2c>
	__asm volatile
 80036e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ea:	f383 8811 	msr	BASEPRI, r3
 80036ee:	f3bf 8f6f 	isb	sy
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	603b      	str	r3, [r7, #0]
}
 80036f8:	bf00      	nop
 80036fa:	e7fe      	b.n	80036fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036fc:	f000 fbde 	bl	8003ebc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003700:	4b38      	ldr	r3, [pc, #224]	; (80037e4 <xTaskResumeAll+0x114>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	3b01      	subs	r3, #1
 8003706:	4a37      	ldr	r2, [pc, #220]	; (80037e4 <xTaskResumeAll+0x114>)
 8003708:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800370a:	4b36      	ldr	r3, [pc, #216]	; (80037e4 <xTaskResumeAll+0x114>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d161      	bne.n	80037d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003712:	4b35      	ldr	r3, [pc, #212]	; (80037e8 <xTaskResumeAll+0x118>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d05d      	beq.n	80037d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800371a:	e02e      	b.n	800377a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800371c:	4b33      	ldr	r3, [pc, #204]	; (80037ec <xTaskResumeAll+0x11c>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	3318      	adds	r3, #24
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff fd72 	bl	8003212 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	3304      	adds	r3, #4
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff fd6d 	bl	8003212 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	2201      	movs	r2, #1
 800373e:	409a      	lsls	r2, r3
 8003740:	4b2b      	ldr	r3, [pc, #172]	; (80037f0 <xTaskResumeAll+0x120>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4313      	orrs	r3, r2
 8003746:	4a2a      	ldr	r2, [pc, #168]	; (80037f0 <xTaskResumeAll+0x120>)
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4a27      	ldr	r2, [pc, #156]	; (80037f4 <xTaskResumeAll+0x124>)
 8003758:	441a      	add	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	3304      	adds	r3, #4
 800375e:	4619      	mov	r1, r3
 8003760:	4610      	mov	r0, r2
 8003762:	f7ff fcfb 	bl	800315c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376a:	4b23      	ldr	r3, [pc, #140]	; (80037f8 <xTaskResumeAll+0x128>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	429a      	cmp	r2, r3
 8003772:	d302      	bcc.n	800377a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003774:	4b21      	ldr	r3, [pc, #132]	; (80037fc <xTaskResumeAll+0x12c>)
 8003776:	2201      	movs	r2, #1
 8003778:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800377a:	4b1c      	ldr	r3, [pc, #112]	; (80037ec <xTaskResumeAll+0x11c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1cc      	bne.n	800371c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003788:	f000 fa06 	bl	8003b98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800378c:	4b1c      	ldr	r3, [pc, #112]	; (8003800 <xTaskResumeAll+0x130>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d010      	beq.n	80037ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003798:	f000 f836 	bl	8003808 <xTaskIncrementTick>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80037a2:	4b16      	ldr	r3, [pc, #88]	; (80037fc <xTaskResumeAll+0x12c>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f1      	bne.n	8003798 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80037b4:	4b12      	ldr	r3, [pc, #72]	; (8003800 <xTaskResumeAll+0x130>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80037ba:	4b10      	ldr	r3, [pc, #64]	; (80037fc <xTaskResumeAll+0x12c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80037c2:	2301      	movs	r3, #1
 80037c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80037c6:	4b0f      	ldr	r3, [pc, #60]	; (8003804 <xTaskResumeAll+0x134>)
 80037c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80037d6:	f000 fba1 	bl	8003f1c <vPortExitCritical>

	return xAlreadyYielded;
 80037da:	68bb      	ldr	r3, [r7, #8]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000884 	.word	0x20000884
 80037e8:	2000085c 	.word	0x2000085c
 80037ec:	2000081c 	.word	0x2000081c
 80037f0:	20000864 	.word	0x20000864
 80037f4:	20000760 	.word	0x20000760
 80037f8:	2000075c 	.word	0x2000075c
 80037fc:	20000870 	.word	0x20000870
 8003800:	2000086c 	.word	0x2000086c
 8003804:	e000ed04 	.word	0xe000ed04

08003808 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003812:	4b4e      	ldr	r3, [pc, #312]	; (800394c <xTaskIncrementTick+0x144>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	f040 808e 	bne.w	8003938 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800381c:	4b4c      	ldr	r3, [pc, #304]	; (8003950 <xTaskIncrementTick+0x148>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3301      	adds	r3, #1
 8003822:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003824:	4a4a      	ldr	r2, [pc, #296]	; (8003950 <xTaskIncrementTick+0x148>)
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d120      	bne.n	8003872 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003830:	4b48      	ldr	r3, [pc, #288]	; (8003954 <xTaskIncrementTick+0x14c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <xTaskIncrementTick+0x48>
	__asm volatile
 800383a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383e:	f383 8811 	msr	BASEPRI, r3
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	f3bf 8f4f 	dsb	sy
 800384a:	603b      	str	r3, [r7, #0]
}
 800384c:	bf00      	nop
 800384e:	e7fe      	b.n	800384e <xTaskIncrementTick+0x46>
 8003850:	4b40      	ldr	r3, [pc, #256]	; (8003954 <xTaskIncrementTick+0x14c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	4b40      	ldr	r3, [pc, #256]	; (8003958 <xTaskIncrementTick+0x150>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a3e      	ldr	r2, [pc, #248]	; (8003954 <xTaskIncrementTick+0x14c>)
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	4a3e      	ldr	r2, [pc, #248]	; (8003958 <xTaskIncrementTick+0x150>)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	4b3d      	ldr	r3, [pc, #244]	; (800395c <xTaskIncrementTick+0x154>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	4a3c      	ldr	r2, [pc, #240]	; (800395c <xTaskIncrementTick+0x154>)
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	f000 f993 	bl	8003b98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003872:	4b3b      	ldr	r3, [pc, #236]	; (8003960 <xTaskIncrementTick+0x158>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	429a      	cmp	r2, r3
 800387a:	d348      	bcc.n	800390e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800387c:	4b35      	ldr	r3, [pc, #212]	; (8003954 <xTaskIncrementTick+0x14c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003886:	4b36      	ldr	r3, [pc, #216]	; (8003960 <xTaskIncrementTick+0x158>)
 8003888:	f04f 32ff 	mov.w	r2, #4294967295
 800388c:	601a      	str	r2, [r3, #0]
					break;
 800388e:	e03e      	b.n	800390e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003890:	4b30      	ldr	r3, [pc, #192]	; (8003954 <xTaskIncrementTick+0x14c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d203      	bcs.n	80038b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80038a8:	4a2d      	ldr	r2, [pc, #180]	; (8003960 <xTaskIncrementTick+0x158>)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80038ae:	e02e      	b.n	800390e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	3304      	adds	r3, #4
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fcac 	bl	8003212 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d004      	beq.n	80038cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	3318      	adds	r3, #24
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff fca3 	bl	8003212 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d0:	2201      	movs	r2, #1
 80038d2:	409a      	lsls	r2, r3
 80038d4:	4b23      	ldr	r3, [pc, #140]	; (8003964 <xTaskIncrementTick+0x15c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4313      	orrs	r3, r2
 80038da:	4a22      	ldr	r2, [pc, #136]	; (8003964 <xTaskIncrementTick+0x15c>)
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e2:	4613      	mov	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	4413      	add	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4a1f      	ldr	r2, [pc, #124]	; (8003968 <xTaskIncrementTick+0x160>)
 80038ec:	441a      	add	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	3304      	adds	r3, #4
 80038f2:	4619      	mov	r1, r3
 80038f4:	4610      	mov	r0, r2
 80038f6:	f7ff fc31 	bl	800315c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fe:	4b1b      	ldr	r3, [pc, #108]	; (800396c <xTaskIncrementTick+0x164>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	429a      	cmp	r2, r3
 8003906:	d3b9      	bcc.n	800387c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003908:	2301      	movs	r3, #1
 800390a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800390c:	e7b6      	b.n	800387c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800390e:	4b17      	ldr	r3, [pc, #92]	; (800396c <xTaskIncrementTick+0x164>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003914:	4914      	ldr	r1, [pc, #80]	; (8003968 <xTaskIncrementTick+0x160>)
 8003916:	4613      	mov	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d901      	bls.n	800392a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003926:	2301      	movs	r3, #1
 8003928:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <xTaskIncrementTick+0x168>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d007      	beq.n	8003942 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003932:	2301      	movs	r3, #1
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	e004      	b.n	8003942 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <xTaskIncrementTick+0x16c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3301      	adds	r3, #1
 800393e:	4a0d      	ldr	r2, [pc, #52]	; (8003974 <xTaskIncrementTick+0x16c>)
 8003940:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003942:	697b      	ldr	r3, [r7, #20]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000884 	.word	0x20000884
 8003950:	20000860 	.word	0x20000860
 8003954:	20000814 	.word	0x20000814
 8003958:	20000818 	.word	0x20000818
 800395c:	20000874 	.word	0x20000874
 8003960:	2000087c 	.word	0x2000087c
 8003964:	20000864 	.word	0x20000864
 8003968:	20000760 	.word	0x20000760
 800396c:	2000075c 	.word	0x2000075c
 8003970:	20000870 	.word	0x20000870
 8003974:	2000086c 	.word	0x2000086c

08003978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800397e:	4b26      	ldr	r3, [pc, #152]	; (8003a18 <vTaskSwitchContext+0xa0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003986:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <vTaskSwitchContext+0xa4>)
 8003988:	2201      	movs	r2, #1
 800398a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800398c:	e03f      	b.n	8003a0e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800398e:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <vTaskSwitchContext+0xa4>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003994:	4b22      	ldr	r3, [pc, #136]	; (8003a20 <vTaskSwitchContext+0xa8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	fab3 f383 	clz	r3, r3
 80039a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80039a2:	7afb      	ldrb	r3, [r7, #11]
 80039a4:	f1c3 031f 	rsb	r3, r3, #31
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	491e      	ldr	r1, [pc, #120]	; (8003a24 <vTaskSwitchContext+0xac>)
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4613      	mov	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4413      	add	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10a      	bne.n	80039d4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80039be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c2:	f383 8811 	msr	BASEPRI, r3
 80039c6:	f3bf 8f6f 	isb	sy
 80039ca:	f3bf 8f4f 	dsb	sy
 80039ce:	607b      	str	r3, [r7, #4]
}
 80039d0:	bf00      	nop
 80039d2:	e7fe      	b.n	80039d2 <vTaskSwitchContext+0x5a>
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4613      	mov	r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <vTaskSwitchContext+0xac>)
 80039e0:	4413      	add	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	3308      	adds	r3, #8
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d104      	bne.n	8003a04 <vTaskSwitchContext+0x8c>
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	4a07      	ldr	r2, [pc, #28]	; (8003a28 <vTaskSwitchContext+0xb0>)
 8003a0c:	6013      	str	r3, [r2, #0]
}
 8003a0e:	bf00      	nop
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr
 8003a18:	20000884 	.word	0x20000884
 8003a1c:	20000870 	.word	0x20000870
 8003a20:	20000864 	.word	0x20000864
 8003a24:	20000760 	.word	0x20000760
 8003a28:	2000075c 	.word	0x2000075c

08003a2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003a34:	f000 f852 	bl	8003adc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <prvIdleTask+0x28>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d9f9      	bls.n	8003a34 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <prvIdleTask+0x2c>)
 8003a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003a50:	e7f0      	b.n	8003a34 <prvIdleTask+0x8>
 8003a52:	bf00      	nop
 8003a54:	20000760 	.word	0x20000760
 8003a58:	e000ed04 	.word	0xe000ed04

08003a5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
 8003a66:	e00c      	b.n	8003a82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4a12      	ldr	r2, [pc, #72]	; (8003abc <prvInitialiseTaskLists+0x60>)
 8003a74:	4413      	add	r3, r2
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff fb45 	bl	8003106 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	607b      	str	r3, [r7, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b06      	cmp	r3, #6
 8003a86:	d9ef      	bls.n	8003a68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003a88:	480d      	ldr	r0, [pc, #52]	; (8003ac0 <prvInitialiseTaskLists+0x64>)
 8003a8a:	f7ff fb3c 	bl	8003106 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003a8e:	480d      	ldr	r0, [pc, #52]	; (8003ac4 <prvInitialiseTaskLists+0x68>)
 8003a90:	f7ff fb39 	bl	8003106 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003a94:	480c      	ldr	r0, [pc, #48]	; (8003ac8 <prvInitialiseTaskLists+0x6c>)
 8003a96:	f7ff fb36 	bl	8003106 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003a9a:	480c      	ldr	r0, [pc, #48]	; (8003acc <prvInitialiseTaskLists+0x70>)
 8003a9c:	f7ff fb33 	bl	8003106 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003aa0:	480b      	ldr	r0, [pc, #44]	; (8003ad0 <prvInitialiseTaskLists+0x74>)
 8003aa2:	f7ff fb30 	bl	8003106 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003aa6:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <prvInitialiseTaskLists+0x78>)
 8003aa8:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <prvInitialiseTaskLists+0x64>)
 8003aaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003aac:	4b0a      	ldr	r3, [pc, #40]	; (8003ad8 <prvInitialiseTaskLists+0x7c>)
 8003aae:	4a05      	ldr	r2, [pc, #20]	; (8003ac4 <prvInitialiseTaskLists+0x68>)
 8003ab0:	601a      	str	r2, [r3, #0]
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000760 	.word	0x20000760
 8003ac0:	200007ec 	.word	0x200007ec
 8003ac4:	20000800 	.word	0x20000800
 8003ac8:	2000081c 	.word	0x2000081c
 8003acc:	20000830 	.word	0x20000830
 8003ad0:	20000848 	.word	0x20000848
 8003ad4:	20000814 	.word	0x20000814
 8003ad8:	20000818 	.word	0x20000818

08003adc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ae2:	e019      	b.n	8003b18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ae4:	f000 f9ea 	bl	8003ebc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ae8:	4b10      	ldr	r3, [pc, #64]	; (8003b2c <prvCheckTasksWaitingTermination+0x50>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff fb8c 	bl	8003212 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003afa:	4b0d      	ldr	r3, [pc, #52]	; (8003b30 <prvCheckTasksWaitingTermination+0x54>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3b01      	subs	r3, #1
 8003b00:	4a0b      	ldr	r2, [pc, #44]	; (8003b30 <prvCheckTasksWaitingTermination+0x54>)
 8003b02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003b04:	4b0b      	ldr	r3, [pc, #44]	; (8003b34 <prvCheckTasksWaitingTermination+0x58>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	4a0a      	ldr	r2, [pc, #40]	; (8003b34 <prvCheckTasksWaitingTermination+0x58>)
 8003b0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003b0e:	f000 fa05 	bl	8003f1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f810 	bl	8003b38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b18:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <prvCheckTasksWaitingTermination+0x58>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e1      	bne.n	8003ae4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000830 	.word	0x20000830
 8003b30:	2000085c 	.word	0x2000085c
 8003b34:	20000844 	.word	0x20000844

08003b38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d108      	bne.n	8003b5c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fb42 	bl	80041d8 <vPortFree>
				vPortFree( pxTCB );
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 fb3f 	bl	80041d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003b5a:	e018      	b.n	8003b8e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d103      	bne.n	8003b6e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 fb36 	bl	80041d8 <vPortFree>
	}
 8003b6c:	e00f      	b.n	8003b8e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d00a      	beq.n	8003b8e <prvDeleteTCB+0x56>
	__asm volatile
 8003b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7c:	f383 8811 	msr	BASEPRI, r3
 8003b80:	f3bf 8f6f 	isb	sy
 8003b84:	f3bf 8f4f 	dsb	sy
 8003b88:	60fb      	str	r3, [r7, #12]
}
 8003b8a:	bf00      	nop
 8003b8c:	e7fe      	b.n	8003b8c <prvDeleteTCB+0x54>
	}
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
	...

08003b98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <prvResetNextTaskUnblockTime+0x38>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d104      	bne.n	8003bb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003ba8:	4b0a      	ldr	r3, [pc, #40]	; (8003bd4 <prvResetNextTaskUnblockTime+0x3c>)
 8003baa:	f04f 32ff 	mov.w	r2, #4294967295
 8003bae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003bb0:	e008      	b.n	8003bc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bb2:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <prvResetNextTaskUnblockTime+0x38>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <prvResetNextTaskUnblockTime+0x3c>)
 8003bc2:	6013      	str	r3, [r2, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20000814 	.word	0x20000814
 8003bd4:	2000087c 	.word	0x2000087c

08003bd8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <xTaskGetSchedulerState+0x34>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003be6:	2301      	movs	r3, #1
 8003be8:	607b      	str	r3, [r7, #4]
 8003bea:	e008      	b.n	8003bfe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <xTaskGetSchedulerState+0x38>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d102      	bne.n	8003bfa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	607b      	str	r3, [r7, #4]
 8003bf8:	e001      	b.n	8003bfe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003bfe:	687b      	ldr	r3, [r7, #4]
	}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	20000868 	.word	0x20000868
 8003c10:	20000884 	.word	0x20000884

08003c14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003c1e:	4b29      	ldr	r3, [pc, #164]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c24:	4b28      	ldr	r3, [pc, #160]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3304      	adds	r3, #4
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff faf1 	bl	8003212 <uxListRemove>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10b      	bne.n	8003c4e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003c36:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43da      	mvns	r2, r3
 8003c44:	4b21      	ldr	r3, [pc, #132]	; (8003ccc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	4a20      	ldr	r2, [pc, #128]	; (8003ccc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c4c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c54:	d10a      	bne.n	8003c6c <prvAddCurrentTaskToDelayedList+0x58>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d007      	beq.n	8003c6c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3304      	adds	r3, #4
 8003c62:	4619      	mov	r1, r3
 8003c64:	481a      	ldr	r0, [pc, #104]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003c66:	f7ff fa79 	bl	800315c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c6a:	e026      	b.n	8003cba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4413      	add	r3, r2
 8003c72:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c74:	4b14      	ldr	r3, [pc, #80]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d209      	bcs.n	8003c98 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c84:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b0f      	ldr	r3, [pc, #60]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4610      	mov	r0, r2
 8003c92:	f7ff fa86 	bl	80031a2 <vListInsert>
}
 8003c96:	e010      	b.n	8003cba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c98:	4b0f      	ldr	r3, [pc, #60]	; (8003cd8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	f7ff fa7c 	bl	80031a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003caa:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d202      	bcs.n	8003cba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003cb4:	4a09      	ldr	r2, [pc, #36]	; (8003cdc <prvAddCurrentTaskToDelayedList+0xc8>)
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	6013      	str	r3, [r2, #0]
}
 8003cba:	bf00      	nop
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000860 	.word	0x20000860
 8003cc8:	2000075c 	.word	0x2000075c
 8003ccc:	20000864 	.word	0x20000864
 8003cd0:	20000848 	.word	0x20000848
 8003cd4:	20000818 	.word	0x20000818
 8003cd8:	20000814 	.word	0x20000814
 8003cdc:	2000087c 	.word	0x2000087c

08003ce0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3b04      	subs	r3, #4
 8003cf0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3b04      	subs	r3, #4
 8003cfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f023 0201 	bic.w	r2, r3, #1
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	3b04      	subs	r3, #4
 8003d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003d10:	4a08      	ldr	r2, [pc, #32]	; (8003d34 <pxPortInitialiseStack+0x54>)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	3b14      	subs	r3, #20
 8003d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	3b20      	subs	r3, #32
 8003d26:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003d28:	68fb      	ldr	r3, [r7, #12]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	08003d39 	.word	0x08003d39

08003d38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003d42:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <prvTaskExitError+0x54>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4a:	d00a      	beq.n	8003d62 <prvTaskExitError+0x2a>
	__asm volatile
 8003d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d50:	f383 8811 	msr	BASEPRI, r3
 8003d54:	f3bf 8f6f 	isb	sy
 8003d58:	f3bf 8f4f 	dsb	sy
 8003d5c:	60fb      	str	r3, [r7, #12]
}
 8003d5e:	bf00      	nop
 8003d60:	e7fe      	b.n	8003d60 <prvTaskExitError+0x28>
	__asm volatile
 8003d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d66:	f383 8811 	msr	BASEPRI, r3
 8003d6a:	f3bf 8f6f 	isb	sy
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	60bb      	str	r3, [r7, #8]
}
 8003d74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003d76:	bf00      	nop
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0fc      	beq.n	8003d78 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003d7e:	bf00      	nop
 8003d80:	bf00      	nop
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	2000000c 	.word	0x2000000c

08003d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003d90:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <pxCurrentTCBConst2>)
 8003d92:	6819      	ldr	r1, [r3, #0]
 8003d94:	6808      	ldr	r0, [r1, #0]
 8003d96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d9a:	f380 8809 	msr	PSP, r0
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f04f 0000 	mov.w	r0, #0
 8003da6:	f380 8811 	msr	BASEPRI, r0
 8003daa:	f04e 0e0d 	orr.w	lr, lr, #13
 8003dae:	4770      	bx	lr

08003db0 <pxCurrentTCBConst2>:
 8003db0:	2000075c 	.word	0x2000075c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop

08003db8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003db8:	4806      	ldr	r0, [pc, #24]	; (8003dd4 <prvPortStartFirstTask+0x1c>)
 8003dba:	6800      	ldr	r0, [r0, #0]
 8003dbc:	6800      	ldr	r0, [r0, #0]
 8003dbe:	f380 8808 	msr	MSP, r0
 8003dc2:	b662      	cpsie	i
 8003dc4:	b661      	cpsie	f
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	df00      	svc	0
 8003dd0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003dd2:	bf00      	nop
 8003dd4:	e000ed08 	.word	0xe000ed08

08003dd8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003dde:	4b32      	ldr	r3, [pc, #200]	; (8003ea8 <xPortStartScheduler+0xd0>)
 8003de0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	22ff      	movs	r2, #255	; 0xff
 8003dee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	4b2a      	ldr	r3, [pc, #168]	; (8003eac <xPortStartScheduler+0xd4>)
 8003e04:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e06:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e08:	2207      	movs	r2, #7
 8003e0a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e0c:	e009      	b.n	8003e22 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003e0e:	4b28      	ldr	r3, [pc, #160]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	4a26      	ldr	r2, [pc, #152]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e16:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003e18:	78fb      	ldrb	r3, [r7, #3]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2a:	2b80      	cmp	r3, #128	; 0x80
 8003e2c:	d0ef      	beq.n	8003e0e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1c3 0307 	rsb	r3, r3, #7
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d00a      	beq.n	8003e50 <xPortStartScheduler+0x78>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	60bb      	str	r3, [r7, #8]
}
 8003e4c:	bf00      	nop
 8003e4e:	e7fe      	b.n	8003e4e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003e50:	4b17      	ldr	r3, [pc, #92]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	4a16      	ldr	r2, [pc, #88]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e58:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003e5a:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e64:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003e6e:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a10      	ldr	r2, [pc, #64]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e78:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003e7a:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a0d      	ldr	r2, [pc, #52]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e80:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003e84:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003e86:	f000 f8b9 	bl	8003ffc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <xPortStartScheduler+0xe0>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003e90:	f7ff ff92 	bl	8003db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003e94:	f7ff fd70 	bl	8003978 <vTaskSwitchContext>
	prvTaskExitError();
 8003e98:	f7ff ff4e 	bl	8003d38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	e000e400 	.word	0xe000e400
 8003eac:	20000888 	.word	0x20000888
 8003eb0:	2000088c 	.word	0x2000088c
 8003eb4:	e000ed20 	.word	0xe000ed20
 8003eb8:	2000000c 	.word	0x2000000c

08003ebc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
	__asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	607b      	str	r3, [r7, #4]
}
 8003ed4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003ed6:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3301      	adds	r3, #1
 8003edc:	4a0d      	ldr	r2, [pc, #52]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ede:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d10f      	bne.n	8003f08 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <vPortEnterCritical+0x5c>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <vPortEnterCritical+0x4c>
	__asm volatile
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	f383 8811 	msr	BASEPRI, r3
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	603b      	str	r3, [r7, #0]
}
 8003f04:	bf00      	nop
 8003f06:	e7fe      	b.n	8003f06 <vPortEnterCritical+0x4a>
	}
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	2000000c 	.word	0x2000000c
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <vPortExitCritical+0x24>
	__asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	607b      	str	r3, [r7, #4]
}
 8003f3c:	bf00      	nop
 8003f3e:	e7fe      	b.n	8003f3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f48:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003f4a:	4b07      	ldr	r3, [pc, #28]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d105      	bne.n	8003f5e <vPortExitCritical+0x42>
 8003f52:	2300      	movs	r3, #0
 8003f54:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f5c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bc80      	pop	{r7}
 8003f66:	4770      	bx	lr
 8003f68:	2000000c 	.word	0x2000000c
 8003f6c:	00000000 	.word	0x00000000

08003f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003f70:	f3ef 8009 	mrs	r0, PSP
 8003f74:	f3bf 8f6f 	isb	sy
 8003f78:	4b0d      	ldr	r3, [pc, #52]	; (8003fb0 <pxCurrentTCBConst>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003f80:	6010      	str	r0, [r2, #0]
 8003f82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003f86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003f8a:	f380 8811 	msr	BASEPRI, r0
 8003f8e:	f7ff fcf3 	bl	8003978 <vTaskSwitchContext>
 8003f92:	f04f 0000 	mov.w	r0, #0
 8003f96:	f380 8811 	msr	BASEPRI, r0
 8003f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003f9e:	6819      	ldr	r1, [r3, #0]
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003fa6:	f380 8809 	msr	PSP, r0
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	4770      	bx	lr

08003fb0 <pxCurrentTCBConst>:
 8003fb0:	2000075c 	.word	0x2000075c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop

08003fb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	607b      	str	r3, [r7, #4]
}
 8003fd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003fd2:	f7ff fc19 	bl	8003808 <xTaskIncrementTick>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <xPortSysTickHandler+0x40>)
 8003fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	f383 8811 	msr	BASEPRI, r3
}
 8003fee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	e000ed04 	.word	0xe000ed04

08003ffc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004000:	4b0a      	ldr	r3, [pc, #40]	; (800402c <vPortSetupTimerInterrupt+0x30>)
 8004002:	2200      	movs	r2, #0
 8004004:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004006:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <vPortSetupTimerInterrupt+0x34>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800400c:	4b09      	ldr	r3, [pc, #36]	; (8004034 <vPortSetupTimerInterrupt+0x38>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a09      	ldr	r2, [pc, #36]	; (8004038 <vPortSetupTimerInterrupt+0x3c>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	099b      	lsrs	r3, r3, #6
 8004018:	4a08      	ldr	r2, [pc, #32]	; (800403c <vPortSetupTimerInterrupt+0x40>)
 800401a:	3b01      	subs	r3, #1
 800401c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800401e:	4b03      	ldr	r3, [pc, #12]	; (800402c <vPortSetupTimerInterrupt+0x30>)
 8004020:	2207      	movs	r2, #7
 8004022:	601a      	str	r2, [r3, #0]
}
 8004024:	bf00      	nop
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	e000e010 	.word	0xe000e010
 8004030:	e000e018 	.word	0xe000e018
 8004034:	20000000 	.word	0x20000000
 8004038:	10624dd3 	.word	0x10624dd3
 800403c:	e000e014 	.word	0xe000e014

08004040 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08a      	sub	sp, #40	; 0x28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004048:	2300      	movs	r3, #0
 800404a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800404c:	f7ff fb32 	bl	80036b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004050:	4b5b      	ldr	r3, [pc, #364]	; (80041c0 <pvPortMalloc+0x180>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004058:	f000 f920 	bl	800429c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800405c:	4b59      	ldr	r3, [pc, #356]	; (80041c4 <pvPortMalloc+0x184>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	f040 8093 	bne.w	8004190 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d01d      	beq.n	80040ac <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004070:	2208      	movs	r2, #8
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4413      	add	r3, r2
 8004076:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	2b00      	cmp	r3, #0
 8004080:	d014      	beq.n	80040ac <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f023 0307 	bic.w	r3, r3, #7
 8004088:	3308      	adds	r3, #8
 800408a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00a      	beq.n	80040ac <pvPortMalloc+0x6c>
	__asm volatile
 8004096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409a:	f383 8811 	msr	BASEPRI, r3
 800409e:	f3bf 8f6f 	isb	sy
 80040a2:	f3bf 8f4f 	dsb	sy
 80040a6:	617b      	str	r3, [r7, #20]
}
 80040a8:	bf00      	nop
 80040aa:	e7fe      	b.n	80040aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d06e      	beq.n	8004190 <pvPortMalloc+0x150>
 80040b2:	4b45      	ldr	r3, [pc, #276]	; (80041c8 <pvPortMalloc+0x188>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d869      	bhi.n	8004190 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80040bc:	4b43      	ldr	r3, [pc, #268]	; (80041cc <pvPortMalloc+0x18c>)
 80040be:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80040c0:	4b42      	ldr	r3, [pc, #264]	; (80041cc <pvPortMalloc+0x18c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040c6:	e004      	b.n	80040d2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80040cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d903      	bls.n	80040e4 <pvPortMalloc+0xa4>
 80040dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1f1      	bne.n	80040c8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80040e4:	4b36      	ldr	r3, [pc, #216]	; (80041c0 <pvPortMalloc+0x180>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d050      	beq.n	8004190 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2208      	movs	r2, #8
 80040f4:	4413      	add	r3, r2
 80040f6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	1ad2      	subs	r2, r2, r3
 8004108:	2308      	movs	r3, #8
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	429a      	cmp	r2, r3
 800410e:	d91f      	bls.n	8004150 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <pvPortMalloc+0xf8>
	__asm volatile
 8004122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004126:	f383 8811 	msr	BASEPRI, r3
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	613b      	str	r3, [r7, #16]
}
 8004134:	bf00      	nop
 8004136:	e7fe      	b.n	8004136 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413a:	685a      	ldr	r2, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	1ad2      	subs	r2, r2, r3
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800414a:	69b8      	ldr	r0, [r7, #24]
 800414c:	f000 f908 	bl	8004360 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004150:	4b1d      	ldr	r3, [pc, #116]	; (80041c8 <pvPortMalloc+0x188>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	4a1b      	ldr	r2, [pc, #108]	; (80041c8 <pvPortMalloc+0x188>)
 800415c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800415e:	4b1a      	ldr	r3, [pc, #104]	; (80041c8 <pvPortMalloc+0x188>)
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4b1b      	ldr	r3, [pc, #108]	; (80041d0 <pvPortMalloc+0x190>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d203      	bcs.n	8004172 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800416a:	4b17      	ldr	r3, [pc, #92]	; (80041c8 <pvPortMalloc+0x188>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a18      	ldr	r2, [pc, #96]	; (80041d0 <pvPortMalloc+0x190>)
 8004170:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	4b13      	ldr	r3, [pc, #76]	; (80041c4 <pvPortMalloc+0x184>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	431a      	orrs	r2, r3
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004186:	4b13      	ldr	r3, [pc, #76]	; (80041d4 <pvPortMalloc+0x194>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	3301      	adds	r3, #1
 800418c:	4a11      	ldr	r2, [pc, #68]	; (80041d4 <pvPortMalloc+0x194>)
 800418e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004190:	f7ff fa9e 	bl	80036d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <pvPortMalloc+0x174>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	60fb      	str	r3, [r7, #12]
}
 80041b0:	bf00      	nop
 80041b2:	e7fe      	b.n	80041b2 <pvPortMalloc+0x172>
	return pvReturn;
 80041b4:	69fb      	ldr	r3, [r7, #28]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3728      	adds	r7, #40	; 0x28
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	20001498 	.word	0x20001498
 80041c4:	200014ac 	.word	0x200014ac
 80041c8:	2000149c 	.word	0x2000149c
 80041cc:	20001490 	.word	0x20001490
 80041d0:	200014a0 	.word	0x200014a0
 80041d4:	200014a4 	.word	0x200014a4

080041d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d04d      	beq.n	8004286 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80041ea:	2308      	movs	r3, #8
 80041ec:	425b      	negs	r3, r3
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	4413      	add	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	4b24      	ldr	r3, [pc, #144]	; (8004290 <vPortFree+0xb8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4013      	ands	r3, r2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10a      	bne.n	800421c <vPortFree+0x44>
	__asm volatile
 8004206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420a:	f383 8811 	msr	BASEPRI, r3
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f3bf 8f4f 	dsb	sy
 8004216:	60fb      	str	r3, [r7, #12]
}
 8004218:	bf00      	nop
 800421a:	e7fe      	b.n	800421a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00a      	beq.n	800423a <vPortFree+0x62>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	60bb      	str	r3, [r7, #8]
}
 8004236:	bf00      	nop
 8004238:	e7fe      	b.n	8004238 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	4b14      	ldr	r3, [pc, #80]	; (8004290 <vPortFree+0xb8>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4013      	ands	r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01e      	beq.n	8004286 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d11a      	bne.n	8004286 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <vPortFree+0xb8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	43db      	mvns	r3, r3
 800425a:	401a      	ands	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004260:	f7ff fa28 	bl	80036b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <vPortFree+0xbc>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4413      	add	r3, r2
 800426e:	4a09      	ldr	r2, [pc, #36]	; (8004294 <vPortFree+0xbc>)
 8004270:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004272:	6938      	ldr	r0, [r7, #16]
 8004274:	f000 f874 	bl	8004360 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004278:	4b07      	ldr	r3, [pc, #28]	; (8004298 <vPortFree+0xc0>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3301      	adds	r3, #1
 800427e:	4a06      	ldr	r2, [pc, #24]	; (8004298 <vPortFree+0xc0>)
 8004280:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004282:	f7ff fa25 	bl	80036d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004286:	bf00      	nop
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	200014ac 	.word	0x200014ac
 8004294:	2000149c 	.word	0x2000149c
 8004298:	200014a8 	.word	0x200014a8

0800429c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80042a2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80042a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80042a8:	4b27      	ldr	r3, [pc, #156]	; (8004348 <prvHeapInit+0xac>)
 80042aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00c      	beq.n	80042d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	3307      	adds	r3, #7
 80042ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f023 0307 	bic.w	r3, r3, #7
 80042c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	4a1f      	ldr	r2, [pc, #124]	; (8004348 <prvHeapInit+0xac>)
 80042cc:	4413      	add	r3, r2
 80042ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80042d4:	4a1d      	ldr	r2, [pc, #116]	; (800434c <prvHeapInit+0xb0>)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80042da:	4b1c      	ldr	r3, [pc, #112]	; (800434c <prvHeapInit+0xb0>)
 80042dc:	2200      	movs	r2, #0
 80042de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	4413      	add	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80042e8:	2208      	movs	r2, #8
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1a9b      	subs	r3, r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f023 0307 	bic.w	r3, r3, #7
 80042f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4a15      	ldr	r2, [pc, #84]	; (8004350 <prvHeapInit+0xb4>)
 80042fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80042fe:	4b14      	ldr	r3, [pc, #80]	; (8004350 <prvHeapInit+0xb4>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2200      	movs	r2, #0
 8004304:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004306:	4b12      	ldr	r3, [pc, #72]	; (8004350 <prvHeapInit+0xb4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2200      	movs	r2, #0
 800430c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	1ad2      	subs	r2, r2, r3
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <prvHeapInit+0xb4>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a0a      	ldr	r2, [pc, #40]	; (8004354 <prvHeapInit+0xb8>)
 800432a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a09      	ldr	r2, [pc, #36]	; (8004358 <prvHeapInit+0xbc>)
 8004332:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004334:	4b09      	ldr	r3, [pc, #36]	; (800435c <prvHeapInit+0xc0>)
 8004336:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800433a:	601a      	str	r2, [r3, #0]
}
 800433c:	bf00      	nop
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	20000890 	.word	0x20000890
 800434c:	20001490 	.word	0x20001490
 8004350:	20001498 	.word	0x20001498
 8004354:	200014a0 	.word	0x200014a0
 8004358:	2000149c 	.word	0x2000149c
 800435c:	200014ac 	.word	0x200014ac

08004360 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004368:	4b27      	ldr	r3, [pc, #156]	; (8004408 <prvInsertBlockIntoFreeList+0xa8>)
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e002      	b.n	8004374 <prvInsertBlockIntoFreeList+0x14>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	429a      	cmp	r2, r3
 800437c:	d8f7      	bhi.n	800436e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	4413      	add	r3, r2
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	429a      	cmp	r2, r3
 800438e:	d108      	bne.n	80043a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	441a      	add	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	441a      	add	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d118      	bne.n	80043e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	4b14      	ldr	r3, [pc, #80]	; (800440c <prvInsertBlockIntoFreeList+0xac>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d00d      	beq.n	80043de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	441a      	add	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	e008      	b.n	80043f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80043de:	4b0b      	ldr	r3, [pc, #44]	; (800440c <prvInsertBlockIntoFreeList+0xac>)
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	e003      	b.n	80043f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d002      	beq.n	80043fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr
 8004408:	20001490 	.word	0x20001490
 800440c:	20001498 	.word	0x20001498

08004410 <__errno>:
 8004410:	4b01      	ldr	r3, [pc, #4]	; (8004418 <__errno+0x8>)
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000010 	.word	0x20000010

0800441c <__libc_init_array>:
 800441c:	b570      	push	{r4, r5, r6, lr}
 800441e:	2600      	movs	r6, #0
 8004420:	4d0c      	ldr	r5, [pc, #48]	; (8004454 <__libc_init_array+0x38>)
 8004422:	4c0d      	ldr	r4, [pc, #52]	; (8004458 <__libc_init_array+0x3c>)
 8004424:	1b64      	subs	r4, r4, r5
 8004426:	10a4      	asrs	r4, r4, #2
 8004428:	42a6      	cmp	r6, r4
 800442a:	d109      	bne.n	8004440 <__libc_init_array+0x24>
 800442c:	f002 fefe 	bl	800722c <_init>
 8004430:	2600      	movs	r6, #0
 8004432:	4d0a      	ldr	r5, [pc, #40]	; (800445c <__libc_init_array+0x40>)
 8004434:	4c0a      	ldr	r4, [pc, #40]	; (8004460 <__libc_init_array+0x44>)
 8004436:	1b64      	subs	r4, r4, r5
 8004438:	10a4      	asrs	r4, r4, #2
 800443a:	42a6      	cmp	r6, r4
 800443c:	d105      	bne.n	800444a <__libc_init_array+0x2e>
 800443e:	bd70      	pop	{r4, r5, r6, pc}
 8004440:	f855 3b04 	ldr.w	r3, [r5], #4
 8004444:	4798      	blx	r3
 8004446:	3601      	adds	r6, #1
 8004448:	e7ee      	b.n	8004428 <__libc_init_array+0xc>
 800444a:	f855 3b04 	ldr.w	r3, [r5], #4
 800444e:	4798      	blx	r3
 8004450:	3601      	adds	r6, #1
 8004452:	e7f2      	b.n	800443a <__libc_init_array+0x1e>
 8004454:	08007ca4 	.word	0x08007ca4
 8004458:	08007ca4 	.word	0x08007ca4
 800445c:	08007ca4 	.word	0x08007ca4
 8004460:	08007ca8 	.word	0x08007ca8

08004464 <malloc>:
 8004464:	4b02      	ldr	r3, [pc, #8]	; (8004470 <malloc+0xc>)
 8004466:	4601      	mov	r1, r0
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	f000 b881 	b.w	8004570 <_malloc_r>
 800446e:	bf00      	nop
 8004470:	20000010 	.word	0x20000010

08004474 <memcpy>:
 8004474:	440a      	add	r2, r1
 8004476:	4291      	cmp	r1, r2
 8004478:	f100 33ff 	add.w	r3, r0, #4294967295
 800447c:	d100      	bne.n	8004480 <memcpy+0xc>
 800447e:	4770      	bx	lr
 8004480:	b510      	push	{r4, lr}
 8004482:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004486:	4291      	cmp	r1, r2
 8004488:	f803 4f01 	strb.w	r4, [r3, #1]!
 800448c:	d1f9      	bne.n	8004482 <memcpy+0xe>
 800448e:	bd10      	pop	{r4, pc}

08004490 <memset>:
 8004490:	4603      	mov	r3, r0
 8004492:	4402      	add	r2, r0
 8004494:	4293      	cmp	r3, r2
 8004496:	d100      	bne.n	800449a <memset+0xa>
 8004498:	4770      	bx	lr
 800449a:	f803 1b01 	strb.w	r1, [r3], #1
 800449e:	e7f9      	b.n	8004494 <memset+0x4>

080044a0 <_free_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4605      	mov	r5, r0
 80044a4:	2900      	cmp	r1, #0
 80044a6:	d040      	beq.n	800452a <_free_r+0x8a>
 80044a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044ac:	1f0c      	subs	r4, r1, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	bfb8      	it	lt
 80044b2:	18e4      	addlt	r4, r4, r3
 80044b4:	f001 fbf4 	bl	8005ca0 <__malloc_lock>
 80044b8:	4a1c      	ldr	r2, [pc, #112]	; (800452c <_free_r+0x8c>)
 80044ba:	6813      	ldr	r3, [r2, #0]
 80044bc:	b933      	cbnz	r3, 80044cc <_free_r+0x2c>
 80044be:	6063      	str	r3, [r4, #4]
 80044c0:	6014      	str	r4, [r2, #0]
 80044c2:	4628      	mov	r0, r5
 80044c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c8:	f001 bbf0 	b.w	8005cac <__malloc_unlock>
 80044cc:	42a3      	cmp	r3, r4
 80044ce:	d908      	bls.n	80044e2 <_free_r+0x42>
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	1821      	adds	r1, r4, r0
 80044d4:	428b      	cmp	r3, r1
 80044d6:	bf01      	itttt	eq
 80044d8:	6819      	ldreq	r1, [r3, #0]
 80044da:	685b      	ldreq	r3, [r3, #4]
 80044dc:	1809      	addeq	r1, r1, r0
 80044de:	6021      	streq	r1, [r4, #0]
 80044e0:	e7ed      	b.n	80044be <_free_r+0x1e>
 80044e2:	461a      	mov	r2, r3
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	b10b      	cbz	r3, 80044ec <_free_r+0x4c>
 80044e8:	42a3      	cmp	r3, r4
 80044ea:	d9fa      	bls.n	80044e2 <_free_r+0x42>
 80044ec:	6811      	ldr	r1, [r2, #0]
 80044ee:	1850      	adds	r0, r2, r1
 80044f0:	42a0      	cmp	r0, r4
 80044f2:	d10b      	bne.n	800450c <_free_r+0x6c>
 80044f4:	6820      	ldr	r0, [r4, #0]
 80044f6:	4401      	add	r1, r0
 80044f8:	1850      	adds	r0, r2, r1
 80044fa:	4283      	cmp	r3, r0
 80044fc:	6011      	str	r1, [r2, #0]
 80044fe:	d1e0      	bne.n	80044c2 <_free_r+0x22>
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	4401      	add	r1, r0
 8004506:	6011      	str	r1, [r2, #0]
 8004508:	6053      	str	r3, [r2, #4]
 800450a:	e7da      	b.n	80044c2 <_free_r+0x22>
 800450c:	d902      	bls.n	8004514 <_free_r+0x74>
 800450e:	230c      	movs	r3, #12
 8004510:	602b      	str	r3, [r5, #0]
 8004512:	e7d6      	b.n	80044c2 <_free_r+0x22>
 8004514:	6820      	ldr	r0, [r4, #0]
 8004516:	1821      	adds	r1, r4, r0
 8004518:	428b      	cmp	r3, r1
 800451a:	bf01      	itttt	eq
 800451c:	6819      	ldreq	r1, [r3, #0]
 800451e:	685b      	ldreq	r3, [r3, #4]
 8004520:	1809      	addeq	r1, r1, r0
 8004522:	6021      	streq	r1, [r4, #0]
 8004524:	6063      	str	r3, [r4, #4]
 8004526:	6054      	str	r4, [r2, #4]
 8004528:	e7cb      	b.n	80044c2 <_free_r+0x22>
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	200014b0 	.word	0x200014b0

08004530 <sbrk_aligned>:
 8004530:	b570      	push	{r4, r5, r6, lr}
 8004532:	4e0e      	ldr	r6, [pc, #56]	; (800456c <sbrk_aligned+0x3c>)
 8004534:	460c      	mov	r4, r1
 8004536:	6831      	ldr	r1, [r6, #0]
 8004538:	4605      	mov	r5, r0
 800453a:	b911      	cbnz	r1, 8004542 <sbrk_aligned+0x12>
 800453c:	f000 fcec 	bl	8004f18 <_sbrk_r>
 8004540:	6030      	str	r0, [r6, #0]
 8004542:	4621      	mov	r1, r4
 8004544:	4628      	mov	r0, r5
 8004546:	f000 fce7 	bl	8004f18 <_sbrk_r>
 800454a:	1c43      	adds	r3, r0, #1
 800454c:	d00a      	beq.n	8004564 <sbrk_aligned+0x34>
 800454e:	1cc4      	adds	r4, r0, #3
 8004550:	f024 0403 	bic.w	r4, r4, #3
 8004554:	42a0      	cmp	r0, r4
 8004556:	d007      	beq.n	8004568 <sbrk_aligned+0x38>
 8004558:	1a21      	subs	r1, r4, r0
 800455a:	4628      	mov	r0, r5
 800455c:	f000 fcdc 	bl	8004f18 <_sbrk_r>
 8004560:	3001      	adds	r0, #1
 8004562:	d101      	bne.n	8004568 <sbrk_aligned+0x38>
 8004564:	f04f 34ff 	mov.w	r4, #4294967295
 8004568:	4620      	mov	r0, r4
 800456a:	bd70      	pop	{r4, r5, r6, pc}
 800456c:	200014b4 	.word	0x200014b4

08004570 <_malloc_r>:
 8004570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004574:	1ccd      	adds	r5, r1, #3
 8004576:	f025 0503 	bic.w	r5, r5, #3
 800457a:	3508      	adds	r5, #8
 800457c:	2d0c      	cmp	r5, #12
 800457e:	bf38      	it	cc
 8004580:	250c      	movcc	r5, #12
 8004582:	2d00      	cmp	r5, #0
 8004584:	4607      	mov	r7, r0
 8004586:	db01      	blt.n	800458c <_malloc_r+0x1c>
 8004588:	42a9      	cmp	r1, r5
 800458a:	d905      	bls.n	8004598 <_malloc_r+0x28>
 800458c:	230c      	movs	r3, #12
 800458e:	2600      	movs	r6, #0
 8004590:	603b      	str	r3, [r7, #0]
 8004592:	4630      	mov	r0, r6
 8004594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004598:	4e2e      	ldr	r6, [pc, #184]	; (8004654 <_malloc_r+0xe4>)
 800459a:	f001 fb81 	bl	8005ca0 <__malloc_lock>
 800459e:	6833      	ldr	r3, [r6, #0]
 80045a0:	461c      	mov	r4, r3
 80045a2:	bb34      	cbnz	r4, 80045f2 <_malloc_r+0x82>
 80045a4:	4629      	mov	r1, r5
 80045a6:	4638      	mov	r0, r7
 80045a8:	f7ff ffc2 	bl	8004530 <sbrk_aligned>
 80045ac:	1c43      	adds	r3, r0, #1
 80045ae:	4604      	mov	r4, r0
 80045b0:	d14d      	bne.n	800464e <_malloc_r+0xde>
 80045b2:	6834      	ldr	r4, [r6, #0]
 80045b4:	4626      	mov	r6, r4
 80045b6:	2e00      	cmp	r6, #0
 80045b8:	d140      	bne.n	800463c <_malloc_r+0xcc>
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	4631      	mov	r1, r6
 80045be:	4638      	mov	r0, r7
 80045c0:	eb04 0803 	add.w	r8, r4, r3
 80045c4:	f000 fca8 	bl	8004f18 <_sbrk_r>
 80045c8:	4580      	cmp	r8, r0
 80045ca:	d13a      	bne.n	8004642 <_malloc_r+0xd2>
 80045cc:	6821      	ldr	r1, [r4, #0]
 80045ce:	3503      	adds	r5, #3
 80045d0:	1a6d      	subs	r5, r5, r1
 80045d2:	f025 0503 	bic.w	r5, r5, #3
 80045d6:	3508      	adds	r5, #8
 80045d8:	2d0c      	cmp	r5, #12
 80045da:	bf38      	it	cc
 80045dc:	250c      	movcc	r5, #12
 80045de:	4638      	mov	r0, r7
 80045e0:	4629      	mov	r1, r5
 80045e2:	f7ff ffa5 	bl	8004530 <sbrk_aligned>
 80045e6:	3001      	adds	r0, #1
 80045e8:	d02b      	beq.n	8004642 <_malloc_r+0xd2>
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	442b      	add	r3, r5
 80045ee:	6023      	str	r3, [r4, #0]
 80045f0:	e00e      	b.n	8004610 <_malloc_r+0xa0>
 80045f2:	6822      	ldr	r2, [r4, #0]
 80045f4:	1b52      	subs	r2, r2, r5
 80045f6:	d41e      	bmi.n	8004636 <_malloc_r+0xc6>
 80045f8:	2a0b      	cmp	r2, #11
 80045fa:	d916      	bls.n	800462a <_malloc_r+0xba>
 80045fc:	1961      	adds	r1, r4, r5
 80045fe:	42a3      	cmp	r3, r4
 8004600:	6025      	str	r5, [r4, #0]
 8004602:	bf18      	it	ne
 8004604:	6059      	strne	r1, [r3, #4]
 8004606:	6863      	ldr	r3, [r4, #4]
 8004608:	bf08      	it	eq
 800460a:	6031      	streq	r1, [r6, #0]
 800460c:	5162      	str	r2, [r4, r5]
 800460e:	604b      	str	r3, [r1, #4]
 8004610:	4638      	mov	r0, r7
 8004612:	f104 060b 	add.w	r6, r4, #11
 8004616:	f001 fb49 	bl	8005cac <__malloc_unlock>
 800461a:	f026 0607 	bic.w	r6, r6, #7
 800461e:	1d23      	adds	r3, r4, #4
 8004620:	1af2      	subs	r2, r6, r3
 8004622:	d0b6      	beq.n	8004592 <_malloc_r+0x22>
 8004624:	1b9b      	subs	r3, r3, r6
 8004626:	50a3      	str	r3, [r4, r2]
 8004628:	e7b3      	b.n	8004592 <_malloc_r+0x22>
 800462a:	6862      	ldr	r2, [r4, #4]
 800462c:	42a3      	cmp	r3, r4
 800462e:	bf0c      	ite	eq
 8004630:	6032      	streq	r2, [r6, #0]
 8004632:	605a      	strne	r2, [r3, #4]
 8004634:	e7ec      	b.n	8004610 <_malloc_r+0xa0>
 8004636:	4623      	mov	r3, r4
 8004638:	6864      	ldr	r4, [r4, #4]
 800463a:	e7b2      	b.n	80045a2 <_malloc_r+0x32>
 800463c:	4634      	mov	r4, r6
 800463e:	6876      	ldr	r6, [r6, #4]
 8004640:	e7b9      	b.n	80045b6 <_malloc_r+0x46>
 8004642:	230c      	movs	r3, #12
 8004644:	4638      	mov	r0, r7
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	f001 fb30 	bl	8005cac <__malloc_unlock>
 800464c:	e7a1      	b.n	8004592 <_malloc_r+0x22>
 800464e:	6025      	str	r5, [r4, #0]
 8004650:	e7de      	b.n	8004610 <_malloc_r+0xa0>
 8004652:	bf00      	nop
 8004654:	200014b0 	.word	0x200014b0

08004658 <__cvt>:
 8004658:	2b00      	cmp	r3, #0
 800465a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800465e:	461f      	mov	r7, r3
 8004660:	bfbb      	ittet	lt
 8004662:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004666:	461f      	movlt	r7, r3
 8004668:	2300      	movge	r3, #0
 800466a:	232d      	movlt	r3, #45	; 0x2d
 800466c:	b088      	sub	sp, #32
 800466e:	4614      	mov	r4, r2
 8004670:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004672:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004674:	7013      	strb	r3, [r2, #0]
 8004676:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004678:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800467c:	f023 0820 	bic.w	r8, r3, #32
 8004680:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004684:	d005      	beq.n	8004692 <__cvt+0x3a>
 8004686:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800468a:	d100      	bne.n	800468e <__cvt+0x36>
 800468c:	3501      	adds	r5, #1
 800468e:	2302      	movs	r3, #2
 8004690:	e000      	b.n	8004694 <__cvt+0x3c>
 8004692:	2303      	movs	r3, #3
 8004694:	aa07      	add	r2, sp, #28
 8004696:	9204      	str	r2, [sp, #16]
 8004698:	aa06      	add	r2, sp, #24
 800469a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800469e:	e9cd 3500 	strd	r3, r5, [sp]
 80046a2:	4622      	mov	r2, r4
 80046a4:	463b      	mov	r3, r7
 80046a6:	f000 fcfb 	bl	80050a0 <_dtoa_r>
 80046aa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80046ae:	4606      	mov	r6, r0
 80046b0:	d102      	bne.n	80046b8 <__cvt+0x60>
 80046b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80046b4:	07db      	lsls	r3, r3, #31
 80046b6:	d522      	bpl.n	80046fe <__cvt+0xa6>
 80046b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046bc:	eb06 0905 	add.w	r9, r6, r5
 80046c0:	d110      	bne.n	80046e4 <__cvt+0x8c>
 80046c2:	7833      	ldrb	r3, [r6, #0]
 80046c4:	2b30      	cmp	r3, #48	; 0x30
 80046c6:	d10a      	bne.n	80046de <__cvt+0x86>
 80046c8:	2200      	movs	r2, #0
 80046ca:	2300      	movs	r3, #0
 80046cc:	4620      	mov	r0, r4
 80046ce:	4639      	mov	r1, r7
 80046d0:	f7fc f9da 	bl	8000a88 <__aeabi_dcmpeq>
 80046d4:	b918      	cbnz	r0, 80046de <__cvt+0x86>
 80046d6:	f1c5 0501 	rsb	r5, r5, #1
 80046da:	f8ca 5000 	str.w	r5, [sl]
 80046de:	f8da 3000 	ldr.w	r3, [sl]
 80046e2:	4499      	add	r9, r3
 80046e4:	2200      	movs	r2, #0
 80046e6:	2300      	movs	r3, #0
 80046e8:	4620      	mov	r0, r4
 80046ea:	4639      	mov	r1, r7
 80046ec:	f7fc f9cc 	bl	8000a88 <__aeabi_dcmpeq>
 80046f0:	b108      	cbz	r0, 80046f6 <__cvt+0x9e>
 80046f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80046f6:	2230      	movs	r2, #48	; 0x30
 80046f8:	9b07      	ldr	r3, [sp, #28]
 80046fa:	454b      	cmp	r3, r9
 80046fc:	d307      	bcc.n	800470e <__cvt+0xb6>
 80046fe:	4630      	mov	r0, r6
 8004700:	9b07      	ldr	r3, [sp, #28]
 8004702:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004704:	1b9b      	subs	r3, r3, r6
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	b008      	add	sp, #32
 800470a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800470e:	1c59      	adds	r1, r3, #1
 8004710:	9107      	str	r1, [sp, #28]
 8004712:	701a      	strb	r2, [r3, #0]
 8004714:	e7f0      	b.n	80046f8 <__cvt+0xa0>

08004716 <__exponent>:
 8004716:	4603      	mov	r3, r0
 8004718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800471a:	2900      	cmp	r1, #0
 800471c:	f803 2b02 	strb.w	r2, [r3], #2
 8004720:	bfb6      	itet	lt
 8004722:	222d      	movlt	r2, #45	; 0x2d
 8004724:	222b      	movge	r2, #43	; 0x2b
 8004726:	4249      	neglt	r1, r1
 8004728:	2909      	cmp	r1, #9
 800472a:	7042      	strb	r2, [r0, #1]
 800472c:	dd2b      	ble.n	8004786 <__exponent+0x70>
 800472e:	f10d 0407 	add.w	r4, sp, #7
 8004732:	46a4      	mov	ip, r4
 8004734:	270a      	movs	r7, #10
 8004736:	fb91 f6f7 	sdiv	r6, r1, r7
 800473a:	460a      	mov	r2, r1
 800473c:	46a6      	mov	lr, r4
 800473e:	fb07 1516 	mls	r5, r7, r6, r1
 8004742:	2a63      	cmp	r2, #99	; 0x63
 8004744:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004748:	4631      	mov	r1, r6
 800474a:	f104 34ff 	add.w	r4, r4, #4294967295
 800474e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004752:	dcf0      	bgt.n	8004736 <__exponent+0x20>
 8004754:	3130      	adds	r1, #48	; 0x30
 8004756:	f1ae 0502 	sub.w	r5, lr, #2
 800475a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800475e:	4629      	mov	r1, r5
 8004760:	1c44      	adds	r4, r0, #1
 8004762:	4561      	cmp	r1, ip
 8004764:	d30a      	bcc.n	800477c <__exponent+0x66>
 8004766:	f10d 0209 	add.w	r2, sp, #9
 800476a:	eba2 020e 	sub.w	r2, r2, lr
 800476e:	4565      	cmp	r5, ip
 8004770:	bf88      	it	hi
 8004772:	2200      	movhi	r2, #0
 8004774:	4413      	add	r3, r2
 8004776:	1a18      	subs	r0, r3, r0
 8004778:	b003      	add	sp, #12
 800477a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800477c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004780:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004784:	e7ed      	b.n	8004762 <__exponent+0x4c>
 8004786:	2330      	movs	r3, #48	; 0x30
 8004788:	3130      	adds	r1, #48	; 0x30
 800478a:	7083      	strb	r3, [r0, #2]
 800478c:	70c1      	strb	r1, [r0, #3]
 800478e:	1d03      	adds	r3, r0, #4
 8004790:	e7f1      	b.n	8004776 <__exponent+0x60>
	...

08004794 <_printf_float>:
 8004794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004798:	b091      	sub	sp, #68	; 0x44
 800479a:	460c      	mov	r4, r1
 800479c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80047a0:	4616      	mov	r6, r2
 80047a2:	461f      	mov	r7, r3
 80047a4:	4605      	mov	r5, r0
 80047a6:	f001 fa69 	bl	8005c7c <_localeconv_r>
 80047aa:	6803      	ldr	r3, [r0, #0]
 80047ac:	4618      	mov	r0, r3
 80047ae:	9309      	str	r3, [sp, #36]	; 0x24
 80047b0:	f7fb fd3e 	bl	8000230 <strlen>
 80047b4:	2300      	movs	r3, #0
 80047b6:	930e      	str	r3, [sp, #56]	; 0x38
 80047b8:	f8d8 3000 	ldr.w	r3, [r8]
 80047bc:	900a      	str	r0, [sp, #40]	; 0x28
 80047be:	3307      	adds	r3, #7
 80047c0:	f023 0307 	bic.w	r3, r3, #7
 80047c4:	f103 0208 	add.w	r2, r3, #8
 80047c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80047cc:	f8d4 b000 	ldr.w	fp, [r4]
 80047d0:	f8c8 2000 	str.w	r2, [r8]
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80047dc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80047e0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80047e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80047e6:	f04f 32ff 	mov.w	r2, #4294967295
 80047ea:	4640      	mov	r0, r8
 80047ec:	4b9c      	ldr	r3, [pc, #624]	; (8004a60 <_printf_float+0x2cc>)
 80047ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047f0:	f7fc f97c 	bl	8000aec <__aeabi_dcmpun>
 80047f4:	bb70      	cbnz	r0, 8004854 <_printf_float+0xc0>
 80047f6:	f04f 32ff 	mov.w	r2, #4294967295
 80047fa:	4640      	mov	r0, r8
 80047fc:	4b98      	ldr	r3, [pc, #608]	; (8004a60 <_printf_float+0x2cc>)
 80047fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004800:	f7fc f956 	bl	8000ab0 <__aeabi_dcmple>
 8004804:	bb30      	cbnz	r0, 8004854 <_printf_float+0xc0>
 8004806:	2200      	movs	r2, #0
 8004808:	2300      	movs	r3, #0
 800480a:	4640      	mov	r0, r8
 800480c:	4651      	mov	r1, sl
 800480e:	f7fc f945 	bl	8000a9c <__aeabi_dcmplt>
 8004812:	b110      	cbz	r0, 800481a <_printf_float+0x86>
 8004814:	232d      	movs	r3, #45	; 0x2d
 8004816:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800481a:	4b92      	ldr	r3, [pc, #584]	; (8004a64 <_printf_float+0x2d0>)
 800481c:	4892      	ldr	r0, [pc, #584]	; (8004a68 <_printf_float+0x2d4>)
 800481e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004822:	bf94      	ite	ls
 8004824:	4698      	movls	r8, r3
 8004826:	4680      	movhi	r8, r0
 8004828:	2303      	movs	r3, #3
 800482a:	f04f 0a00 	mov.w	sl, #0
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	f02b 0304 	bic.w	r3, fp, #4
 8004834:	6023      	str	r3, [r4, #0]
 8004836:	4633      	mov	r3, r6
 8004838:	4621      	mov	r1, r4
 800483a:	4628      	mov	r0, r5
 800483c:	9700      	str	r7, [sp, #0]
 800483e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004840:	f000 f9d4 	bl	8004bec <_printf_common>
 8004844:	3001      	adds	r0, #1
 8004846:	f040 8090 	bne.w	800496a <_printf_float+0x1d6>
 800484a:	f04f 30ff 	mov.w	r0, #4294967295
 800484e:	b011      	add	sp, #68	; 0x44
 8004850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004854:	4642      	mov	r2, r8
 8004856:	4653      	mov	r3, sl
 8004858:	4640      	mov	r0, r8
 800485a:	4651      	mov	r1, sl
 800485c:	f7fc f946 	bl	8000aec <__aeabi_dcmpun>
 8004860:	b148      	cbz	r0, 8004876 <_printf_float+0xe2>
 8004862:	f1ba 0f00 	cmp.w	sl, #0
 8004866:	bfb8      	it	lt
 8004868:	232d      	movlt	r3, #45	; 0x2d
 800486a:	4880      	ldr	r0, [pc, #512]	; (8004a6c <_printf_float+0x2d8>)
 800486c:	bfb8      	it	lt
 800486e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004872:	4b7f      	ldr	r3, [pc, #508]	; (8004a70 <_printf_float+0x2dc>)
 8004874:	e7d3      	b.n	800481e <_printf_float+0x8a>
 8004876:	6863      	ldr	r3, [r4, #4]
 8004878:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	d142      	bne.n	8004906 <_printf_float+0x172>
 8004880:	2306      	movs	r3, #6
 8004882:	6063      	str	r3, [r4, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	9206      	str	r2, [sp, #24]
 8004888:	aa0e      	add	r2, sp, #56	; 0x38
 800488a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800488e:	aa0d      	add	r2, sp, #52	; 0x34
 8004890:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004894:	9203      	str	r2, [sp, #12]
 8004896:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800489a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800489e:	6023      	str	r3, [r4, #0]
 80048a0:	6863      	ldr	r3, [r4, #4]
 80048a2:	4642      	mov	r2, r8
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	4628      	mov	r0, r5
 80048a8:	4653      	mov	r3, sl
 80048aa:	910b      	str	r1, [sp, #44]	; 0x2c
 80048ac:	f7ff fed4 	bl	8004658 <__cvt>
 80048b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048b2:	4680      	mov	r8, r0
 80048b4:	2947      	cmp	r1, #71	; 0x47
 80048b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80048b8:	d108      	bne.n	80048cc <_printf_float+0x138>
 80048ba:	1cc8      	adds	r0, r1, #3
 80048bc:	db02      	blt.n	80048c4 <_printf_float+0x130>
 80048be:	6863      	ldr	r3, [r4, #4]
 80048c0:	4299      	cmp	r1, r3
 80048c2:	dd40      	ble.n	8004946 <_printf_float+0x1b2>
 80048c4:	f1a9 0902 	sub.w	r9, r9, #2
 80048c8:	fa5f f989 	uxtb.w	r9, r9
 80048cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80048d0:	d81f      	bhi.n	8004912 <_printf_float+0x17e>
 80048d2:	464a      	mov	r2, r9
 80048d4:	3901      	subs	r1, #1
 80048d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80048da:	910d      	str	r1, [sp, #52]	; 0x34
 80048dc:	f7ff ff1b 	bl	8004716 <__exponent>
 80048e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048e2:	4682      	mov	sl, r0
 80048e4:	1813      	adds	r3, r2, r0
 80048e6:	2a01      	cmp	r2, #1
 80048e8:	6123      	str	r3, [r4, #16]
 80048ea:	dc02      	bgt.n	80048f2 <_printf_float+0x15e>
 80048ec:	6822      	ldr	r2, [r4, #0]
 80048ee:	07d2      	lsls	r2, r2, #31
 80048f0:	d501      	bpl.n	80048f6 <_printf_float+0x162>
 80048f2:	3301      	adds	r3, #1
 80048f4:	6123      	str	r3, [r4, #16]
 80048f6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d09b      	beq.n	8004836 <_printf_float+0xa2>
 80048fe:	232d      	movs	r3, #45	; 0x2d
 8004900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004904:	e797      	b.n	8004836 <_printf_float+0xa2>
 8004906:	2947      	cmp	r1, #71	; 0x47
 8004908:	d1bc      	bne.n	8004884 <_printf_float+0xf0>
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1ba      	bne.n	8004884 <_printf_float+0xf0>
 800490e:	2301      	movs	r3, #1
 8004910:	e7b7      	b.n	8004882 <_printf_float+0xee>
 8004912:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004916:	d118      	bne.n	800494a <_printf_float+0x1b6>
 8004918:	2900      	cmp	r1, #0
 800491a:	6863      	ldr	r3, [r4, #4]
 800491c:	dd0b      	ble.n	8004936 <_printf_float+0x1a2>
 800491e:	6121      	str	r1, [r4, #16]
 8004920:	b913      	cbnz	r3, 8004928 <_printf_float+0x194>
 8004922:	6822      	ldr	r2, [r4, #0]
 8004924:	07d0      	lsls	r0, r2, #31
 8004926:	d502      	bpl.n	800492e <_printf_float+0x19a>
 8004928:	3301      	adds	r3, #1
 800492a:	440b      	add	r3, r1
 800492c:	6123      	str	r3, [r4, #16]
 800492e:	f04f 0a00 	mov.w	sl, #0
 8004932:	65a1      	str	r1, [r4, #88]	; 0x58
 8004934:	e7df      	b.n	80048f6 <_printf_float+0x162>
 8004936:	b913      	cbnz	r3, 800493e <_printf_float+0x1aa>
 8004938:	6822      	ldr	r2, [r4, #0]
 800493a:	07d2      	lsls	r2, r2, #31
 800493c:	d501      	bpl.n	8004942 <_printf_float+0x1ae>
 800493e:	3302      	adds	r3, #2
 8004940:	e7f4      	b.n	800492c <_printf_float+0x198>
 8004942:	2301      	movs	r3, #1
 8004944:	e7f2      	b.n	800492c <_printf_float+0x198>
 8004946:	f04f 0967 	mov.w	r9, #103	; 0x67
 800494a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800494c:	4299      	cmp	r1, r3
 800494e:	db05      	blt.n	800495c <_printf_float+0x1c8>
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	6121      	str	r1, [r4, #16]
 8004954:	07d8      	lsls	r0, r3, #31
 8004956:	d5ea      	bpl.n	800492e <_printf_float+0x19a>
 8004958:	1c4b      	adds	r3, r1, #1
 800495a:	e7e7      	b.n	800492c <_printf_float+0x198>
 800495c:	2900      	cmp	r1, #0
 800495e:	bfcc      	ite	gt
 8004960:	2201      	movgt	r2, #1
 8004962:	f1c1 0202 	rsble	r2, r1, #2
 8004966:	4413      	add	r3, r2
 8004968:	e7e0      	b.n	800492c <_printf_float+0x198>
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	055a      	lsls	r2, r3, #21
 800496e:	d407      	bmi.n	8004980 <_printf_float+0x1ec>
 8004970:	6923      	ldr	r3, [r4, #16]
 8004972:	4642      	mov	r2, r8
 8004974:	4631      	mov	r1, r6
 8004976:	4628      	mov	r0, r5
 8004978:	47b8      	blx	r7
 800497a:	3001      	adds	r0, #1
 800497c:	d12b      	bne.n	80049d6 <_printf_float+0x242>
 800497e:	e764      	b.n	800484a <_printf_float+0xb6>
 8004980:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004984:	f240 80dd 	bls.w	8004b42 <_printf_float+0x3ae>
 8004988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800498c:	2200      	movs	r2, #0
 800498e:	2300      	movs	r3, #0
 8004990:	f7fc f87a 	bl	8000a88 <__aeabi_dcmpeq>
 8004994:	2800      	cmp	r0, #0
 8004996:	d033      	beq.n	8004a00 <_printf_float+0x26c>
 8004998:	2301      	movs	r3, #1
 800499a:	4631      	mov	r1, r6
 800499c:	4628      	mov	r0, r5
 800499e:	4a35      	ldr	r2, [pc, #212]	; (8004a74 <_printf_float+0x2e0>)
 80049a0:	47b8      	blx	r7
 80049a2:	3001      	adds	r0, #1
 80049a4:	f43f af51 	beq.w	800484a <_printf_float+0xb6>
 80049a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80049ac:	429a      	cmp	r2, r3
 80049ae:	db02      	blt.n	80049b6 <_printf_float+0x222>
 80049b0:	6823      	ldr	r3, [r4, #0]
 80049b2:	07d8      	lsls	r0, r3, #31
 80049b4:	d50f      	bpl.n	80049d6 <_printf_float+0x242>
 80049b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049ba:	4631      	mov	r1, r6
 80049bc:	4628      	mov	r0, r5
 80049be:	47b8      	blx	r7
 80049c0:	3001      	adds	r0, #1
 80049c2:	f43f af42 	beq.w	800484a <_printf_float+0xb6>
 80049c6:	f04f 0800 	mov.w	r8, #0
 80049ca:	f104 091a 	add.w	r9, r4, #26
 80049ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049d0:	3b01      	subs	r3, #1
 80049d2:	4543      	cmp	r3, r8
 80049d4:	dc09      	bgt.n	80049ea <_printf_float+0x256>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	079b      	lsls	r3, r3, #30
 80049da:	f100 8102 	bmi.w	8004be2 <_printf_float+0x44e>
 80049de:	68e0      	ldr	r0, [r4, #12]
 80049e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049e2:	4298      	cmp	r0, r3
 80049e4:	bfb8      	it	lt
 80049e6:	4618      	movlt	r0, r3
 80049e8:	e731      	b.n	800484e <_printf_float+0xba>
 80049ea:	2301      	movs	r3, #1
 80049ec:	464a      	mov	r2, r9
 80049ee:	4631      	mov	r1, r6
 80049f0:	4628      	mov	r0, r5
 80049f2:	47b8      	blx	r7
 80049f4:	3001      	adds	r0, #1
 80049f6:	f43f af28 	beq.w	800484a <_printf_float+0xb6>
 80049fa:	f108 0801 	add.w	r8, r8, #1
 80049fe:	e7e6      	b.n	80049ce <_printf_float+0x23a>
 8004a00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	dc38      	bgt.n	8004a78 <_printf_float+0x2e4>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4631      	mov	r1, r6
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	4a19      	ldr	r2, [pc, #100]	; (8004a74 <_printf_float+0x2e0>)
 8004a0e:	47b8      	blx	r7
 8004a10:	3001      	adds	r0, #1
 8004a12:	f43f af1a 	beq.w	800484a <_printf_float+0xb6>
 8004a16:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	d102      	bne.n	8004a24 <_printf_float+0x290>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	07d9      	lsls	r1, r3, #31
 8004a22:	d5d8      	bpl.n	80049d6 <_printf_float+0x242>
 8004a24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	47b8      	blx	r7
 8004a2e:	3001      	adds	r0, #1
 8004a30:	f43f af0b 	beq.w	800484a <_printf_float+0xb6>
 8004a34:	f04f 0900 	mov.w	r9, #0
 8004a38:	f104 0a1a 	add.w	sl, r4, #26
 8004a3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a3e:	425b      	negs	r3, r3
 8004a40:	454b      	cmp	r3, r9
 8004a42:	dc01      	bgt.n	8004a48 <_printf_float+0x2b4>
 8004a44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a46:	e794      	b.n	8004972 <_printf_float+0x1de>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	4652      	mov	r2, sl
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f aef9 	beq.w	800484a <_printf_float+0xb6>
 8004a58:	f109 0901 	add.w	r9, r9, #1
 8004a5c:	e7ee      	b.n	8004a3c <_printf_float+0x2a8>
 8004a5e:	bf00      	nop
 8004a60:	7fefffff 	.word	0x7fefffff
 8004a64:	080078cc 	.word	0x080078cc
 8004a68:	080078d0 	.word	0x080078d0
 8004a6c:	080078d8 	.word	0x080078d8
 8004a70:	080078d4 	.word	0x080078d4
 8004a74:	080078dc 	.word	0x080078dc
 8004a78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	bfa8      	it	ge
 8004a80:	461a      	movge	r2, r3
 8004a82:	2a00      	cmp	r2, #0
 8004a84:	4691      	mov	r9, r2
 8004a86:	dc37      	bgt.n	8004af8 <_printf_float+0x364>
 8004a88:	f04f 0b00 	mov.w	fp, #0
 8004a8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a90:	f104 021a 	add.w	r2, r4, #26
 8004a94:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004a98:	ebaa 0309 	sub.w	r3, sl, r9
 8004a9c:	455b      	cmp	r3, fp
 8004a9e:	dc33      	bgt.n	8004b08 <_printf_float+0x374>
 8004aa0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	db3b      	blt.n	8004b20 <_printf_float+0x38c>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	07da      	lsls	r2, r3, #31
 8004aac:	d438      	bmi.n	8004b20 <_printf_float+0x38c>
 8004aae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ab0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ab2:	eba3 020a 	sub.w	r2, r3, sl
 8004ab6:	eba3 0901 	sub.w	r9, r3, r1
 8004aba:	4591      	cmp	r9, r2
 8004abc:	bfa8      	it	ge
 8004abe:	4691      	movge	r9, r2
 8004ac0:	f1b9 0f00 	cmp.w	r9, #0
 8004ac4:	dc34      	bgt.n	8004b30 <_printf_float+0x39c>
 8004ac6:	f04f 0800 	mov.w	r8, #0
 8004aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ace:	f104 0a1a 	add.w	sl, r4, #26
 8004ad2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	eba3 0309 	sub.w	r3, r3, r9
 8004adc:	4543      	cmp	r3, r8
 8004ade:	f77f af7a 	ble.w	80049d6 <_printf_float+0x242>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	4652      	mov	r2, sl
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	f43f aeac 	beq.w	800484a <_printf_float+0xb6>
 8004af2:	f108 0801 	add.w	r8, r8, #1
 8004af6:	e7ec      	b.n	8004ad2 <_printf_float+0x33e>
 8004af8:	4613      	mov	r3, r2
 8004afa:	4631      	mov	r1, r6
 8004afc:	4642      	mov	r2, r8
 8004afe:	4628      	mov	r0, r5
 8004b00:	47b8      	blx	r7
 8004b02:	3001      	adds	r0, #1
 8004b04:	d1c0      	bne.n	8004a88 <_printf_float+0x2f4>
 8004b06:	e6a0      	b.n	800484a <_printf_float+0xb6>
 8004b08:	2301      	movs	r3, #1
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004b10:	47b8      	blx	r7
 8004b12:	3001      	adds	r0, #1
 8004b14:	f43f ae99 	beq.w	800484a <_printf_float+0xb6>
 8004b18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b1a:	f10b 0b01 	add.w	fp, fp, #1
 8004b1e:	e7b9      	b.n	8004a94 <_printf_float+0x300>
 8004b20:	4631      	mov	r1, r6
 8004b22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b26:	4628      	mov	r0, r5
 8004b28:	47b8      	blx	r7
 8004b2a:	3001      	adds	r0, #1
 8004b2c:	d1bf      	bne.n	8004aae <_printf_float+0x31a>
 8004b2e:	e68c      	b.n	800484a <_printf_float+0xb6>
 8004b30:	464b      	mov	r3, r9
 8004b32:	4631      	mov	r1, r6
 8004b34:	4628      	mov	r0, r5
 8004b36:	eb08 020a 	add.w	r2, r8, sl
 8004b3a:	47b8      	blx	r7
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	d1c2      	bne.n	8004ac6 <_printf_float+0x332>
 8004b40:	e683      	b.n	800484a <_printf_float+0xb6>
 8004b42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b44:	2a01      	cmp	r2, #1
 8004b46:	dc01      	bgt.n	8004b4c <_printf_float+0x3b8>
 8004b48:	07db      	lsls	r3, r3, #31
 8004b4a:	d537      	bpl.n	8004bbc <_printf_float+0x428>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	4642      	mov	r2, r8
 8004b50:	4631      	mov	r1, r6
 8004b52:	4628      	mov	r0, r5
 8004b54:	47b8      	blx	r7
 8004b56:	3001      	adds	r0, #1
 8004b58:	f43f ae77 	beq.w	800484a <_printf_float+0xb6>
 8004b5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b60:	4631      	mov	r1, r6
 8004b62:	4628      	mov	r0, r5
 8004b64:	47b8      	blx	r7
 8004b66:	3001      	adds	r0, #1
 8004b68:	f43f ae6f 	beq.w	800484a <_printf_float+0xb6>
 8004b6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b70:	2200      	movs	r2, #0
 8004b72:	2300      	movs	r3, #0
 8004b74:	f7fb ff88 	bl	8000a88 <__aeabi_dcmpeq>
 8004b78:	b9d8      	cbnz	r0, 8004bb2 <_printf_float+0x41e>
 8004b7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b7c:	f108 0201 	add.w	r2, r8, #1
 8004b80:	3b01      	subs	r3, #1
 8004b82:	4631      	mov	r1, r6
 8004b84:	4628      	mov	r0, r5
 8004b86:	47b8      	blx	r7
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d10e      	bne.n	8004baa <_printf_float+0x416>
 8004b8c:	e65d      	b.n	800484a <_printf_float+0xb6>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	464a      	mov	r2, r9
 8004b92:	4631      	mov	r1, r6
 8004b94:	4628      	mov	r0, r5
 8004b96:	47b8      	blx	r7
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f43f ae56 	beq.w	800484a <_printf_float+0xb6>
 8004b9e:	f108 0801 	add.w	r8, r8, #1
 8004ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	4543      	cmp	r3, r8
 8004ba8:	dcf1      	bgt.n	8004b8e <_printf_float+0x3fa>
 8004baa:	4653      	mov	r3, sl
 8004bac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004bb0:	e6e0      	b.n	8004974 <_printf_float+0x1e0>
 8004bb2:	f04f 0800 	mov.w	r8, #0
 8004bb6:	f104 091a 	add.w	r9, r4, #26
 8004bba:	e7f2      	b.n	8004ba2 <_printf_float+0x40e>
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	4642      	mov	r2, r8
 8004bc0:	e7df      	b.n	8004b82 <_printf_float+0x3ee>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	464a      	mov	r2, r9
 8004bc6:	4631      	mov	r1, r6
 8004bc8:	4628      	mov	r0, r5
 8004bca:	47b8      	blx	r7
 8004bcc:	3001      	adds	r0, #1
 8004bce:	f43f ae3c 	beq.w	800484a <_printf_float+0xb6>
 8004bd2:	f108 0801 	add.w	r8, r8, #1
 8004bd6:	68e3      	ldr	r3, [r4, #12]
 8004bd8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004bda:	1a5b      	subs	r3, r3, r1
 8004bdc:	4543      	cmp	r3, r8
 8004bde:	dcf0      	bgt.n	8004bc2 <_printf_float+0x42e>
 8004be0:	e6fd      	b.n	80049de <_printf_float+0x24a>
 8004be2:	f04f 0800 	mov.w	r8, #0
 8004be6:	f104 0919 	add.w	r9, r4, #25
 8004bea:	e7f4      	b.n	8004bd6 <_printf_float+0x442>

08004bec <_printf_common>:
 8004bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf0:	4616      	mov	r6, r2
 8004bf2:	4699      	mov	r9, r3
 8004bf4:	688a      	ldr	r2, [r1, #8]
 8004bf6:	690b      	ldr	r3, [r1, #16]
 8004bf8:	4607      	mov	r7, r0
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	bfb8      	it	lt
 8004bfe:	4613      	movlt	r3, r2
 8004c00:	6033      	str	r3, [r6, #0]
 8004c02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c06:	460c      	mov	r4, r1
 8004c08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c0c:	b10a      	cbz	r2, 8004c12 <_printf_common+0x26>
 8004c0e:	3301      	adds	r3, #1
 8004c10:	6033      	str	r3, [r6, #0]
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	0699      	lsls	r1, r3, #26
 8004c16:	bf42      	ittt	mi
 8004c18:	6833      	ldrmi	r3, [r6, #0]
 8004c1a:	3302      	addmi	r3, #2
 8004c1c:	6033      	strmi	r3, [r6, #0]
 8004c1e:	6825      	ldr	r5, [r4, #0]
 8004c20:	f015 0506 	ands.w	r5, r5, #6
 8004c24:	d106      	bne.n	8004c34 <_printf_common+0x48>
 8004c26:	f104 0a19 	add.w	sl, r4, #25
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	6832      	ldr	r2, [r6, #0]
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	42ab      	cmp	r3, r5
 8004c32:	dc28      	bgt.n	8004c86 <_printf_common+0x9a>
 8004c34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c38:	1e13      	subs	r3, r2, #0
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	bf18      	it	ne
 8004c3e:	2301      	movne	r3, #1
 8004c40:	0692      	lsls	r2, r2, #26
 8004c42:	d42d      	bmi.n	8004ca0 <_printf_common+0xb4>
 8004c44:	4649      	mov	r1, r9
 8004c46:	4638      	mov	r0, r7
 8004c48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c4c:	47c0      	blx	r8
 8004c4e:	3001      	adds	r0, #1
 8004c50:	d020      	beq.n	8004c94 <_printf_common+0xa8>
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	68e5      	ldr	r5, [r4, #12]
 8004c56:	f003 0306 	and.w	r3, r3, #6
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	bf18      	it	ne
 8004c5e:	2500      	movne	r5, #0
 8004c60:	6832      	ldr	r2, [r6, #0]
 8004c62:	f04f 0600 	mov.w	r6, #0
 8004c66:	68a3      	ldr	r3, [r4, #8]
 8004c68:	bf08      	it	eq
 8004c6a:	1aad      	subeq	r5, r5, r2
 8004c6c:	6922      	ldr	r2, [r4, #16]
 8004c6e:	bf08      	it	eq
 8004c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c74:	4293      	cmp	r3, r2
 8004c76:	bfc4      	itt	gt
 8004c78:	1a9b      	subgt	r3, r3, r2
 8004c7a:	18ed      	addgt	r5, r5, r3
 8004c7c:	341a      	adds	r4, #26
 8004c7e:	42b5      	cmp	r5, r6
 8004c80:	d11a      	bne.n	8004cb8 <_printf_common+0xcc>
 8004c82:	2000      	movs	r0, #0
 8004c84:	e008      	b.n	8004c98 <_printf_common+0xac>
 8004c86:	2301      	movs	r3, #1
 8004c88:	4652      	mov	r2, sl
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	4638      	mov	r0, r7
 8004c8e:	47c0      	blx	r8
 8004c90:	3001      	adds	r0, #1
 8004c92:	d103      	bne.n	8004c9c <_printf_common+0xb0>
 8004c94:	f04f 30ff 	mov.w	r0, #4294967295
 8004c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c9c:	3501      	adds	r5, #1
 8004c9e:	e7c4      	b.n	8004c2a <_printf_common+0x3e>
 8004ca0:	2030      	movs	r0, #48	; 0x30
 8004ca2:	18e1      	adds	r1, r4, r3
 8004ca4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cae:	4422      	add	r2, r4
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cb6:	e7c5      	b.n	8004c44 <_printf_common+0x58>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	4622      	mov	r2, r4
 8004cbc:	4649      	mov	r1, r9
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	47c0      	blx	r8
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	d0e6      	beq.n	8004c94 <_printf_common+0xa8>
 8004cc6:	3601      	adds	r6, #1
 8004cc8:	e7d9      	b.n	8004c7e <_printf_common+0x92>
	...

08004ccc <_printf_i>:
 8004ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cd0:	7e0f      	ldrb	r7, [r1, #24]
 8004cd2:	4691      	mov	r9, r2
 8004cd4:	2f78      	cmp	r7, #120	; 0x78
 8004cd6:	4680      	mov	r8, r0
 8004cd8:	460c      	mov	r4, r1
 8004cda:	469a      	mov	sl, r3
 8004cdc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004cde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ce2:	d807      	bhi.n	8004cf4 <_printf_i+0x28>
 8004ce4:	2f62      	cmp	r7, #98	; 0x62
 8004ce6:	d80a      	bhi.n	8004cfe <_printf_i+0x32>
 8004ce8:	2f00      	cmp	r7, #0
 8004cea:	f000 80d9 	beq.w	8004ea0 <_printf_i+0x1d4>
 8004cee:	2f58      	cmp	r7, #88	; 0x58
 8004cf0:	f000 80a4 	beq.w	8004e3c <_printf_i+0x170>
 8004cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cfc:	e03a      	b.n	8004d74 <_printf_i+0xa8>
 8004cfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d02:	2b15      	cmp	r3, #21
 8004d04:	d8f6      	bhi.n	8004cf4 <_printf_i+0x28>
 8004d06:	a101      	add	r1, pc, #4	; (adr r1, 8004d0c <_printf_i+0x40>)
 8004d08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d0c:	08004d65 	.word	0x08004d65
 8004d10:	08004d79 	.word	0x08004d79
 8004d14:	08004cf5 	.word	0x08004cf5
 8004d18:	08004cf5 	.word	0x08004cf5
 8004d1c:	08004cf5 	.word	0x08004cf5
 8004d20:	08004cf5 	.word	0x08004cf5
 8004d24:	08004d79 	.word	0x08004d79
 8004d28:	08004cf5 	.word	0x08004cf5
 8004d2c:	08004cf5 	.word	0x08004cf5
 8004d30:	08004cf5 	.word	0x08004cf5
 8004d34:	08004cf5 	.word	0x08004cf5
 8004d38:	08004e87 	.word	0x08004e87
 8004d3c:	08004da9 	.word	0x08004da9
 8004d40:	08004e69 	.word	0x08004e69
 8004d44:	08004cf5 	.word	0x08004cf5
 8004d48:	08004cf5 	.word	0x08004cf5
 8004d4c:	08004ea9 	.word	0x08004ea9
 8004d50:	08004cf5 	.word	0x08004cf5
 8004d54:	08004da9 	.word	0x08004da9
 8004d58:	08004cf5 	.word	0x08004cf5
 8004d5c:	08004cf5 	.word	0x08004cf5
 8004d60:	08004e71 	.word	0x08004e71
 8004d64:	682b      	ldr	r3, [r5, #0]
 8004d66:	1d1a      	adds	r2, r3, #4
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	602a      	str	r2, [r5, #0]
 8004d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d74:	2301      	movs	r3, #1
 8004d76:	e0a4      	b.n	8004ec2 <_printf_i+0x1f6>
 8004d78:	6820      	ldr	r0, [r4, #0]
 8004d7a:	6829      	ldr	r1, [r5, #0]
 8004d7c:	0606      	lsls	r6, r0, #24
 8004d7e:	f101 0304 	add.w	r3, r1, #4
 8004d82:	d50a      	bpl.n	8004d9a <_printf_i+0xce>
 8004d84:	680e      	ldr	r6, [r1, #0]
 8004d86:	602b      	str	r3, [r5, #0]
 8004d88:	2e00      	cmp	r6, #0
 8004d8a:	da03      	bge.n	8004d94 <_printf_i+0xc8>
 8004d8c:	232d      	movs	r3, #45	; 0x2d
 8004d8e:	4276      	negs	r6, r6
 8004d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d94:	230a      	movs	r3, #10
 8004d96:	485e      	ldr	r0, [pc, #376]	; (8004f10 <_printf_i+0x244>)
 8004d98:	e019      	b.n	8004dce <_printf_i+0x102>
 8004d9a:	680e      	ldr	r6, [r1, #0]
 8004d9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004da0:	602b      	str	r3, [r5, #0]
 8004da2:	bf18      	it	ne
 8004da4:	b236      	sxthne	r6, r6
 8004da6:	e7ef      	b.n	8004d88 <_printf_i+0xbc>
 8004da8:	682b      	ldr	r3, [r5, #0]
 8004daa:	6820      	ldr	r0, [r4, #0]
 8004dac:	1d19      	adds	r1, r3, #4
 8004dae:	6029      	str	r1, [r5, #0]
 8004db0:	0601      	lsls	r1, r0, #24
 8004db2:	d501      	bpl.n	8004db8 <_printf_i+0xec>
 8004db4:	681e      	ldr	r6, [r3, #0]
 8004db6:	e002      	b.n	8004dbe <_printf_i+0xf2>
 8004db8:	0646      	lsls	r6, r0, #25
 8004dba:	d5fb      	bpl.n	8004db4 <_printf_i+0xe8>
 8004dbc:	881e      	ldrh	r6, [r3, #0]
 8004dbe:	2f6f      	cmp	r7, #111	; 0x6f
 8004dc0:	bf0c      	ite	eq
 8004dc2:	2308      	moveq	r3, #8
 8004dc4:	230a      	movne	r3, #10
 8004dc6:	4852      	ldr	r0, [pc, #328]	; (8004f10 <_printf_i+0x244>)
 8004dc8:	2100      	movs	r1, #0
 8004dca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004dce:	6865      	ldr	r5, [r4, #4]
 8004dd0:	2d00      	cmp	r5, #0
 8004dd2:	bfa8      	it	ge
 8004dd4:	6821      	ldrge	r1, [r4, #0]
 8004dd6:	60a5      	str	r5, [r4, #8]
 8004dd8:	bfa4      	itt	ge
 8004dda:	f021 0104 	bicge.w	r1, r1, #4
 8004dde:	6021      	strge	r1, [r4, #0]
 8004de0:	b90e      	cbnz	r6, 8004de6 <_printf_i+0x11a>
 8004de2:	2d00      	cmp	r5, #0
 8004de4:	d04d      	beq.n	8004e82 <_printf_i+0x1b6>
 8004de6:	4615      	mov	r5, r2
 8004de8:	fbb6 f1f3 	udiv	r1, r6, r3
 8004dec:	fb03 6711 	mls	r7, r3, r1, r6
 8004df0:	5dc7      	ldrb	r7, [r0, r7]
 8004df2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004df6:	4637      	mov	r7, r6
 8004df8:	42bb      	cmp	r3, r7
 8004dfa:	460e      	mov	r6, r1
 8004dfc:	d9f4      	bls.n	8004de8 <_printf_i+0x11c>
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d10b      	bne.n	8004e1a <_printf_i+0x14e>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	07de      	lsls	r6, r3, #31
 8004e06:	d508      	bpl.n	8004e1a <_printf_i+0x14e>
 8004e08:	6923      	ldr	r3, [r4, #16]
 8004e0a:	6861      	ldr	r1, [r4, #4]
 8004e0c:	4299      	cmp	r1, r3
 8004e0e:	bfde      	ittt	le
 8004e10:	2330      	movle	r3, #48	; 0x30
 8004e12:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e16:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e1a:	1b52      	subs	r2, r2, r5
 8004e1c:	6122      	str	r2, [r4, #16]
 8004e1e:	464b      	mov	r3, r9
 8004e20:	4621      	mov	r1, r4
 8004e22:	4640      	mov	r0, r8
 8004e24:	f8cd a000 	str.w	sl, [sp]
 8004e28:	aa03      	add	r2, sp, #12
 8004e2a:	f7ff fedf 	bl	8004bec <_printf_common>
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d14c      	bne.n	8004ecc <_printf_i+0x200>
 8004e32:	f04f 30ff 	mov.w	r0, #4294967295
 8004e36:	b004      	add	sp, #16
 8004e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3c:	4834      	ldr	r0, [pc, #208]	; (8004f10 <_printf_i+0x244>)
 8004e3e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004e42:	6829      	ldr	r1, [r5, #0]
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e4a:	6029      	str	r1, [r5, #0]
 8004e4c:	061d      	lsls	r5, r3, #24
 8004e4e:	d514      	bpl.n	8004e7a <_printf_i+0x1ae>
 8004e50:	07df      	lsls	r7, r3, #31
 8004e52:	bf44      	itt	mi
 8004e54:	f043 0320 	orrmi.w	r3, r3, #32
 8004e58:	6023      	strmi	r3, [r4, #0]
 8004e5a:	b91e      	cbnz	r6, 8004e64 <_printf_i+0x198>
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	f023 0320 	bic.w	r3, r3, #32
 8004e62:	6023      	str	r3, [r4, #0]
 8004e64:	2310      	movs	r3, #16
 8004e66:	e7af      	b.n	8004dc8 <_printf_i+0xfc>
 8004e68:	6823      	ldr	r3, [r4, #0]
 8004e6a:	f043 0320 	orr.w	r3, r3, #32
 8004e6e:	6023      	str	r3, [r4, #0]
 8004e70:	2378      	movs	r3, #120	; 0x78
 8004e72:	4828      	ldr	r0, [pc, #160]	; (8004f14 <_printf_i+0x248>)
 8004e74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e78:	e7e3      	b.n	8004e42 <_printf_i+0x176>
 8004e7a:	0659      	lsls	r1, r3, #25
 8004e7c:	bf48      	it	mi
 8004e7e:	b2b6      	uxthmi	r6, r6
 8004e80:	e7e6      	b.n	8004e50 <_printf_i+0x184>
 8004e82:	4615      	mov	r5, r2
 8004e84:	e7bb      	b.n	8004dfe <_printf_i+0x132>
 8004e86:	682b      	ldr	r3, [r5, #0]
 8004e88:	6826      	ldr	r6, [r4, #0]
 8004e8a:	1d18      	adds	r0, r3, #4
 8004e8c:	6961      	ldr	r1, [r4, #20]
 8004e8e:	6028      	str	r0, [r5, #0]
 8004e90:	0635      	lsls	r5, r6, #24
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	d501      	bpl.n	8004e9a <_printf_i+0x1ce>
 8004e96:	6019      	str	r1, [r3, #0]
 8004e98:	e002      	b.n	8004ea0 <_printf_i+0x1d4>
 8004e9a:	0670      	lsls	r0, r6, #25
 8004e9c:	d5fb      	bpl.n	8004e96 <_printf_i+0x1ca>
 8004e9e:	8019      	strh	r1, [r3, #0]
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4615      	mov	r5, r2
 8004ea4:	6123      	str	r3, [r4, #16]
 8004ea6:	e7ba      	b.n	8004e1e <_printf_i+0x152>
 8004ea8:	682b      	ldr	r3, [r5, #0]
 8004eaa:	2100      	movs	r1, #0
 8004eac:	1d1a      	adds	r2, r3, #4
 8004eae:	602a      	str	r2, [r5, #0]
 8004eb0:	681d      	ldr	r5, [r3, #0]
 8004eb2:	6862      	ldr	r2, [r4, #4]
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	f000 fee5 	bl	8005c84 <memchr>
 8004eba:	b108      	cbz	r0, 8004ec0 <_printf_i+0x1f4>
 8004ebc:	1b40      	subs	r0, r0, r5
 8004ebe:	6060      	str	r0, [r4, #4]
 8004ec0:	6863      	ldr	r3, [r4, #4]
 8004ec2:	6123      	str	r3, [r4, #16]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eca:	e7a8      	b.n	8004e1e <_printf_i+0x152>
 8004ecc:	462a      	mov	r2, r5
 8004ece:	4649      	mov	r1, r9
 8004ed0:	4640      	mov	r0, r8
 8004ed2:	6923      	ldr	r3, [r4, #16]
 8004ed4:	47d0      	blx	sl
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	d0ab      	beq.n	8004e32 <_printf_i+0x166>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	079b      	lsls	r3, r3, #30
 8004ede:	d413      	bmi.n	8004f08 <_printf_i+0x23c>
 8004ee0:	68e0      	ldr	r0, [r4, #12]
 8004ee2:	9b03      	ldr	r3, [sp, #12]
 8004ee4:	4298      	cmp	r0, r3
 8004ee6:	bfb8      	it	lt
 8004ee8:	4618      	movlt	r0, r3
 8004eea:	e7a4      	b.n	8004e36 <_printf_i+0x16a>
 8004eec:	2301      	movs	r3, #1
 8004eee:	4632      	mov	r2, r6
 8004ef0:	4649      	mov	r1, r9
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	47d0      	blx	sl
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	d09b      	beq.n	8004e32 <_printf_i+0x166>
 8004efa:	3501      	adds	r5, #1
 8004efc:	68e3      	ldr	r3, [r4, #12]
 8004efe:	9903      	ldr	r1, [sp, #12]
 8004f00:	1a5b      	subs	r3, r3, r1
 8004f02:	42ab      	cmp	r3, r5
 8004f04:	dcf2      	bgt.n	8004eec <_printf_i+0x220>
 8004f06:	e7eb      	b.n	8004ee0 <_printf_i+0x214>
 8004f08:	2500      	movs	r5, #0
 8004f0a:	f104 0619 	add.w	r6, r4, #25
 8004f0e:	e7f5      	b.n	8004efc <_printf_i+0x230>
 8004f10:	080078de 	.word	0x080078de
 8004f14:	080078ef 	.word	0x080078ef

08004f18 <_sbrk_r>:
 8004f18:	b538      	push	{r3, r4, r5, lr}
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	4d05      	ldr	r5, [pc, #20]	; (8004f34 <_sbrk_r+0x1c>)
 8004f1e:	4604      	mov	r4, r0
 8004f20:	4608      	mov	r0, r1
 8004f22:	602b      	str	r3, [r5, #0]
 8004f24:	f7fc f88a 	bl	800103c <_sbrk>
 8004f28:	1c43      	adds	r3, r0, #1
 8004f2a:	d102      	bne.n	8004f32 <_sbrk_r+0x1a>
 8004f2c:	682b      	ldr	r3, [r5, #0]
 8004f2e:	b103      	cbz	r3, 8004f32 <_sbrk_r+0x1a>
 8004f30:	6023      	str	r3, [r4, #0]
 8004f32:	bd38      	pop	{r3, r4, r5, pc}
 8004f34:	200014b8 	.word	0x200014b8

08004f38 <siprintf>:
 8004f38:	b40e      	push	{r1, r2, r3}
 8004f3a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f3e:	b500      	push	{lr}
 8004f40:	b09c      	sub	sp, #112	; 0x70
 8004f42:	ab1d      	add	r3, sp, #116	; 0x74
 8004f44:	9002      	str	r0, [sp, #8]
 8004f46:	9006      	str	r0, [sp, #24]
 8004f48:	9107      	str	r1, [sp, #28]
 8004f4a:	9104      	str	r1, [sp, #16]
 8004f4c:	4808      	ldr	r0, [pc, #32]	; (8004f70 <siprintf+0x38>)
 8004f4e:	4909      	ldr	r1, [pc, #36]	; (8004f74 <siprintf+0x3c>)
 8004f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f54:	9105      	str	r1, [sp, #20]
 8004f56:	6800      	ldr	r0, [r0, #0]
 8004f58:	a902      	add	r1, sp, #8
 8004f5a:	9301      	str	r3, [sp, #4]
 8004f5c:	f001 fa9e 	bl	800649c <_svfiprintf_r>
 8004f60:	2200      	movs	r2, #0
 8004f62:	9b02      	ldr	r3, [sp, #8]
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	b01c      	add	sp, #112	; 0x70
 8004f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f6c:	b003      	add	sp, #12
 8004f6e:	4770      	bx	lr
 8004f70:	20000010 	.word	0x20000010
 8004f74:	ffff0208 	.word	0xffff0208

08004f78 <strcpy>:
 8004f78:	4603      	mov	r3, r0
 8004f7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f7e:	f803 2b01 	strb.w	r2, [r3], #1
 8004f82:	2a00      	cmp	r2, #0
 8004f84:	d1f9      	bne.n	8004f7a <strcpy+0x2>
 8004f86:	4770      	bx	lr

08004f88 <quorem>:
 8004f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8c:	6903      	ldr	r3, [r0, #16]
 8004f8e:	690c      	ldr	r4, [r1, #16]
 8004f90:	4607      	mov	r7, r0
 8004f92:	42a3      	cmp	r3, r4
 8004f94:	f2c0 8082 	blt.w	800509c <quorem+0x114>
 8004f98:	3c01      	subs	r4, #1
 8004f9a:	f100 0514 	add.w	r5, r0, #20
 8004f9e:	f101 0814 	add.w	r8, r1, #20
 8004fa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004fac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004fbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fc0:	d331      	bcc.n	8005026 <quorem+0x9e>
 8004fc2:	f04f 0e00 	mov.w	lr, #0
 8004fc6:	4640      	mov	r0, r8
 8004fc8:	46ac      	mov	ip, r5
 8004fca:	46f2      	mov	sl, lr
 8004fcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8004fd0:	b293      	uxth	r3, r2
 8004fd2:	fb06 e303 	mla	r3, r6, r3, lr
 8004fd6:	0c12      	lsrs	r2, r2, #16
 8004fd8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	fb06 e202 	mla	r2, r6, r2, lr
 8004fe2:	ebaa 0303 	sub.w	r3, sl, r3
 8004fe6:	f8dc a000 	ldr.w	sl, [ip]
 8004fea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004fee:	fa1f fa8a 	uxth.w	sl, sl
 8004ff2:	4453      	add	r3, sl
 8004ff4:	f8dc a000 	ldr.w	sl, [ip]
 8004ff8:	b292      	uxth	r2, r2
 8004ffa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004ffe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005002:	b29b      	uxth	r3, r3
 8005004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005008:	4581      	cmp	r9, r0
 800500a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800500e:	f84c 3b04 	str.w	r3, [ip], #4
 8005012:	d2db      	bcs.n	8004fcc <quorem+0x44>
 8005014:	f855 300b 	ldr.w	r3, [r5, fp]
 8005018:	b92b      	cbnz	r3, 8005026 <quorem+0x9e>
 800501a:	9b01      	ldr	r3, [sp, #4]
 800501c:	3b04      	subs	r3, #4
 800501e:	429d      	cmp	r5, r3
 8005020:	461a      	mov	r2, r3
 8005022:	d32f      	bcc.n	8005084 <quorem+0xfc>
 8005024:	613c      	str	r4, [r7, #16]
 8005026:	4638      	mov	r0, r7
 8005028:	f001 f8c4 	bl	80061b4 <__mcmp>
 800502c:	2800      	cmp	r0, #0
 800502e:	db25      	blt.n	800507c <quorem+0xf4>
 8005030:	4628      	mov	r0, r5
 8005032:	f04f 0c00 	mov.w	ip, #0
 8005036:	3601      	adds	r6, #1
 8005038:	f858 1b04 	ldr.w	r1, [r8], #4
 800503c:	f8d0 e000 	ldr.w	lr, [r0]
 8005040:	b28b      	uxth	r3, r1
 8005042:	ebac 0303 	sub.w	r3, ip, r3
 8005046:	fa1f f28e 	uxth.w	r2, lr
 800504a:	4413      	add	r3, r2
 800504c:	0c0a      	lsrs	r2, r1, #16
 800504e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005052:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005056:	b29b      	uxth	r3, r3
 8005058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800505c:	45c1      	cmp	r9, r8
 800505e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005062:	f840 3b04 	str.w	r3, [r0], #4
 8005066:	d2e7      	bcs.n	8005038 <quorem+0xb0>
 8005068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800506c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005070:	b922      	cbnz	r2, 800507c <quorem+0xf4>
 8005072:	3b04      	subs	r3, #4
 8005074:	429d      	cmp	r5, r3
 8005076:	461a      	mov	r2, r3
 8005078:	d30a      	bcc.n	8005090 <quorem+0x108>
 800507a:	613c      	str	r4, [r7, #16]
 800507c:	4630      	mov	r0, r6
 800507e:	b003      	add	sp, #12
 8005080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	3b04      	subs	r3, #4
 8005088:	2a00      	cmp	r2, #0
 800508a:	d1cb      	bne.n	8005024 <quorem+0x9c>
 800508c:	3c01      	subs	r4, #1
 800508e:	e7c6      	b.n	800501e <quorem+0x96>
 8005090:	6812      	ldr	r2, [r2, #0]
 8005092:	3b04      	subs	r3, #4
 8005094:	2a00      	cmp	r2, #0
 8005096:	d1f0      	bne.n	800507a <quorem+0xf2>
 8005098:	3c01      	subs	r4, #1
 800509a:	e7eb      	b.n	8005074 <quorem+0xec>
 800509c:	2000      	movs	r0, #0
 800509e:	e7ee      	b.n	800507e <quorem+0xf6>

080050a0 <_dtoa_r>:
 80050a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a4:	4616      	mov	r6, r2
 80050a6:	461f      	mov	r7, r3
 80050a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80050aa:	b099      	sub	sp, #100	; 0x64
 80050ac:	4605      	mov	r5, r0
 80050ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80050b2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80050b6:	b974      	cbnz	r4, 80050d6 <_dtoa_r+0x36>
 80050b8:	2010      	movs	r0, #16
 80050ba:	f7ff f9d3 	bl	8004464 <malloc>
 80050be:	4602      	mov	r2, r0
 80050c0:	6268      	str	r0, [r5, #36]	; 0x24
 80050c2:	b920      	cbnz	r0, 80050ce <_dtoa_r+0x2e>
 80050c4:	21ea      	movs	r1, #234	; 0xea
 80050c6:	4ba8      	ldr	r3, [pc, #672]	; (8005368 <_dtoa_r+0x2c8>)
 80050c8:	48a8      	ldr	r0, [pc, #672]	; (800536c <_dtoa_r+0x2cc>)
 80050ca:	f001 fae7 	bl	800669c <__assert_func>
 80050ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80050d2:	6004      	str	r4, [r0, #0]
 80050d4:	60c4      	str	r4, [r0, #12]
 80050d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	b151      	cbz	r1, 80050f2 <_dtoa_r+0x52>
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	2301      	movs	r3, #1
 80050e0:	4093      	lsls	r3, r2
 80050e2:	604a      	str	r2, [r1, #4]
 80050e4:	608b      	str	r3, [r1, #8]
 80050e6:	4628      	mov	r0, r5
 80050e8:	f000 fe26 	bl	8005d38 <_Bfree>
 80050ec:	2200      	movs	r2, #0
 80050ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	1e3b      	subs	r3, r7, #0
 80050f4:	bfaf      	iteee	ge
 80050f6:	2300      	movge	r3, #0
 80050f8:	2201      	movlt	r2, #1
 80050fa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80050fe:	9305      	strlt	r3, [sp, #20]
 8005100:	bfa8      	it	ge
 8005102:	f8c8 3000 	strge.w	r3, [r8]
 8005106:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800510a:	4b99      	ldr	r3, [pc, #612]	; (8005370 <_dtoa_r+0x2d0>)
 800510c:	bfb8      	it	lt
 800510e:	f8c8 2000 	strlt.w	r2, [r8]
 8005112:	ea33 0309 	bics.w	r3, r3, r9
 8005116:	d119      	bne.n	800514c <_dtoa_r+0xac>
 8005118:	f242 730f 	movw	r3, #9999	; 0x270f
 800511c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005124:	4333      	orrs	r3, r6
 8005126:	f000 857f 	beq.w	8005c28 <_dtoa_r+0xb88>
 800512a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800512c:	b953      	cbnz	r3, 8005144 <_dtoa_r+0xa4>
 800512e:	4b91      	ldr	r3, [pc, #580]	; (8005374 <_dtoa_r+0x2d4>)
 8005130:	e022      	b.n	8005178 <_dtoa_r+0xd8>
 8005132:	4b91      	ldr	r3, [pc, #580]	; (8005378 <_dtoa_r+0x2d8>)
 8005134:	9303      	str	r3, [sp, #12]
 8005136:	3308      	adds	r3, #8
 8005138:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800513a:	6013      	str	r3, [r2, #0]
 800513c:	9803      	ldr	r0, [sp, #12]
 800513e:	b019      	add	sp, #100	; 0x64
 8005140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005144:	4b8b      	ldr	r3, [pc, #556]	; (8005374 <_dtoa_r+0x2d4>)
 8005146:	9303      	str	r3, [sp, #12]
 8005148:	3303      	adds	r3, #3
 800514a:	e7f5      	b.n	8005138 <_dtoa_r+0x98>
 800514c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005150:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005154:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005158:	2200      	movs	r2, #0
 800515a:	2300      	movs	r3, #0
 800515c:	f7fb fc94 	bl	8000a88 <__aeabi_dcmpeq>
 8005160:	4680      	mov	r8, r0
 8005162:	b158      	cbz	r0, 800517c <_dtoa_r+0xdc>
 8005164:	2301      	movs	r3, #1
 8005166:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 8558 	beq.w	8005c22 <_dtoa_r+0xb82>
 8005172:	4882      	ldr	r0, [pc, #520]	; (800537c <_dtoa_r+0x2dc>)
 8005174:	6018      	str	r0, [r3, #0]
 8005176:	1e43      	subs	r3, r0, #1
 8005178:	9303      	str	r3, [sp, #12]
 800517a:	e7df      	b.n	800513c <_dtoa_r+0x9c>
 800517c:	ab16      	add	r3, sp, #88	; 0x58
 800517e:	9301      	str	r3, [sp, #4]
 8005180:	ab17      	add	r3, sp, #92	; 0x5c
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	4628      	mov	r0, r5
 8005186:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800518a:	f001 f8bb 	bl	8006304 <__d2b>
 800518e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005192:	4683      	mov	fp, r0
 8005194:	2c00      	cmp	r4, #0
 8005196:	d07f      	beq.n	8005298 <_dtoa_r+0x1f8>
 8005198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800519c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800519e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80051a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80051aa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80051ae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80051b2:	2200      	movs	r2, #0
 80051b4:	4b72      	ldr	r3, [pc, #456]	; (8005380 <_dtoa_r+0x2e0>)
 80051b6:	f7fb f847 	bl	8000248 <__aeabi_dsub>
 80051ba:	a365      	add	r3, pc, #404	; (adr r3, 8005350 <_dtoa_r+0x2b0>)
 80051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c0:	f7fb f9fa 	bl	80005b8 <__aeabi_dmul>
 80051c4:	a364      	add	r3, pc, #400	; (adr r3, 8005358 <_dtoa_r+0x2b8>)
 80051c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ca:	f7fb f83f 	bl	800024c <__adddf3>
 80051ce:	4606      	mov	r6, r0
 80051d0:	4620      	mov	r0, r4
 80051d2:	460f      	mov	r7, r1
 80051d4:	f7fb f986 	bl	80004e4 <__aeabi_i2d>
 80051d8:	a361      	add	r3, pc, #388	; (adr r3, 8005360 <_dtoa_r+0x2c0>)
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	f7fb f9eb 	bl	80005b8 <__aeabi_dmul>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4630      	mov	r0, r6
 80051e8:	4639      	mov	r1, r7
 80051ea:	f7fb f82f 	bl	800024c <__adddf3>
 80051ee:	4606      	mov	r6, r0
 80051f0:	460f      	mov	r7, r1
 80051f2:	f7fb fc91 	bl	8000b18 <__aeabi_d2iz>
 80051f6:	2200      	movs	r2, #0
 80051f8:	4682      	mov	sl, r0
 80051fa:	2300      	movs	r3, #0
 80051fc:	4630      	mov	r0, r6
 80051fe:	4639      	mov	r1, r7
 8005200:	f7fb fc4c 	bl	8000a9c <__aeabi_dcmplt>
 8005204:	b148      	cbz	r0, 800521a <_dtoa_r+0x17a>
 8005206:	4650      	mov	r0, sl
 8005208:	f7fb f96c 	bl	80004e4 <__aeabi_i2d>
 800520c:	4632      	mov	r2, r6
 800520e:	463b      	mov	r3, r7
 8005210:	f7fb fc3a 	bl	8000a88 <__aeabi_dcmpeq>
 8005214:	b908      	cbnz	r0, 800521a <_dtoa_r+0x17a>
 8005216:	f10a 3aff 	add.w	sl, sl, #4294967295
 800521a:	f1ba 0f16 	cmp.w	sl, #22
 800521e:	d858      	bhi.n	80052d2 <_dtoa_r+0x232>
 8005220:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005224:	4b57      	ldr	r3, [pc, #348]	; (8005384 <_dtoa_r+0x2e4>)
 8005226:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800522a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522e:	f7fb fc35 	bl	8000a9c <__aeabi_dcmplt>
 8005232:	2800      	cmp	r0, #0
 8005234:	d04f      	beq.n	80052d6 <_dtoa_r+0x236>
 8005236:	2300      	movs	r3, #0
 8005238:	f10a 3aff 	add.w	sl, sl, #4294967295
 800523c:	930f      	str	r3, [sp, #60]	; 0x3c
 800523e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005240:	1b1c      	subs	r4, r3, r4
 8005242:	1e63      	subs	r3, r4, #1
 8005244:	9309      	str	r3, [sp, #36]	; 0x24
 8005246:	bf49      	itett	mi
 8005248:	f1c4 0301 	rsbmi	r3, r4, #1
 800524c:	2300      	movpl	r3, #0
 800524e:	9306      	strmi	r3, [sp, #24]
 8005250:	2300      	movmi	r3, #0
 8005252:	bf54      	ite	pl
 8005254:	9306      	strpl	r3, [sp, #24]
 8005256:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005258:	f1ba 0f00 	cmp.w	sl, #0
 800525c:	db3d      	blt.n	80052da <_dtoa_r+0x23a>
 800525e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005260:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005264:	4453      	add	r3, sl
 8005266:	9309      	str	r3, [sp, #36]	; 0x24
 8005268:	2300      	movs	r3, #0
 800526a:	930a      	str	r3, [sp, #40]	; 0x28
 800526c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800526e:	2b09      	cmp	r3, #9
 8005270:	f200 808c 	bhi.w	800538c <_dtoa_r+0x2ec>
 8005274:	2b05      	cmp	r3, #5
 8005276:	bfc4      	itt	gt
 8005278:	3b04      	subgt	r3, #4
 800527a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800527c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800527e:	bfc8      	it	gt
 8005280:	2400      	movgt	r4, #0
 8005282:	f1a3 0302 	sub.w	r3, r3, #2
 8005286:	bfd8      	it	le
 8005288:	2401      	movle	r4, #1
 800528a:	2b03      	cmp	r3, #3
 800528c:	f200 808a 	bhi.w	80053a4 <_dtoa_r+0x304>
 8005290:	e8df f003 	tbb	[pc, r3]
 8005294:	5b4d4f2d 	.word	0x5b4d4f2d
 8005298:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800529c:	441c      	add	r4, r3
 800529e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	bfc3      	ittte	gt
 80052a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80052aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80052ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80052b2:	f1c3 0320 	rsble	r3, r3, #32
 80052b6:	bfc6      	itte	gt
 80052b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80052bc:	4318      	orrgt	r0, r3
 80052be:	fa06 f003 	lslle.w	r0, r6, r3
 80052c2:	f7fb f8ff 	bl	80004c4 <__aeabi_ui2d>
 80052c6:	2301      	movs	r3, #1
 80052c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80052cc:	3c01      	subs	r4, #1
 80052ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80052d0:	e76f      	b.n	80051b2 <_dtoa_r+0x112>
 80052d2:	2301      	movs	r3, #1
 80052d4:	e7b2      	b.n	800523c <_dtoa_r+0x19c>
 80052d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80052d8:	e7b1      	b.n	800523e <_dtoa_r+0x19e>
 80052da:	9b06      	ldr	r3, [sp, #24]
 80052dc:	eba3 030a 	sub.w	r3, r3, sl
 80052e0:	9306      	str	r3, [sp, #24]
 80052e2:	f1ca 0300 	rsb	r3, sl, #0
 80052e6:	930a      	str	r3, [sp, #40]	; 0x28
 80052e8:	2300      	movs	r3, #0
 80052ea:	930e      	str	r3, [sp, #56]	; 0x38
 80052ec:	e7be      	b.n	800526c <_dtoa_r+0x1cc>
 80052ee:	2300      	movs	r3, #0
 80052f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80052f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	dc58      	bgt.n	80053aa <_dtoa_r+0x30a>
 80052f8:	f04f 0901 	mov.w	r9, #1
 80052fc:	464b      	mov	r3, r9
 80052fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8005302:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005306:	2200      	movs	r2, #0
 8005308:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800530a:	6042      	str	r2, [r0, #4]
 800530c:	2204      	movs	r2, #4
 800530e:	f102 0614 	add.w	r6, r2, #20
 8005312:	429e      	cmp	r6, r3
 8005314:	6841      	ldr	r1, [r0, #4]
 8005316:	d94e      	bls.n	80053b6 <_dtoa_r+0x316>
 8005318:	4628      	mov	r0, r5
 800531a:	f000 fccd 	bl	8005cb8 <_Balloc>
 800531e:	9003      	str	r0, [sp, #12]
 8005320:	2800      	cmp	r0, #0
 8005322:	d14c      	bne.n	80053be <_dtoa_r+0x31e>
 8005324:	4602      	mov	r2, r0
 8005326:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800532a:	4b17      	ldr	r3, [pc, #92]	; (8005388 <_dtoa_r+0x2e8>)
 800532c:	e6cc      	b.n	80050c8 <_dtoa_r+0x28>
 800532e:	2301      	movs	r3, #1
 8005330:	e7de      	b.n	80052f0 <_dtoa_r+0x250>
 8005332:	2300      	movs	r3, #0
 8005334:	930b      	str	r3, [sp, #44]	; 0x2c
 8005336:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005338:	eb0a 0903 	add.w	r9, sl, r3
 800533c:	f109 0301 	add.w	r3, r9, #1
 8005340:	2b01      	cmp	r3, #1
 8005342:	9308      	str	r3, [sp, #32]
 8005344:	bfb8      	it	lt
 8005346:	2301      	movlt	r3, #1
 8005348:	e7dd      	b.n	8005306 <_dtoa_r+0x266>
 800534a:	2301      	movs	r3, #1
 800534c:	e7f2      	b.n	8005334 <_dtoa_r+0x294>
 800534e:	bf00      	nop
 8005350:	636f4361 	.word	0x636f4361
 8005354:	3fd287a7 	.word	0x3fd287a7
 8005358:	8b60c8b3 	.word	0x8b60c8b3
 800535c:	3fc68a28 	.word	0x3fc68a28
 8005360:	509f79fb 	.word	0x509f79fb
 8005364:	3fd34413 	.word	0x3fd34413
 8005368:	0800790d 	.word	0x0800790d
 800536c:	08007924 	.word	0x08007924
 8005370:	7ff00000 	.word	0x7ff00000
 8005374:	08007909 	.word	0x08007909
 8005378:	08007900 	.word	0x08007900
 800537c:	080078dd 	.word	0x080078dd
 8005380:	3ff80000 	.word	0x3ff80000
 8005384:	08007a18 	.word	0x08007a18
 8005388:	0800797f 	.word	0x0800797f
 800538c:	2401      	movs	r4, #1
 800538e:	2300      	movs	r3, #0
 8005390:	940b      	str	r4, [sp, #44]	; 0x2c
 8005392:	9322      	str	r3, [sp, #136]	; 0x88
 8005394:	f04f 39ff 	mov.w	r9, #4294967295
 8005398:	2200      	movs	r2, #0
 800539a:	2312      	movs	r3, #18
 800539c:	f8cd 9020 	str.w	r9, [sp, #32]
 80053a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80053a2:	e7b0      	b.n	8005306 <_dtoa_r+0x266>
 80053a4:	2301      	movs	r3, #1
 80053a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80053a8:	e7f4      	b.n	8005394 <_dtoa_r+0x2f4>
 80053aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80053ae:	464b      	mov	r3, r9
 80053b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80053b4:	e7a7      	b.n	8005306 <_dtoa_r+0x266>
 80053b6:	3101      	adds	r1, #1
 80053b8:	6041      	str	r1, [r0, #4]
 80053ba:	0052      	lsls	r2, r2, #1
 80053bc:	e7a7      	b.n	800530e <_dtoa_r+0x26e>
 80053be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80053c0:	9a03      	ldr	r2, [sp, #12]
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	9b08      	ldr	r3, [sp, #32]
 80053c6:	2b0e      	cmp	r3, #14
 80053c8:	f200 80a8 	bhi.w	800551c <_dtoa_r+0x47c>
 80053cc:	2c00      	cmp	r4, #0
 80053ce:	f000 80a5 	beq.w	800551c <_dtoa_r+0x47c>
 80053d2:	f1ba 0f00 	cmp.w	sl, #0
 80053d6:	dd34      	ble.n	8005442 <_dtoa_r+0x3a2>
 80053d8:	4a9a      	ldr	r2, [pc, #616]	; (8005644 <_dtoa_r+0x5a4>)
 80053da:	f00a 030f 	and.w	r3, sl, #15
 80053de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80053e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80053e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80053ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80053f2:	d016      	beq.n	8005422 <_dtoa_r+0x382>
 80053f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80053f8:	4b93      	ldr	r3, [pc, #588]	; (8005648 <_dtoa_r+0x5a8>)
 80053fa:	2703      	movs	r7, #3
 80053fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005400:	f7fb fa04 	bl	800080c <__aeabi_ddiv>
 8005404:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005408:	f004 040f 	and.w	r4, r4, #15
 800540c:	4e8e      	ldr	r6, [pc, #568]	; (8005648 <_dtoa_r+0x5a8>)
 800540e:	b954      	cbnz	r4, 8005426 <_dtoa_r+0x386>
 8005410:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005418:	f7fb f9f8 	bl	800080c <__aeabi_ddiv>
 800541c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005420:	e029      	b.n	8005476 <_dtoa_r+0x3d6>
 8005422:	2702      	movs	r7, #2
 8005424:	e7f2      	b.n	800540c <_dtoa_r+0x36c>
 8005426:	07e1      	lsls	r1, r4, #31
 8005428:	d508      	bpl.n	800543c <_dtoa_r+0x39c>
 800542a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800542e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005432:	f7fb f8c1 	bl	80005b8 <__aeabi_dmul>
 8005436:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800543a:	3701      	adds	r7, #1
 800543c:	1064      	asrs	r4, r4, #1
 800543e:	3608      	adds	r6, #8
 8005440:	e7e5      	b.n	800540e <_dtoa_r+0x36e>
 8005442:	f000 80a5 	beq.w	8005590 <_dtoa_r+0x4f0>
 8005446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800544a:	f1ca 0400 	rsb	r4, sl, #0
 800544e:	4b7d      	ldr	r3, [pc, #500]	; (8005644 <_dtoa_r+0x5a4>)
 8005450:	f004 020f 	and.w	r2, r4, #15
 8005454:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545c:	f7fb f8ac 	bl	80005b8 <__aeabi_dmul>
 8005460:	2702      	movs	r7, #2
 8005462:	2300      	movs	r3, #0
 8005464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005468:	4e77      	ldr	r6, [pc, #476]	; (8005648 <_dtoa_r+0x5a8>)
 800546a:	1124      	asrs	r4, r4, #4
 800546c:	2c00      	cmp	r4, #0
 800546e:	f040 8084 	bne.w	800557a <_dtoa_r+0x4da>
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1d2      	bne.n	800541c <_dtoa_r+0x37c>
 8005476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 808b 	beq.w	8005594 <_dtoa_r+0x4f4>
 800547e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005482:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005486:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800548a:	2200      	movs	r2, #0
 800548c:	4b6f      	ldr	r3, [pc, #444]	; (800564c <_dtoa_r+0x5ac>)
 800548e:	f7fb fb05 	bl	8000a9c <__aeabi_dcmplt>
 8005492:	2800      	cmp	r0, #0
 8005494:	d07e      	beq.n	8005594 <_dtoa_r+0x4f4>
 8005496:	9b08      	ldr	r3, [sp, #32]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d07b      	beq.n	8005594 <_dtoa_r+0x4f4>
 800549c:	f1b9 0f00 	cmp.w	r9, #0
 80054a0:	dd38      	ble.n	8005514 <_dtoa_r+0x474>
 80054a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054a6:	2200      	movs	r2, #0
 80054a8:	4b69      	ldr	r3, [pc, #420]	; (8005650 <_dtoa_r+0x5b0>)
 80054aa:	f7fb f885 	bl	80005b8 <__aeabi_dmul>
 80054ae:	464c      	mov	r4, r9
 80054b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054b4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80054b8:	3701      	adds	r7, #1
 80054ba:	4638      	mov	r0, r7
 80054bc:	f7fb f812 	bl	80004e4 <__aeabi_i2d>
 80054c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054c4:	f7fb f878 	bl	80005b8 <__aeabi_dmul>
 80054c8:	2200      	movs	r2, #0
 80054ca:	4b62      	ldr	r3, [pc, #392]	; (8005654 <_dtoa_r+0x5b4>)
 80054cc:	f7fa febe 	bl	800024c <__adddf3>
 80054d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80054d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054d8:	9611      	str	r6, [sp, #68]	; 0x44
 80054da:	2c00      	cmp	r4, #0
 80054dc:	d15d      	bne.n	800559a <_dtoa_r+0x4fa>
 80054de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054e2:	2200      	movs	r2, #0
 80054e4:	4b5c      	ldr	r3, [pc, #368]	; (8005658 <_dtoa_r+0x5b8>)
 80054e6:	f7fa feaf 	bl	8000248 <__aeabi_dsub>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054f2:	4633      	mov	r3, r6
 80054f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80054f6:	f7fb faef 	bl	8000ad8 <__aeabi_dcmpgt>
 80054fa:	2800      	cmp	r0, #0
 80054fc:	f040 829c 	bne.w	8005a38 <_dtoa_r+0x998>
 8005500:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005506:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800550a:	f7fb fac7 	bl	8000a9c <__aeabi_dcmplt>
 800550e:	2800      	cmp	r0, #0
 8005510:	f040 8290 	bne.w	8005a34 <_dtoa_r+0x994>
 8005514:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005518:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800551c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800551e:	2b00      	cmp	r3, #0
 8005520:	f2c0 8152 	blt.w	80057c8 <_dtoa_r+0x728>
 8005524:	f1ba 0f0e 	cmp.w	sl, #14
 8005528:	f300 814e 	bgt.w	80057c8 <_dtoa_r+0x728>
 800552c:	4b45      	ldr	r3, [pc, #276]	; (8005644 <_dtoa_r+0x5a4>)
 800552e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005532:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005536:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800553a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800553c:	2b00      	cmp	r3, #0
 800553e:	f280 80db 	bge.w	80056f8 <_dtoa_r+0x658>
 8005542:	9b08      	ldr	r3, [sp, #32]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f300 80d7 	bgt.w	80056f8 <_dtoa_r+0x658>
 800554a:	f040 8272 	bne.w	8005a32 <_dtoa_r+0x992>
 800554e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005552:	2200      	movs	r2, #0
 8005554:	4b40      	ldr	r3, [pc, #256]	; (8005658 <_dtoa_r+0x5b8>)
 8005556:	f7fb f82f 	bl	80005b8 <__aeabi_dmul>
 800555a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800555e:	f7fb fab1 	bl	8000ac4 <__aeabi_dcmpge>
 8005562:	9c08      	ldr	r4, [sp, #32]
 8005564:	4626      	mov	r6, r4
 8005566:	2800      	cmp	r0, #0
 8005568:	f040 8248 	bne.w	80059fc <_dtoa_r+0x95c>
 800556c:	2331      	movs	r3, #49	; 0x31
 800556e:	9f03      	ldr	r7, [sp, #12]
 8005570:	f10a 0a01 	add.w	sl, sl, #1
 8005574:	f807 3b01 	strb.w	r3, [r7], #1
 8005578:	e244      	b.n	8005a04 <_dtoa_r+0x964>
 800557a:	07e2      	lsls	r2, r4, #31
 800557c:	d505      	bpl.n	800558a <_dtoa_r+0x4ea>
 800557e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005582:	f7fb f819 	bl	80005b8 <__aeabi_dmul>
 8005586:	2301      	movs	r3, #1
 8005588:	3701      	adds	r7, #1
 800558a:	1064      	asrs	r4, r4, #1
 800558c:	3608      	adds	r6, #8
 800558e:	e76d      	b.n	800546c <_dtoa_r+0x3cc>
 8005590:	2702      	movs	r7, #2
 8005592:	e770      	b.n	8005476 <_dtoa_r+0x3d6>
 8005594:	46d0      	mov	r8, sl
 8005596:	9c08      	ldr	r4, [sp, #32]
 8005598:	e78f      	b.n	80054ba <_dtoa_r+0x41a>
 800559a:	9903      	ldr	r1, [sp, #12]
 800559c:	4b29      	ldr	r3, [pc, #164]	; (8005644 <_dtoa_r+0x5a4>)
 800559e:	4421      	add	r1, r4
 80055a0:	9112      	str	r1, [sp, #72]	; 0x48
 80055a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80055a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80055ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055b0:	2900      	cmp	r1, #0
 80055b2:	d055      	beq.n	8005660 <_dtoa_r+0x5c0>
 80055b4:	2000      	movs	r0, #0
 80055b6:	4929      	ldr	r1, [pc, #164]	; (800565c <_dtoa_r+0x5bc>)
 80055b8:	f7fb f928 	bl	800080c <__aeabi_ddiv>
 80055bc:	463b      	mov	r3, r7
 80055be:	4632      	mov	r2, r6
 80055c0:	f7fa fe42 	bl	8000248 <__aeabi_dsub>
 80055c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80055c8:	9f03      	ldr	r7, [sp, #12]
 80055ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055ce:	f7fb faa3 	bl	8000b18 <__aeabi_d2iz>
 80055d2:	4604      	mov	r4, r0
 80055d4:	f7fa ff86 	bl	80004e4 <__aeabi_i2d>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055e0:	f7fa fe32 	bl	8000248 <__aeabi_dsub>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	3430      	adds	r4, #48	; 0x30
 80055ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80055ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80055f2:	f807 4b01 	strb.w	r4, [r7], #1
 80055f6:	f7fb fa51 	bl	8000a9c <__aeabi_dcmplt>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d174      	bne.n	80056e8 <_dtoa_r+0x648>
 80055fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005602:	2000      	movs	r0, #0
 8005604:	4911      	ldr	r1, [pc, #68]	; (800564c <_dtoa_r+0x5ac>)
 8005606:	f7fa fe1f 	bl	8000248 <__aeabi_dsub>
 800560a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800560e:	f7fb fa45 	bl	8000a9c <__aeabi_dcmplt>
 8005612:	2800      	cmp	r0, #0
 8005614:	f040 80b7 	bne.w	8005786 <_dtoa_r+0x6e6>
 8005618:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800561a:	429f      	cmp	r7, r3
 800561c:	f43f af7a 	beq.w	8005514 <_dtoa_r+0x474>
 8005620:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005624:	2200      	movs	r2, #0
 8005626:	4b0a      	ldr	r3, [pc, #40]	; (8005650 <_dtoa_r+0x5b0>)
 8005628:	f7fa ffc6 	bl	80005b8 <__aeabi_dmul>
 800562c:	2200      	movs	r2, #0
 800562e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005636:	4b06      	ldr	r3, [pc, #24]	; (8005650 <_dtoa_r+0x5b0>)
 8005638:	f7fa ffbe 	bl	80005b8 <__aeabi_dmul>
 800563c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005640:	e7c3      	b.n	80055ca <_dtoa_r+0x52a>
 8005642:	bf00      	nop
 8005644:	08007a18 	.word	0x08007a18
 8005648:	080079f0 	.word	0x080079f0
 800564c:	3ff00000 	.word	0x3ff00000
 8005650:	40240000 	.word	0x40240000
 8005654:	401c0000 	.word	0x401c0000
 8005658:	40140000 	.word	0x40140000
 800565c:	3fe00000 	.word	0x3fe00000
 8005660:	4630      	mov	r0, r6
 8005662:	4639      	mov	r1, r7
 8005664:	f7fa ffa8 	bl	80005b8 <__aeabi_dmul>
 8005668:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800566a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800566e:	9c03      	ldr	r4, [sp, #12]
 8005670:	9314      	str	r3, [sp, #80]	; 0x50
 8005672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005676:	f7fb fa4f 	bl	8000b18 <__aeabi_d2iz>
 800567a:	9015      	str	r0, [sp, #84]	; 0x54
 800567c:	f7fa ff32 	bl	80004e4 <__aeabi_i2d>
 8005680:	4602      	mov	r2, r0
 8005682:	460b      	mov	r3, r1
 8005684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005688:	f7fa fdde 	bl	8000248 <__aeabi_dsub>
 800568c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800568e:	4606      	mov	r6, r0
 8005690:	3330      	adds	r3, #48	; 0x30
 8005692:	f804 3b01 	strb.w	r3, [r4], #1
 8005696:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005698:	460f      	mov	r7, r1
 800569a:	429c      	cmp	r4, r3
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	d124      	bne.n	80056ec <_dtoa_r+0x64c>
 80056a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056a6:	4bb0      	ldr	r3, [pc, #704]	; (8005968 <_dtoa_r+0x8c8>)
 80056a8:	f7fa fdd0 	bl	800024c <__adddf3>
 80056ac:	4602      	mov	r2, r0
 80056ae:	460b      	mov	r3, r1
 80056b0:	4630      	mov	r0, r6
 80056b2:	4639      	mov	r1, r7
 80056b4:	f7fb fa10 	bl	8000ad8 <__aeabi_dcmpgt>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	d163      	bne.n	8005784 <_dtoa_r+0x6e4>
 80056bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80056c0:	2000      	movs	r0, #0
 80056c2:	49a9      	ldr	r1, [pc, #676]	; (8005968 <_dtoa_r+0x8c8>)
 80056c4:	f7fa fdc0 	bl	8000248 <__aeabi_dsub>
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	4630      	mov	r0, r6
 80056ce:	4639      	mov	r1, r7
 80056d0:	f7fb f9e4 	bl	8000a9c <__aeabi_dcmplt>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	f43f af1d 	beq.w	8005514 <_dtoa_r+0x474>
 80056da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80056dc:	1e7b      	subs	r3, r7, #1
 80056de:	9314      	str	r3, [sp, #80]	; 0x50
 80056e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80056e4:	2b30      	cmp	r3, #48	; 0x30
 80056e6:	d0f8      	beq.n	80056da <_dtoa_r+0x63a>
 80056e8:	46c2      	mov	sl, r8
 80056ea:	e03b      	b.n	8005764 <_dtoa_r+0x6c4>
 80056ec:	4b9f      	ldr	r3, [pc, #636]	; (800596c <_dtoa_r+0x8cc>)
 80056ee:	f7fa ff63 	bl	80005b8 <__aeabi_dmul>
 80056f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056f6:	e7bc      	b.n	8005672 <_dtoa_r+0x5d2>
 80056f8:	9f03      	ldr	r7, [sp, #12]
 80056fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80056fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005702:	4640      	mov	r0, r8
 8005704:	4649      	mov	r1, r9
 8005706:	f7fb f881 	bl	800080c <__aeabi_ddiv>
 800570a:	f7fb fa05 	bl	8000b18 <__aeabi_d2iz>
 800570e:	4604      	mov	r4, r0
 8005710:	f7fa fee8 	bl	80004e4 <__aeabi_i2d>
 8005714:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005718:	f7fa ff4e 	bl	80005b8 <__aeabi_dmul>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4640      	mov	r0, r8
 8005722:	4649      	mov	r1, r9
 8005724:	f7fa fd90 	bl	8000248 <__aeabi_dsub>
 8005728:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800572c:	f807 6b01 	strb.w	r6, [r7], #1
 8005730:	9e03      	ldr	r6, [sp, #12]
 8005732:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005736:	1bbe      	subs	r6, r7, r6
 8005738:	45b4      	cmp	ip, r6
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	d136      	bne.n	80057ae <_dtoa_r+0x70e>
 8005740:	f7fa fd84 	bl	800024c <__adddf3>
 8005744:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005748:	4680      	mov	r8, r0
 800574a:	4689      	mov	r9, r1
 800574c:	f7fb f9c4 	bl	8000ad8 <__aeabi_dcmpgt>
 8005750:	bb58      	cbnz	r0, 80057aa <_dtoa_r+0x70a>
 8005752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005756:	4640      	mov	r0, r8
 8005758:	4649      	mov	r1, r9
 800575a:	f7fb f995 	bl	8000a88 <__aeabi_dcmpeq>
 800575e:	b108      	cbz	r0, 8005764 <_dtoa_r+0x6c4>
 8005760:	07e1      	lsls	r1, r4, #31
 8005762:	d422      	bmi.n	80057aa <_dtoa_r+0x70a>
 8005764:	4628      	mov	r0, r5
 8005766:	4659      	mov	r1, fp
 8005768:	f000 fae6 	bl	8005d38 <_Bfree>
 800576c:	2300      	movs	r3, #0
 800576e:	703b      	strb	r3, [r7, #0]
 8005770:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005772:	f10a 0001 	add.w	r0, sl, #1
 8005776:	6018      	str	r0, [r3, #0]
 8005778:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800577a:	2b00      	cmp	r3, #0
 800577c:	f43f acde 	beq.w	800513c <_dtoa_r+0x9c>
 8005780:	601f      	str	r7, [r3, #0]
 8005782:	e4db      	b.n	800513c <_dtoa_r+0x9c>
 8005784:	4627      	mov	r7, r4
 8005786:	463b      	mov	r3, r7
 8005788:	461f      	mov	r7, r3
 800578a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800578e:	2a39      	cmp	r2, #57	; 0x39
 8005790:	d107      	bne.n	80057a2 <_dtoa_r+0x702>
 8005792:	9a03      	ldr	r2, [sp, #12]
 8005794:	429a      	cmp	r2, r3
 8005796:	d1f7      	bne.n	8005788 <_dtoa_r+0x6e8>
 8005798:	2230      	movs	r2, #48	; 0x30
 800579a:	9903      	ldr	r1, [sp, #12]
 800579c:	f108 0801 	add.w	r8, r8, #1
 80057a0:	700a      	strb	r2, [r1, #0]
 80057a2:	781a      	ldrb	r2, [r3, #0]
 80057a4:	3201      	adds	r2, #1
 80057a6:	701a      	strb	r2, [r3, #0]
 80057a8:	e79e      	b.n	80056e8 <_dtoa_r+0x648>
 80057aa:	46d0      	mov	r8, sl
 80057ac:	e7eb      	b.n	8005786 <_dtoa_r+0x6e6>
 80057ae:	2200      	movs	r2, #0
 80057b0:	4b6e      	ldr	r3, [pc, #440]	; (800596c <_dtoa_r+0x8cc>)
 80057b2:	f7fa ff01 	bl	80005b8 <__aeabi_dmul>
 80057b6:	2200      	movs	r2, #0
 80057b8:	2300      	movs	r3, #0
 80057ba:	4680      	mov	r8, r0
 80057bc:	4689      	mov	r9, r1
 80057be:	f7fb f963 	bl	8000a88 <__aeabi_dcmpeq>
 80057c2:	2800      	cmp	r0, #0
 80057c4:	d09b      	beq.n	80056fe <_dtoa_r+0x65e>
 80057c6:	e7cd      	b.n	8005764 <_dtoa_r+0x6c4>
 80057c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057ca:	2a00      	cmp	r2, #0
 80057cc:	f000 80d0 	beq.w	8005970 <_dtoa_r+0x8d0>
 80057d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80057d2:	2a01      	cmp	r2, #1
 80057d4:	f300 80ae 	bgt.w	8005934 <_dtoa_r+0x894>
 80057d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80057da:	2a00      	cmp	r2, #0
 80057dc:	f000 80a6 	beq.w	800592c <_dtoa_r+0x88c>
 80057e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80057e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80057e6:	9f06      	ldr	r7, [sp, #24]
 80057e8:	9a06      	ldr	r2, [sp, #24]
 80057ea:	2101      	movs	r1, #1
 80057ec:	441a      	add	r2, r3
 80057ee:	9206      	str	r2, [sp, #24]
 80057f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057f2:	4628      	mov	r0, r5
 80057f4:	441a      	add	r2, r3
 80057f6:	9209      	str	r2, [sp, #36]	; 0x24
 80057f8:	f000 fb54 	bl	8005ea4 <__i2b>
 80057fc:	4606      	mov	r6, r0
 80057fe:	2f00      	cmp	r7, #0
 8005800:	dd0c      	ble.n	800581c <_dtoa_r+0x77c>
 8005802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005804:	2b00      	cmp	r3, #0
 8005806:	dd09      	ble.n	800581c <_dtoa_r+0x77c>
 8005808:	42bb      	cmp	r3, r7
 800580a:	bfa8      	it	ge
 800580c:	463b      	movge	r3, r7
 800580e:	9a06      	ldr	r2, [sp, #24]
 8005810:	1aff      	subs	r7, r7, r3
 8005812:	1ad2      	subs	r2, r2, r3
 8005814:	9206      	str	r2, [sp, #24]
 8005816:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	9309      	str	r3, [sp, #36]	; 0x24
 800581c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800581e:	b1f3      	cbz	r3, 800585e <_dtoa_r+0x7be>
 8005820:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 80a8 	beq.w	8005978 <_dtoa_r+0x8d8>
 8005828:	2c00      	cmp	r4, #0
 800582a:	dd10      	ble.n	800584e <_dtoa_r+0x7ae>
 800582c:	4631      	mov	r1, r6
 800582e:	4622      	mov	r2, r4
 8005830:	4628      	mov	r0, r5
 8005832:	f000 fbf5 	bl	8006020 <__pow5mult>
 8005836:	465a      	mov	r2, fp
 8005838:	4601      	mov	r1, r0
 800583a:	4606      	mov	r6, r0
 800583c:	4628      	mov	r0, r5
 800583e:	f000 fb47 	bl	8005ed0 <__multiply>
 8005842:	4680      	mov	r8, r0
 8005844:	4659      	mov	r1, fp
 8005846:	4628      	mov	r0, r5
 8005848:	f000 fa76 	bl	8005d38 <_Bfree>
 800584c:	46c3      	mov	fp, r8
 800584e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005850:	1b1a      	subs	r2, r3, r4
 8005852:	d004      	beq.n	800585e <_dtoa_r+0x7be>
 8005854:	4659      	mov	r1, fp
 8005856:	4628      	mov	r0, r5
 8005858:	f000 fbe2 	bl	8006020 <__pow5mult>
 800585c:	4683      	mov	fp, r0
 800585e:	2101      	movs	r1, #1
 8005860:	4628      	mov	r0, r5
 8005862:	f000 fb1f 	bl	8005ea4 <__i2b>
 8005866:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005868:	4604      	mov	r4, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	f340 8086 	ble.w	800597c <_dtoa_r+0x8dc>
 8005870:	461a      	mov	r2, r3
 8005872:	4601      	mov	r1, r0
 8005874:	4628      	mov	r0, r5
 8005876:	f000 fbd3 	bl	8006020 <__pow5mult>
 800587a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800587c:	4604      	mov	r4, r0
 800587e:	2b01      	cmp	r3, #1
 8005880:	dd7f      	ble.n	8005982 <_dtoa_r+0x8e2>
 8005882:	f04f 0800 	mov.w	r8, #0
 8005886:	6923      	ldr	r3, [r4, #16]
 8005888:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800588c:	6918      	ldr	r0, [r3, #16]
 800588e:	f000 fabb 	bl	8005e08 <__hi0bits>
 8005892:	f1c0 0020 	rsb	r0, r0, #32
 8005896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005898:	4418      	add	r0, r3
 800589a:	f010 001f 	ands.w	r0, r0, #31
 800589e:	f000 8092 	beq.w	80059c6 <_dtoa_r+0x926>
 80058a2:	f1c0 0320 	rsb	r3, r0, #32
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	f340 808a 	ble.w	80059c0 <_dtoa_r+0x920>
 80058ac:	f1c0 001c 	rsb	r0, r0, #28
 80058b0:	9b06      	ldr	r3, [sp, #24]
 80058b2:	4407      	add	r7, r0
 80058b4:	4403      	add	r3, r0
 80058b6:	9306      	str	r3, [sp, #24]
 80058b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ba:	4403      	add	r3, r0
 80058bc:	9309      	str	r3, [sp, #36]	; 0x24
 80058be:	9b06      	ldr	r3, [sp, #24]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	dd05      	ble.n	80058d0 <_dtoa_r+0x830>
 80058c4:	4659      	mov	r1, fp
 80058c6:	461a      	mov	r2, r3
 80058c8:	4628      	mov	r0, r5
 80058ca:	f000 fc03 	bl	80060d4 <__lshift>
 80058ce:	4683      	mov	fp, r0
 80058d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	dd05      	ble.n	80058e2 <_dtoa_r+0x842>
 80058d6:	4621      	mov	r1, r4
 80058d8:	461a      	mov	r2, r3
 80058da:	4628      	mov	r0, r5
 80058dc:	f000 fbfa 	bl	80060d4 <__lshift>
 80058e0:	4604      	mov	r4, r0
 80058e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d070      	beq.n	80059ca <_dtoa_r+0x92a>
 80058e8:	4621      	mov	r1, r4
 80058ea:	4658      	mov	r0, fp
 80058ec:	f000 fc62 	bl	80061b4 <__mcmp>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	da6a      	bge.n	80059ca <_dtoa_r+0x92a>
 80058f4:	2300      	movs	r3, #0
 80058f6:	4659      	mov	r1, fp
 80058f8:	220a      	movs	r2, #10
 80058fa:	4628      	mov	r0, r5
 80058fc:	f000 fa3e 	bl	8005d7c <__multadd>
 8005900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005902:	4683      	mov	fp, r0
 8005904:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8194 	beq.w	8005c36 <_dtoa_r+0xb96>
 800590e:	4631      	mov	r1, r6
 8005910:	2300      	movs	r3, #0
 8005912:	220a      	movs	r2, #10
 8005914:	4628      	mov	r0, r5
 8005916:	f000 fa31 	bl	8005d7c <__multadd>
 800591a:	f1b9 0f00 	cmp.w	r9, #0
 800591e:	4606      	mov	r6, r0
 8005920:	f300 8093 	bgt.w	8005a4a <_dtoa_r+0x9aa>
 8005924:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005926:	2b02      	cmp	r3, #2
 8005928:	dc57      	bgt.n	80059da <_dtoa_r+0x93a>
 800592a:	e08e      	b.n	8005a4a <_dtoa_r+0x9aa>
 800592c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800592e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005932:	e757      	b.n	80057e4 <_dtoa_r+0x744>
 8005934:	9b08      	ldr	r3, [sp, #32]
 8005936:	1e5c      	subs	r4, r3, #1
 8005938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800593a:	42a3      	cmp	r3, r4
 800593c:	bfb7      	itett	lt
 800593e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005940:	1b1c      	subge	r4, r3, r4
 8005942:	1ae2      	sublt	r2, r4, r3
 8005944:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005946:	bfbe      	ittt	lt
 8005948:	940a      	strlt	r4, [sp, #40]	; 0x28
 800594a:	189b      	addlt	r3, r3, r2
 800594c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800594e:	9b08      	ldr	r3, [sp, #32]
 8005950:	bfb8      	it	lt
 8005952:	2400      	movlt	r4, #0
 8005954:	2b00      	cmp	r3, #0
 8005956:	bfbb      	ittet	lt
 8005958:	9b06      	ldrlt	r3, [sp, #24]
 800595a:	9a08      	ldrlt	r2, [sp, #32]
 800595c:	9f06      	ldrge	r7, [sp, #24]
 800595e:	1a9f      	sublt	r7, r3, r2
 8005960:	bfac      	ite	ge
 8005962:	9b08      	ldrge	r3, [sp, #32]
 8005964:	2300      	movlt	r3, #0
 8005966:	e73f      	b.n	80057e8 <_dtoa_r+0x748>
 8005968:	3fe00000 	.word	0x3fe00000
 800596c:	40240000 	.word	0x40240000
 8005970:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005972:	9f06      	ldr	r7, [sp, #24]
 8005974:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005976:	e742      	b.n	80057fe <_dtoa_r+0x75e>
 8005978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800597a:	e76b      	b.n	8005854 <_dtoa_r+0x7b4>
 800597c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800597e:	2b01      	cmp	r3, #1
 8005980:	dc19      	bgt.n	80059b6 <_dtoa_r+0x916>
 8005982:	9b04      	ldr	r3, [sp, #16]
 8005984:	b9bb      	cbnz	r3, 80059b6 <_dtoa_r+0x916>
 8005986:	9b05      	ldr	r3, [sp, #20]
 8005988:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800598c:	b99b      	cbnz	r3, 80059b6 <_dtoa_r+0x916>
 800598e:	9b05      	ldr	r3, [sp, #20]
 8005990:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005994:	0d1b      	lsrs	r3, r3, #20
 8005996:	051b      	lsls	r3, r3, #20
 8005998:	b183      	cbz	r3, 80059bc <_dtoa_r+0x91c>
 800599a:	f04f 0801 	mov.w	r8, #1
 800599e:	9b06      	ldr	r3, [sp, #24]
 80059a0:	3301      	adds	r3, #1
 80059a2:	9306      	str	r3, [sp, #24]
 80059a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059a6:	3301      	adds	r3, #1
 80059a8:	9309      	str	r3, [sp, #36]	; 0x24
 80059aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f47f af6a 	bne.w	8005886 <_dtoa_r+0x7e6>
 80059b2:	2001      	movs	r0, #1
 80059b4:	e76f      	b.n	8005896 <_dtoa_r+0x7f6>
 80059b6:	f04f 0800 	mov.w	r8, #0
 80059ba:	e7f6      	b.n	80059aa <_dtoa_r+0x90a>
 80059bc:	4698      	mov	r8, r3
 80059be:	e7f4      	b.n	80059aa <_dtoa_r+0x90a>
 80059c0:	f43f af7d 	beq.w	80058be <_dtoa_r+0x81e>
 80059c4:	4618      	mov	r0, r3
 80059c6:	301c      	adds	r0, #28
 80059c8:	e772      	b.n	80058b0 <_dtoa_r+0x810>
 80059ca:	9b08      	ldr	r3, [sp, #32]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	dc36      	bgt.n	8005a3e <_dtoa_r+0x99e>
 80059d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	dd33      	ble.n	8005a3e <_dtoa_r+0x99e>
 80059d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059da:	f1b9 0f00 	cmp.w	r9, #0
 80059de:	d10d      	bne.n	80059fc <_dtoa_r+0x95c>
 80059e0:	4621      	mov	r1, r4
 80059e2:	464b      	mov	r3, r9
 80059e4:	2205      	movs	r2, #5
 80059e6:	4628      	mov	r0, r5
 80059e8:	f000 f9c8 	bl	8005d7c <__multadd>
 80059ec:	4601      	mov	r1, r0
 80059ee:	4604      	mov	r4, r0
 80059f0:	4658      	mov	r0, fp
 80059f2:	f000 fbdf 	bl	80061b4 <__mcmp>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f73f adb8 	bgt.w	800556c <_dtoa_r+0x4cc>
 80059fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059fe:	9f03      	ldr	r7, [sp, #12]
 8005a00:	ea6f 0a03 	mvn.w	sl, r3
 8005a04:	f04f 0800 	mov.w	r8, #0
 8005a08:	4621      	mov	r1, r4
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	f000 f994 	bl	8005d38 <_Bfree>
 8005a10:	2e00      	cmp	r6, #0
 8005a12:	f43f aea7 	beq.w	8005764 <_dtoa_r+0x6c4>
 8005a16:	f1b8 0f00 	cmp.w	r8, #0
 8005a1a:	d005      	beq.n	8005a28 <_dtoa_r+0x988>
 8005a1c:	45b0      	cmp	r8, r6
 8005a1e:	d003      	beq.n	8005a28 <_dtoa_r+0x988>
 8005a20:	4641      	mov	r1, r8
 8005a22:	4628      	mov	r0, r5
 8005a24:	f000 f988 	bl	8005d38 <_Bfree>
 8005a28:	4631      	mov	r1, r6
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f000 f984 	bl	8005d38 <_Bfree>
 8005a30:	e698      	b.n	8005764 <_dtoa_r+0x6c4>
 8005a32:	2400      	movs	r4, #0
 8005a34:	4626      	mov	r6, r4
 8005a36:	e7e1      	b.n	80059fc <_dtoa_r+0x95c>
 8005a38:	46c2      	mov	sl, r8
 8005a3a:	4626      	mov	r6, r4
 8005a3c:	e596      	b.n	800556c <_dtoa_r+0x4cc>
 8005a3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80fd 	beq.w	8005c44 <_dtoa_r+0xba4>
 8005a4a:	2f00      	cmp	r7, #0
 8005a4c:	dd05      	ble.n	8005a5a <_dtoa_r+0x9ba>
 8005a4e:	4631      	mov	r1, r6
 8005a50:	463a      	mov	r2, r7
 8005a52:	4628      	mov	r0, r5
 8005a54:	f000 fb3e 	bl	80060d4 <__lshift>
 8005a58:	4606      	mov	r6, r0
 8005a5a:	f1b8 0f00 	cmp.w	r8, #0
 8005a5e:	d05c      	beq.n	8005b1a <_dtoa_r+0xa7a>
 8005a60:	4628      	mov	r0, r5
 8005a62:	6871      	ldr	r1, [r6, #4]
 8005a64:	f000 f928 	bl	8005cb8 <_Balloc>
 8005a68:	4607      	mov	r7, r0
 8005a6a:	b928      	cbnz	r0, 8005a78 <_dtoa_r+0x9d8>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005a72:	4b7f      	ldr	r3, [pc, #508]	; (8005c70 <_dtoa_r+0xbd0>)
 8005a74:	f7ff bb28 	b.w	80050c8 <_dtoa_r+0x28>
 8005a78:	6932      	ldr	r2, [r6, #16]
 8005a7a:	f106 010c 	add.w	r1, r6, #12
 8005a7e:	3202      	adds	r2, #2
 8005a80:	0092      	lsls	r2, r2, #2
 8005a82:	300c      	adds	r0, #12
 8005a84:	f7fe fcf6 	bl	8004474 <memcpy>
 8005a88:	2201      	movs	r2, #1
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	f000 fb21 	bl	80060d4 <__lshift>
 8005a92:	46b0      	mov	r8, r6
 8005a94:	4606      	mov	r6, r0
 8005a96:	9b03      	ldr	r3, [sp, #12]
 8005a98:	3301      	adds	r3, #1
 8005a9a:	9308      	str	r3, [sp, #32]
 8005a9c:	9b03      	ldr	r3, [sp, #12]
 8005a9e:	444b      	add	r3, r9
 8005aa0:	930a      	str	r3, [sp, #40]	; 0x28
 8005aa2:	9b04      	ldr	r3, [sp, #16]
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8005aaa:	9b08      	ldr	r3, [sp, #32]
 8005aac:	4621      	mov	r1, r4
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	4658      	mov	r0, fp
 8005ab2:	9304      	str	r3, [sp, #16]
 8005ab4:	f7ff fa68 	bl	8004f88 <quorem>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	4641      	mov	r1, r8
 8005abc:	3330      	adds	r3, #48	; 0x30
 8005abe:	9006      	str	r0, [sp, #24]
 8005ac0:	4658      	mov	r0, fp
 8005ac2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ac4:	f000 fb76 	bl	80061b4 <__mcmp>
 8005ac8:	4632      	mov	r2, r6
 8005aca:	4681      	mov	r9, r0
 8005acc:	4621      	mov	r1, r4
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f000 fb8c 	bl	80061ec <__mdiff>
 8005ad4:	68c2      	ldr	r2, [r0, #12]
 8005ad6:	4607      	mov	r7, r0
 8005ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ada:	bb02      	cbnz	r2, 8005b1e <_dtoa_r+0xa7e>
 8005adc:	4601      	mov	r1, r0
 8005ade:	4658      	mov	r0, fp
 8005ae0:	f000 fb68 	bl	80061b4 <__mcmp>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ae8:	4639      	mov	r1, r7
 8005aea:	4628      	mov	r0, r5
 8005aec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005af0:	f000 f922 	bl	8005d38 <_Bfree>
 8005af4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005af6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005af8:	9f08      	ldr	r7, [sp, #32]
 8005afa:	ea43 0102 	orr.w	r1, r3, r2
 8005afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b00:	430b      	orrs	r3, r1
 8005b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b04:	d10d      	bne.n	8005b22 <_dtoa_r+0xa82>
 8005b06:	2b39      	cmp	r3, #57	; 0x39
 8005b08:	d029      	beq.n	8005b5e <_dtoa_r+0xabe>
 8005b0a:	f1b9 0f00 	cmp.w	r9, #0
 8005b0e:	dd01      	ble.n	8005b14 <_dtoa_r+0xa74>
 8005b10:	9b06      	ldr	r3, [sp, #24]
 8005b12:	3331      	adds	r3, #49	; 0x31
 8005b14:	9a04      	ldr	r2, [sp, #16]
 8005b16:	7013      	strb	r3, [r2, #0]
 8005b18:	e776      	b.n	8005a08 <_dtoa_r+0x968>
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	e7b9      	b.n	8005a92 <_dtoa_r+0x9f2>
 8005b1e:	2201      	movs	r2, #1
 8005b20:	e7e2      	b.n	8005ae8 <_dtoa_r+0xa48>
 8005b22:	f1b9 0f00 	cmp.w	r9, #0
 8005b26:	db06      	blt.n	8005b36 <_dtoa_r+0xa96>
 8005b28:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005b2a:	ea41 0909 	orr.w	r9, r1, r9
 8005b2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b30:	ea59 0101 	orrs.w	r1, r9, r1
 8005b34:	d120      	bne.n	8005b78 <_dtoa_r+0xad8>
 8005b36:	2a00      	cmp	r2, #0
 8005b38:	ddec      	ble.n	8005b14 <_dtoa_r+0xa74>
 8005b3a:	4659      	mov	r1, fp
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	4628      	mov	r0, r5
 8005b40:	9308      	str	r3, [sp, #32]
 8005b42:	f000 fac7 	bl	80060d4 <__lshift>
 8005b46:	4621      	mov	r1, r4
 8005b48:	4683      	mov	fp, r0
 8005b4a:	f000 fb33 	bl	80061b4 <__mcmp>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	9b08      	ldr	r3, [sp, #32]
 8005b52:	dc02      	bgt.n	8005b5a <_dtoa_r+0xaba>
 8005b54:	d1de      	bne.n	8005b14 <_dtoa_r+0xa74>
 8005b56:	07da      	lsls	r2, r3, #31
 8005b58:	d5dc      	bpl.n	8005b14 <_dtoa_r+0xa74>
 8005b5a:	2b39      	cmp	r3, #57	; 0x39
 8005b5c:	d1d8      	bne.n	8005b10 <_dtoa_r+0xa70>
 8005b5e:	2339      	movs	r3, #57	; 0x39
 8005b60:	9a04      	ldr	r2, [sp, #16]
 8005b62:	7013      	strb	r3, [r2, #0]
 8005b64:	463b      	mov	r3, r7
 8005b66:	461f      	mov	r7, r3
 8005b68:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	2a39      	cmp	r2, #57	; 0x39
 8005b70:	d050      	beq.n	8005c14 <_dtoa_r+0xb74>
 8005b72:	3201      	adds	r2, #1
 8005b74:	701a      	strb	r2, [r3, #0]
 8005b76:	e747      	b.n	8005a08 <_dtoa_r+0x968>
 8005b78:	2a00      	cmp	r2, #0
 8005b7a:	dd03      	ble.n	8005b84 <_dtoa_r+0xae4>
 8005b7c:	2b39      	cmp	r3, #57	; 0x39
 8005b7e:	d0ee      	beq.n	8005b5e <_dtoa_r+0xabe>
 8005b80:	3301      	adds	r3, #1
 8005b82:	e7c7      	b.n	8005b14 <_dtoa_r+0xa74>
 8005b84:	9a08      	ldr	r2, [sp, #32]
 8005b86:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b88:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b8c:	428a      	cmp	r2, r1
 8005b8e:	d02a      	beq.n	8005be6 <_dtoa_r+0xb46>
 8005b90:	4659      	mov	r1, fp
 8005b92:	2300      	movs	r3, #0
 8005b94:	220a      	movs	r2, #10
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 f8f0 	bl	8005d7c <__multadd>
 8005b9c:	45b0      	cmp	r8, r6
 8005b9e:	4683      	mov	fp, r0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	f04f 020a 	mov.w	r2, #10
 8005ba8:	4641      	mov	r1, r8
 8005baa:	4628      	mov	r0, r5
 8005bac:	d107      	bne.n	8005bbe <_dtoa_r+0xb1e>
 8005bae:	f000 f8e5 	bl	8005d7c <__multadd>
 8005bb2:	4680      	mov	r8, r0
 8005bb4:	4606      	mov	r6, r0
 8005bb6:	9b08      	ldr	r3, [sp, #32]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	9308      	str	r3, [sp, #32]
 8005bbc:	e775      	b.n	8005aaa <_dtoa_r+0xa0a>
 8005bbe:	f000 f8dd 	bl	8005d7c <__multadd>
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4680      	mov	r8, r0
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	220a      	movs	r2, #10
 8005bca:	4628      	mov	r0, r5
 8005bcc:	f000 f8d6 	bl	8005d7c <__multadd>
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	e7f0      	b.n	8005bb6 <_dtoa_r+0xb16>
 8005bd4:	f1b9 0f00 	cmp.w	r9, #0
 8005bd8:	bfcc      	ite	gt
 8005bda:	464f      	movgt	r7, r9
 8005bdc:	2701      	movle	r7, #1
 8005bde:	f04f 0800 	mov.w	r8, #0
 8005be2:	9a03      	ldr	r2, [sp, #12]
 8005be4:	4417      	add	r7, r2
 8005be6:	4659      	mov	r1, fp
 8005be8:	2201      	movs	r2, #1
 8005bea:	4628      	mov	r0, r5
 8005bec:	9308      	str	r3, [sp, #32]
 8005bee:	f000 fa71 	bl	80060d4 <__lshift>
 8005bf2:	4621      	mov	r1, r4
 8005bf4:	4683      	mov	fp, r0
 8005bf6:	f000 fadd 	bl	80061b4 <__mcmp>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	dcb2      	bgt.n	8005b64 <_dtoa_r+0xac4>
 8005bfe:	d102      	bne.n	8005c06 <_dtoa_r+0xb66>
 8005c00:	9b08      	ldr	r3, [sp, #32]
 8005c02:	07db      	lsls	r3, r3, #31
 8005c04:	d4ae      	bmi.n	8005b64 <_dtoa_r+0xac4>
 8005c06:	463b      	mov	r3, r7
 8005c08:	461f      	mov	r7, r3
 8005c0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c0e:	2a30      	cmp	r2, #48	; 0x30
 8005c10:	d0fa      	beq.n	8005c08 <_dtoa_r+0xb68>
 8005c12:	e6f9      	b.n	8005a08 <_dtoa_r+0x968>
 8005c14:	9a03      	ldr	r2, [sp, #12]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d1a5      	bne.n	8005b66 <_dtoa_r+0xac6>
 8005c1a:	2331      	movs	r3, #49	; 0x31
 8005c1c:	f10a 0a01 	add.w	sl, sl, #1
 8005c20:	e779      	b.n	8005b16 <_dtoa_r+0xa76>
 8005c22:	4b14      	ldr	r3, [pc, #80]	; (8005c74 <_dtoa_r+0xbd4>)
 8005c24:	f7ff baa8 	b.w	8005178 <_dtoa_r+0xd8>
 8005c28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f47f aa81 	bne.w	8005132 <_dtoa_r+0x92>
 8005c30:	4b11      	ldr	r3, [pc, #68]	; (8005c78 <_dtoa_r+0xbd8>)
 8005c32:	f7ff baa1 	b.w	8005178 <_dtoa_r+0xd8>
 8005c36:	f1b9 0f00 	cmp.w	r9, #0
 8005c3a:	dc03      	bgt.n	8005c44 <_dtoa_r+0xba4>
 8005c3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	f73f aecb 	bgt.w	80059da <_dtoa_r+0x93a>
 8005c44:	9f03      	ldr	r7, [sp, #12]
 8005c46:	4621      	mov	r1, r4
 8005c48:	4658      	mov	r0, fp
 8005c4a:	f7ff f99d 	bl	8004f88 <quorem>
 8005c4e:	9a03      	ldr	r2, [sp, #12]
 8005c50:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005c54:	f807 3b01 	strb.w	r3, [r7], #1
 8005c58:	1aba      	subs	r2, r7, r2
 8005c5a:	4591      	cmp	r9, r2
 8005c5c:	ddba      	ble.n	8005bd4 <_dtoa_r+0xb34>
 8005c5e:	4659      	mov	r1, fp
 8005c60:	2300      	movs	r3, #0
 8005c62:	220a      	movs	r2, #10
 8005c64:	4628      	mov	r0, r5
 8005c66:	f000 f889 	bl	8005d7c <__multadd>
 8005c6a:	4683      	mov	fp, r0
 8005c6c:	e7eb      	b.n	8005c46 <_dtoa_r+0xba6>
 8005c6e:	bf00      	nop
 8005c70:	0800797f 	.word	0x0800797f
 8005c74:	080078dc 	.word	0x080078dc
 8005c78:	08007900 	.word	0x08007900

08005c7c <_localeconv_r>:
 8005c7c:	4800      	ldr	r0, [pc, #0]	; (8005c80 <_localeconv_r+0x4>)
 8005c7e:	4770      	bx	lr
 8005c80:	20000164 	.word	0x20000164

08005c84 <memchr>:
 8005c84:	4603      	mov	r3, r0
 8005c86:	b510      	push	{r4, lr}
 8005c88:	b2c9      	uxtb	r1, r1
 8005c8a:	4402      	add	r2, r0
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	4618      	mov	r0, r3
 8005c90:	d101      	bne.n	8005c96 <memchr+0x12>
 8005c92:	2000      	movs	r0, #0
 8005c94:	e003      	b.n	8005c9e <memchr+0x1a>
 8005c96:	7804      	ldrb	r4, [r0, #0]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	428c      	cmp	r4, r1
 8005c9c:	d1f6      	bne.n	8005c8c <memchr+0x8>
 8005c9e:	bd10      	pop	{r4, pc}

08005ca0 <__malloc_lock>:
 8005ca0:	4801      	ldr	r0, [pc, #4]	; (8005ca8 <__malloc_lock+0x8>)
 8005ca2:	f7fc b991 	b.w	8001fc8 <__retarget_lock_acquire_recursive>
 8005ca6:	bf00      	nop
 8005ca8:	20000758 	.word	0x20000758

08005cac <__malloc_unlock>:
 8005cac:	4801      	ldr	r0, [pc, #4]	; (8005cb4 <__malloc_unlock+0x8>)
 8005cae:	f7fc b99f 	b.w	8001ff0 <__retarget_lock_release_recursive>
 8005cb2:	bf00      	nop
 8005cb4:	20000758 	.word	0x20000758

08005cb8 <_Balloc>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	460d      	mov	r5, r1
 8005cc0:	b976      	cbnz	r6, 8005ce0 <_Balloc+0x28>
 8005cc2:	2010      	movs	r0, #16
 8005cc4:	f7fe fbce 	bl	8004464 <malloc>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	6260      	str	r0, [r4, #36]	; 0x24
 8005ccc:	b920      	cbnz	r0, 8005cd8 <_Balloc+0x20>
 8005cce:	2166      	movs	r1, #102	; 0x66
 8005cd0:	4b17      	ldr	r3, [pc, #92]	; (8005d30 <_Balloc+0x78>)
 8005cd2:	4818      	ldr	r0, [pc, #96]	; (8005d34 <_Balloc+0x7c>)
 8005cd4:	f000 fce2 	bl	800669c <__assert_func>
 8005cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005cdc:	6006      	str	r6, [r0, #0]
 8005cde:	60c6      	str	r6, [r0, #12]
 8005ce0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005ce2:	68f3      	ldr	r3, [r6, #12]
 8005ce4:	b183      	cbz	r3, 8005d08 <_Balloc+0x50>
 8005ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005cee:	b9b8      	cbnz	r0, 8005d20 <_Balloc+0x68>
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	fa01 f605 	lsl.w	r6, r1, r5
 8005cf6:	1d72      	adds	r2, r6, #5
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	0092      	lsls	r2, r2, #2
 8005cfc:	f000 fb5e 	bl	80063bc <_calloc_r>
 8005d00:	b160      	cbz	r0, 8005d1c <_Balloc+0x64>
 8005d02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d06:	e00e      	b.n	8005d26 <_Balloc+0x6e>
 8005d08:	2221      	movs	r2, #33	; 0x21
 8005d0a:	2104      	movs	r1, #4
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f000 fb55 	bl	80063bc <_calloc_r>
 8005d12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d14:	60f0      	str	r0, [r6, #12]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1e4      	bne.n	8005ce6 <_Balloc+0x2e>
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	bd70      	pop	{r4, r5, r6, pc}
 8005d20:	6802      	ldr	r2, [r0, #0]
 8005d22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d26:	2300      	movs	r3, #0
 8005d28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005d2c:	e7f7      	b.n	8005d1e <_Balloc+0x66>
 8005d2e:	bf00      	nop
 8005d30:	0800790d 	.word	0x0800790d
 8005d34:	08007990 	.word	0x08007990

08005d38 <_Bfree>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d3c:	4605      	mov	r5, r0
 8005d3e:	460c      	mov	r4, r1
 8005d40:	b976      	cbnz	r6, 8005d60 <_Bfree+0x28>
 8005d42:	2010      	movs	r0, #16
 8005d44:	f7fe fb8e 	bl	8004464 <malloc>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	6268      	str	r0, [r5, #36]	; 0x24
 8005d4c:	b920      	cbnz	r0, 8005d58 <_Bfree+0x20>
 8005d4e:	218a      	movs	r1, #138	; 0x8a
 8005d50:	4b08      	ldr	r3, [pc, #32]	; (8005d74 <_Bfree+0x3c>)
 8005d52:	4809      	ldr	r0, [pc, #36]	; (8005d78 <_Bfree+0x40>)
 8005d54:	f000 fca2 	bl	800669c <__assert_func>
 8005d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d5c:	6006      	str	r6, [r0, #0]
 8005d5e:	60c6      	str	r6, [r0, #12]
 8005d60:	b13c      	cbz	r4, 8005d72 <_Bfree+0x3a>
 8005d62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d64:	6862      	ldr	r2, [r4, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d6c:	6021      	str	r1, [r4, #0]
 8005d6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005d72:	bd70      	pop	{r4, r5, r6, pc}
 8005d74:	0800790d 	.word	0x0800790d
 8005d78:	08007990 	.word	0x08007990

08005d7c <__multadd>:
 8005d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d80:	4607      	mov	r7, r0
 8005d82:	460c      	mov	r4, r1
 8005d84:	461e      	mov	r6, r3
 8005d86:	2000      	movs	r0, #0
 8005d88:	690d      	ldr	r5, [r1, #16]
 8005d8a:	f101 0c14 	add.w	ip, r1, #20
 8005d8e:	f8dc 3000 	ldr.w	r3, [ip]
 8005d92:	3001      	adds	r0, #1
 8005d94:	b299      	uxth	r1, r3
 8005d96:	fb02 6101 	mla	r1, r2, r1, r6
 8005d9a:	0c1e      	lsrs	r6, r3, #16
 8005d9c:	0c0b      	lsrs	r3, r1, #16
 8005d9e:	fb02 3306 	mla	r3, r2, r6, r3
 8005da2:	b289      	uxth	r1, r1
 8005da4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005da8:	4285      	cmp	r5, r0
 8005daa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005dae:	f84c 1b04 	str.w	r1, [ip], #4
 8005db2:	dcec      	bgt.n	8005d8e <__multadd+0x12>
 8005db4:	b30e      	cbz	r6, 8005dfa <__multadd+0x7e>
 8005db6:	68a3      	ldr	r3, [r4, #8]
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	dc19      	bgt.n	8005df0 <__multadd+0x74>
 8005dbc:	6861      	ldr	r1, [r4, #4]
 8005dbe:	4638      	mov	r0, r7
 8005dc0:	3101      	adds	r1, #1
 8005dc2:	f7ff ff79 	bl	8005cb8 <_Balloc>
 8005dc6:	4680      	mov	r8, r0
 8005dc8:	b928      	cbnz	r0, 8005dd6 <__multadd+0x5a>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	21b5      	movs	r1, #181	; 0xb5
 8005dce:	4b0c      	ldr	r3, [pc, #48]	; (8005e00 <__multadd+0x84>)
 8005dd0:	480c      	ldr	r0, [pc, #48]	; (8005e04 <__multadd+0x88>)
 8005dd2:	f000 fc63 	bl	800669c <__assert_func>
 8005dd6:	6922      	ldr	r2, [r4, #16]
 8005dd8:	f104 010c 	add.w	r1, r4, #12
 8005ddc:	3202      	adds	r2, #2
 8005dde:	0092      	lsls	r2, r2, #2
 8005de0:	300c      	adds	r0, #12
 8005de2:	f7fe fb47 	bl	8004474 <memcpy>
 8005de6:	4621      	mov	r1, r4
 8005de8:	4638      	mov	r0, r7
 8005dea:	f7ff ffa5 	bl	8005d38 <_Bfree>
 8005dee:	4644      	mov	r4, r8
 8005df0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005df4:	3501      	adds	r5, #1
 8005df6:	615e      	str	r6, [r3, #20]
 8005df8:	6125      	str	r5, [r4, #16]
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e00:	0800797f 	.word	0x0800797f
 8005e04:	08007990 	.word	0x08007990

08005e08 <__hi0bits>:
 8005e08:	0c02      	lsrs	r2, r0, #16
 8005e0a:	0412      	lsls	r2, r2, #16
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	b9ca      	cbnz	r2, 8005e44 <__hi0bits+0x3c>
 8005e10:	0403      	lsls	r3, r0, #16
 8005e12:	2010      	movs	r0, #16
 8005e14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005e18:	bf04      	itt	eq
 8005e1a:	021b      	lsleq	r3, r3, #8
 8005e1c:	3008      	addeq	r0, #8
 8005e1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005e22:	bf04      	itt	eq
 8005e24:	011b      	lsleq	r3, r3, #4
 8005e26:	3004      	addeq	r0, #4
 8005e28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005e2c:	bf04      	itt	eq
 8005e2e:	009b      	lsleq	r3, r3, #2
 8005e30:	3002      	addeq	r0, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	db05      	blt.n	8005e42 <__hi0bits+0x3a>
 8005e36:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005e3a:	f100 0001 	add.w	r0, r0, #1
 8005e3e:	bf08      	it	eq
 8005e40:	2020      	moveq	r0, #32
 8005e42:	4770      	bx	lr
 8005e44:	2000      	movs	r0, #0
 8005e46:	e7e5      	b.n	8005e14 <__hi0bits+0xc>

08005e48 <__lo0bits>:
 8005e48:	6803      	ldr	r3, [r0, #0]
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	f013 0007 	ands.w	r0, r3, #7
 8005e50:	d00b      	beq.n	8005e6a <__lo0bits+0x22>
 8005e52:	07d9      	lsls	r1, r3, #31
 8005e54:	d421      	bmi.n	8005e9a <__lo0bits+0x52>
 8005e56:	0798      	lsls	r0, r3, #30
 8005e58:	bf49      	itett	mi
 8005e5a:	085b      	lsrmi	r3, r3, #1
 8005e5c:	089b      	lsrpl	r3, r3, #2
 8005e5e:	2001      	movmi	r0, #1
 8005e60:	6013      	strmi	r3, [r2, #0]
 8005e62:	bf5c      	itt	pl
 8005e64:	2002      	movpl	r0, #2
 8005e66:	6013      	strpl	r3, [r2, #0]
 8005e68:	4770      	bx	lr
 8005e6a:	b299      	uxth	r1, r3
 8005e6c:	b909      	cbnz	r1, 8005e72 <__lo0bits+0x2a>
 8005e6e:	2010      	movs	r0, #16
 8005e70:	0c1b      	lsrs	r3, r3, #16
 8005e72:	b2d9      	uxtb	r1, r3
 8005e74:	b909      	cbnz	r1, 8005e7a <__lo0bits+0x32>
 8005e76:	3008      	adds	r0, #8
 8005e78:	0a1b      	lsrs	r3, r3, #8
 8005e7a:	0719      	lsls	r1, r3, #28
 8005e7c:	bf04      	itt	eq
 8005e7e:	091b      	lsreq	r3, r3, #4
 8005e80:	3004      	addeq	r0, #4
 8005e82:	0799      	lsls	r1, r3, #30
 8005e84:	bf04      	itt	eq
 8005e86:	089b      	lsreq	r3, r3, #2
 8005e88:	3002      	addeq	r0, #2
 8005e8a:	07d9      	lsls	r1, r3, #31
 8005e8c:	d403      	bmi.n	8005e96 <__lo0bits+0x4e>
 8005e8e:	085b      	lsrs	r3, r3, #1
 8005e90:	f100 0001 	add.w	r0, r0, #1
 8005e94:	d003      	beq.n	8005e9e <__lo0bits+0x56>
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	4770      	bx	lr
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	4770      	bx	lr
 8005e9e:	2020      	movs	r0, #32
 8005ea0:	4770      	bx	lr
	...

08005ea4 <__i2b>:
 8005ea4:	b510      	push	{r4, lr}
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	f7ff ff05 	bl	8005cb8 <_Balloc>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	b928      	cbnz	r0, 8005ebe <__i2b+0x1a>
 8005eb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005eb6:	4b04      	ldr	r3, [pc, #16]	; (8005ec8 <__i2b+0x24>)
 8005eb8:	4804      	ldr	r0, [pc, #16]	; (8005ecc <__i2b+0x28>)
 8005eba:	f000 fbef 	bl	800669c <__assert_func>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	6144      	str	r4, [r0, #20]
 8005ec2:	6103      	str	r3, [r0, #16]
 8005ec4:	bd10      	pop	{r4, pc}
 8005ec6:	bf00      	nop
 8005ec8:	0800797f 	.word	0x0800797f
 8005ecc:	08007990 	.word	0x08007990

08005ed0 <__multiply>:
 8005ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	4691      	mov	r9, r2
 8005ed6:	690a      	ldr	r2, [r1, #16]
 8005ed8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005edc:	460c      	mov	r4, r1
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	bfbe      	ittt	lt
 8005ee2:	460b      	movlt	r3, r1
 8005ee4:	464c      	movlt	r4, r9
 8005ee6:	4699      	movlt	r9, r3
 8005ee8:	6927      	ldr	r7, [r4, #16]
 8005eea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005eee:	68a3      	ldr	r3, [r4, #8]
 8005ef0:	6861      	ldr	r1, [r4, #4]
 8005ef2:	eb07 060a 	add.w	r6, r7, sl
 8005ef6:	42b3      	cmp	r3, r6
 8005ef8:	b085      	sub	sp, #20
 8005efa:	bfb8      	it	lt
 8005efc:	3101      	addlt	r1, #1
 8005efe:	f7ff fedb 	bl	8005cb8 <_Balloc>
 8005f02:	b930      	cbnz	r0, 8005f12 <__multiply+0x42>
 8005f04:	4602      	mov	r2, r0
 8005f06:	f240 115d 	movw	r1, #349	; 0x15d
 8005f0a:	4b43      	ldr	r3, [pc, #268]	; (8006018 <__multiply+0x148>)
 8005f0c:	4843      	ldr	r0, [pc, #268]	; (800601c <__multiply+0x14c>)
 8005f0e:	f000 fbc5 	bl	800669c <__assert_func>
 8005f12:	f100 0514 	add.w	r5, r0, #20
 8005f16:	462b      	mov	r3, r5
 8005f18:	2200      	movs	r2, #0
 8005f1a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f1e:	4543      	cmp	r3, r8
 8005f20:	d321      	bcc.n	8005f66 <__multiply+0x96>
 8005f22:	f104 0314 	add.w	r3, r4, #20
 8005f26:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005f2a:	f109 0314 	add.w	r3, r9, #20
 8005f2e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005f32:	9202      	str	r2, [sp, #8]
 8005f34:	1b3a      	subs	r2, r7, r4
 8005f36:	3a15      	subs	r2, #21
 8005f38:	f022 0203 	bic.w	r2, r2, #3
 8005f3c:	3204      	adds	r2, #4
 8005f3e:	f104 0115 	add.w	r1, r4, #21
 8005f42:	428f      	cmp	r7, r1
 8005f44:	bf38      	it	cc
 8005f46:	2204      	movcc	r2, #4
 8005f48:	9201      	str	r2, [sp, #4]
 8005f4a:	9a02      	ldr	r2, [sp, #8]
 8005f4c:	9303      	str	r3, [sp, #12]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d80c      	bhi.n	8005f6c <__multiply+0x9c>
 8005f52:	2e00      	cmp	r6, #0
 8005f54:	dd03      	ble.n	8005f5e <__multiply+0x8e>
 8005f56:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d059      	beq.n	8006012 <__multiply+0x142>
 8005f5e:	6106      	str	r6, [r0, #16]
 8005f60:	b005      	add	sp, #20
 8005f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f66:	f843 2b04 	str.w	r2, [r3], #4
 8005f6a:	e7d8      	b.n	8005f1e <__multiply+0x4e>
 8005f6c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005f70:	f1ba 0f00 	cmp.w	sl, #0
 8005f74:	d023      	beq.n	8005fbe <__multiply+0xee>
 8005f76:	46a9      	mov	r9, r5
 8005f78:	f04f 0c00 	mov.w	ip, #0
 8005f7c:	f104 0e14 	add.w	lr, r4, #20
 8005f80:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005f84:	f8d9 1000 	ldr.w	r1, [r9]
 8005f88:	fa1f fb82 	uxth.w	fp, r2
 8005f8c:	b289      	uxth	r1, r1
 8005f8e:	fb0a 110b 	mla	r1, sl, fp, r1
 8005f92:	4461      	add	r1, ip
 8005f94:	f8d9 c000 	ldr.w	ip, [r9]
 8005f98:	0c12      	lsrs	r2, r2, #16
 8005f9a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005f9e:	fb0a c202 	mla	r2, sl, r2, ip
 8005fa2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005fa6:	b289      	uxth	r1, r1
 8005fa8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005fac:	4577      	cmp	r7, lr
 8005fae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005fb2:	f849 1b04 	str.w	r1, [r9], #4
 8005fb6:	d8e3      	bhi.n	8005f80 <__multiply+0xb0>
 8005fb8:	9a01      	ldr	r2, [sp, #4]
 8005fba:	f845 c002 	str.w	ip, [r5, r2]
 8005fbe:	9a03      	ldr	r2, [sp, #12]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005fc6:	f1b9 0f00 	cmp.w	r9, #0
 8005fca:	d020      	beq.n	800600e <__multiply+0x13e>
 8005fcc:	46ae      	mov	lr, r5
 8005fce:	f04f 0a00 	mov.w	sl, #0
 8005fd2:	6829      	ldr	r1, [r5, #0]
 8005fd4:	f104 0c14 	add.w	ip, r4, #20
 8005fd8:	f8bc b000 	ldrh.w	fp, [ip]
 8005fdc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005fe0:	b289      	uxth	r1, r1
 8005fe2:	fb09 220b 	mla	r2, r9, fp, r2
 8005fe6:	4492      	add	sl, r2
 8005fe8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005fec:	f84e 1b04 	str.w	r1, [lr], #4
 8005ff0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ff4:	f8be 1000 	ldrh.w	r1, [lr]
 8005ff8:	0c12      	lsrs	r2, r2, #16
 8005ffa:	fb09 1102 	mla	r1, r9, r2, r1
 8005ffe:	4567      	cmp	r7, ip
 8006000:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006004:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006008:	d8e6      	bhi.n	8005fd8 <__multiply+0x108>
 800600a:	9a01      	ldr	r2, [sp, #4]
 800600c:	50a9      	str	r1, [r5, r2]
 800600e:	3504      	adds	r5, #4
 8006010:	e79b      	b.n	8005f4a <__multiply+0x7a>
 8006012:	3e01      	subs	r6, #1
 8006014:	e79d      	b.n	8005f52 <__multiply+0x82>
 8006016:	bf00      	nop
 8006018:	0800797f 	.word	0x0800797f
 800601c:	08007990 	.word	0x08007990

08006020 <__pow5mult>:
 8006020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006024:	4615      	mov	r5, r2
 8006026:	f012 0203 	ands.w	r2, r2, #3
 800602a:	4606      	mov	r6, r0
 800602c:	460f      	mov	r7, r1
 800602e:	d007      	beq.n	8006040 <__pow5mult+0x20>
 8006030:	4c25      	ldr	r4, [pc, #148]	; (80060c8 <__pow5mult+0xa8>)
 8006032:	3a01      	subs	r2, #1
 8006034:	2300      	movs	r3, #0
 8006036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800603a:	f7ff fe9f 	bl	8005d7c <__multadd>
 800603e:	4607      	mov	r7, r0
 8006040:	10ad      	asrs	r5, r5, #2
 8006042:	d03d      	beq.n	80060c0 <__pow5mult+0xa0>
 8006044:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006046:	b97c      	cbnz	r4, 8006068 <__pow5mult+0x48>
 8006048:	2010      	movs	r0, #16
 800604a:	f7fe fa0b 	bl	8004464 <malloc>
 800604e:	4602      	mov	r2, r0
 8006050:	6270      	str	r0, [r6, #36]	; 0x24
 8006052:	b928      	cbnz	r0, 8006060 <__pow5mult+0x40>
 8006054:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006058:	4b1c      	ldr	r3, [pc, #112]	; (80060cc <__pow5mult+0xac>)
 800605a:	481d      	ldr	r0, [pc, #116]	; (80060d0 <__pow5mult+0xb0>)
 800605c:	f000 fb1e 	bl	800669c <__assert_func>
 8006060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006064:	6004      	str	r4, [r0, #0]
 8006066:	60c4      	str	r4, [r0, #12]
 8006068:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800606c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006070:	b94c      	cbnz	r4, 8006086 <__pow5mult+0x66>
 8006072:	f240 2171 	movw	r1, #625	; 0x271
 8006076:	4630      	mov	r0, r6
 8006078:	f7ff ff14 	bl	8005ea4 <__i2b>
 800607c:	2300      	movs	r3, #0
 800607e:	4604      	mov	r4, r0
 8006080:	f8c8 0008 	str.w	r0, [r8, #8]
 8006084:	6003      	str	r3, [r0, #0]
 8006086:	f04f 0900 	mov.w	r9, #0
 800608a:	07eb      	lsls	r3, r5, #31
 800608c:	d50a      	bpl.n	80060a4 <__pow5mult+0x84>
 800608e:	4639      	mov	r1, r7
 8006090:	4622      	mov	r2, r4
 8006092:	4630      	mov	r0, r6
 8006094:	f7ff ff1c 	bl	8005ed0 <__multiply>
 8006098:	4680      	mov	r8, r0
 800609a:	4639      	mov	r1, r7
 800609c:	4630      	mov	r0, r6
 800609e:	f7ff fe4b 	bl	8005d38 <_Bfree>
 80060a2:	4647      	mov	r7, r8
 80060a4:	106d      	asrs	r5, r5, #1
 80060a6:	d00b      	beq.n	80060c0 <__pow5mult+0xa0>
 80060a8:	6820      	ldr	r0, [r4, #0]
 80060aa:	b938      	cbnz	r0, 80060bc <__pow5mult+0x9c>
 80060ac:	4622      	mov	r2, r4
 80060ae:	4621      	mov	r1, r4
 80060b0:	4630      	mov	r0, r6
 80060b2:	f7ff ff0d 	bl	8005ed0 <__multiply>
 80060b6:	6020      	str	r0, [r4, #0]
 80060b8:	f8c0 9000 	str.w	r9, [r0]
 80060bc:	4604      	mov	r4, r0
 80060be:	e7e4      	b.n	800608a <__pow5mult+0x6a>
 80060c0:	4638      	mov	r0, r7
 80060c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060c6:	bf00      	nop
 80060c8:	08007ae0 	.word	0x08007ae0
 80060cc:	0800790d 	.word	0x0800790d
 80060d0:	08007990 	.word	0x08007990

080060d4 <__lshift>:
 80060d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060d8:	460c      	mov	r4, r1
 80060da:	4607      	mov	r7, r0
 80060dc:	4691      	mov	r9, r2
 80060de:	6923      	ldr	r3, [r4, #16]
 80060e0:	6849      	ldr	r1, [r1, #4]
 80060e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80060e6:	68a3      	ldr	r3, [r4, #8]
 80060e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80060ec:	f108 0601 	add.w	r6, r8, #1
 80060f0:	42b3      	cmp	r3, r6
 80060f2:	db0b      	blt.n	800610c <__lshift+0x38>
 80060f4:	4638      	mov	r0, r7
 80060f6:	f7ff fddf 	bl	8005cb8 <_Balloc>
 80060fa:	4605      	mov	r5, r0
 80060fc:	b948      	cbnz	r0, 8006112 <__lshift+0x3e>
 80060fe:	4602      	mov	r2, r0
 8006100:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006104:	4b29      	ldr	r3, [pc, #164]	; (80061ac <__lshift+0xd8>)
 8006106:	482a      	ldr	r0, [pc, #168]	; (80061b0 <__lshift+0xdc>)
 8006108:	f000 fac8 	bl	800669c <__assert_func>
 800610c:	3101      	adds	r1, #1
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	e7ee      	b.n	80060f0 <__lshift+0x1c>
 8006112:	2300      	movs	r3, #0
 8006114:	f100 0114 	add.w	r1, r0, #20
 8006118:	f100 0210 	add.w	r2, r0, #16
 800611c:	4618      	mov	r0, r3
 800611e:	4553      	cmp	r3, sl
 8006120:	db37      	blt.n	8006192 <__lshift+0xbe>
 8006122:	6920      	ldr	r0, [r4, #16]
 8006124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006128:	f104 0314 	add.w	r3, r4, #20
 800612c:	f019 091f 	ands.w	r9, r9, #31
 8006130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006134:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006138:	d02f      	beq.n	800619a <__lshift+0xc6>
 800613a:	468a      	mov	sl, r1
 800613c:	f04f 0c00 	mov.w	ip, #0
 8006140:	f1c9 0e20 	rsb	lr, r9, #32
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	fa02 f209 	lsl.w	r2, r2, r9
 800614a:	ea42 020c 	orr.w	r2, r2, ip
 800614e:	f84a 2b04 	str.w	r2, [sl], #4
 8006152:	f853 2b04 	ldr.w	r2, [r3], #4
 8006156:	4298      	cmp	r0, r3
 8006158:	fa22 fc0e 	lsr.w	ip, r2, lr
 800615c:	d8f2      	bhi.n	8006144 <__lshift+0x70>
 800615e:	1b03      	subs	r3, r0, r4
 8006160:	3b15      	subs	r3, #21
 8006162:	f023 0303 	bic.w	r3, r3, #3
 8006166:	3304      	adds	r3, #4
 8006168:	f104 0215 	add.w	r2, r4, #21
 800616c:	4290      	cmp	r0, r2
 800616e:	bf38      	it	cc
 8006170:	2304      	movcc	r3, #4
 8006172:	f841 c003 	str.w	ip, [r1, r3]
 8006176:	f1bc 0f00 	cmp.w	ip, #0
 800617a:	d001      	beq.n	8006180 <__lshift+0xac>
 800617c:	f108 0602 	add.w	r6, r8, #2
 8006180:	3e01      	subs	r6, #1
 8006182:	4638      	mov	r0, r7
 8006184:	4621      	mov	r1, r4
 8006186:	612e      	str	r6, [r5, #16]
 8006188:	f7ff fdd6 	bl	8005d38 <_Bfree>
 800618c:	4628      	mov	r0, r5
 800618e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006192:	f842 0f04 	str.w	r0, [r2, #4]!
 8006196:	3301      	adds	r3, #1
 8006198:	e7c1      	b.n	800611e <__lshift+0x4a>
 800619a:	3904      	subs	r1, #4
 800619c:	f853 2b04 	ldr.w	r2, [r3], #4
 80061a0:	4298      	cmp	r0, r3
 80061a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80061a6:	d8f9      	bhi.n	800619c <__lshift+0xc8>
 80061a8:	e7ea      	b.n	8006180 <__lshift+0xac>
 80061aa:	bf00      	nop
 80061ac:	0800797f 	.word	0x0800797f
 80061b0:	08007990 	.word	0x08007990

080061b4 <__mcmp>:
 80061b4:	4603      	mov	r3, r0
 80061b6:	690a      	ldr	r2, [r1, #16]
 80061b8:	6900      	ldr	r0, [r0, #16]
 80061ba:	b530      	push	{r4, r5, lr}
 80061bc:	1a80      	subs	r0, r0, r2
 80061be:	d10d      	bne.n	80061dc <__mcmp+0x28>
 80061c0:	3314      	adds	r3, #20
 80061c2:	3114      	adds	r1, #20
 80061c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80061c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80061cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80061d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80061d4:	4295      	cmp	r5, r2
 80061d6:	d002      	beq.n	80061de <__mcmp+0x2a>
 80061d8:	d304      	bcc.n	80061e4 <__mcmp+0x30>
 80061da:	2001      	movs	r0, #1
 80061dc:	bd30      	pop	{r4, r5, pc}
 80061de:	42a3      	cmp	r3, r4
 80061e0:	d3f4      	bcc.n	80061cc <__mcmp+0x18>
 80061e2:	e7fb      	b.n	80061dc <__mcmp+0x28>
 80061e4:	f04f 30ff 	mov.w	r0, #4294967295
 80061e8:	e7f8      	b.n	80061dc <__mcmp+0x28>
	...

080061ec <__mdiff>:
 80061ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f0:	460d      	mov	r5, r1
 80061f2:	4607      	mov	r7, r0
 80061f4:	4611      	mov	r1, r2
 80061f6:	4628      	mov	r0, r5
 80061f8:	4614      	mov	r4, r2
 80061fa:	f7ff ffdb 	bl	80061b4 <__mcmp>
 80061fe:	1e06      	subs	r6, r0, #0
 8006200:	d111      	bne.n	8006226 <__mdiff+0x3a>
 8006202:	4631      	mov	r1, r6
 8006204:	4638      	mov	r0, r7
 8006206:	f7ff fd57 	bl	8005cb8 <_Balloc>
 800620a:	4602      	mov	r2, r0
 800620c:	b928      	cbnz	r0, 800621a <__mdiff+0x2e>
 800620e:	f240 2132 	movw	r1, #562	; 0x232
 8006212:	4b3a      	ldr	r3, [pc, #232]	; (80062fc <__mdiff+0x110>)
 8006214:	483a      	ldr	r0, [pc, #232]	; (8006300 <__mdiff+0x114>)
 8006216:	f000 fa41 	bl	800669c <__assert_func>
 800621a:	2301      	movs	r3, #1
 800621c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006220:	4610      	mov	r0, r2
 8006222:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006226:	bfa4      	itt	ge
 8006228:	4623      	movge	r3, r4
 800622a:	462c      	movge	r4, r5
 800622c:	4638      	mov	r0, r7
 800622e:	6861      	ldr	r1, [r4, #4]
 8006230:	bfa6      	itte	ge
 8006232:	461d      	movge	r5, r3
 8006234:	2600      	movge	r6, #0
 8006236:	2601      	movlt	r6, #1
 8006238:	f7ff fd3e 	bl	8005cb8 <_Balloc>
 800623c:	4602      	mov	r2, r0
 800623e:	b918      	cbnz	r0, 8006248 <__mdiff+0x5c>
 8006240:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006244:	4b2d      	ldr	r3, [pc, #180]	; (80062fc <__mdiff+0x110>)
 8006246:	e7e5      	b.n	8006214 <__mdiff+0x28>
 8006248:	f102 0814 	add.w	r8, r2, #20
 800624c:	46c2      	mov	sl, r8
 800624e:	f04f 0c00 	mov.w	ip, #0
 8006252:	6927      	ldr	r7, [r4, #16]
 8006254:	60c6      	str	r6, [r0, #12]
 8006256:	692e      	ldr	r6, [r5, #16]
 8006258:	f104 0014 	add.w	r0, r4, #20
 800625c:	f105 0914 	add.w	r9, r5, #20
 8006260:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006264:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006268:	3410      	adds	r4, #16
 800626a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800626e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006272:	fa1f f18b 	uxth.w	r1, fp
 8006276:	448c      	add	ip, r1
 8006278:	b299      	uxth	r1, r3
 800627a:	0c1b      	lsrs	r3, r3, #16
 800627c:	ebac 0101 	sub.w	r1, ip, r1
 8006280:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006284:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006288:	b289      	uxth	r1, r1
 800628a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800628e:	454e      	cmp	r6, r9
 8006290:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006294:	f84a 3b04 	str.w	r3, [sl], #4
 8006298:	d8e7      	bhi.n	800626a <__mdiff+0x7e>
 800629a:	1b73      	subs	r3, r6, r5
 800629c:	3b15      	subs	r3, #21
 800629e:	f023 0303 	bic.w	r3, r3, #3
 80062a2:	3515      	adds	r5, #21
 80062a4:	3304      	adds	r3, #4
 80062a6:	42ae      	cmp	r6, r5
 80062a8:	bf38      	it	cc
 80062aa:	2304      	movcc	r3, #4
 80062ac:	4418      	add	r0, r3
 80062ae:	4443      	add	r3, r8
 80062b0:	461e      	mov	r6, r3
 80062b2:	4605      	mov	r5, r0
 80062b4:	4575      	cmp	r5, lr
 80062b6:	d30e      	bcc.n	80062d6 <__mdiff+0xea>
 80062b8:	f10e 0103 	add.w	r1, lr, #3
 80062bc:	1a09      	subs	r1, r1, r0
 80062be:	f021 0103 	bic.w	r1, r1, #3
 80062c2:	3803      	subs	r0, #3
 80062c4:	4586      	cmp	lr, r0
 80062c6:	bf38      	it	cc
 80062c8:	2100      	movcc	r1, #0
 80062ca:	4419      	add	r1, r3
 80062cc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80062d0:	b18b      	cbz	r3, 80062f6 <__mdiff+0x10a>
 80062d2:	6117      	str	r7, [r2, #16]
 80062d4:	e7a4      	b.n	8006220 <__mdiff+0x34>
 80062d6:	f855 8b04 	ldr.w	r8, [r5], #4
 80062da:	fa1f f188 	uxth.w	r1, r8
 80062de:	4461      	add	r1, ip
 80062e0:	140c      	asrs	r4, r1, #16
 80062e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80062e6:	b289      	uxth	r1, r1
 80062e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80062ec:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80062f0:	f846 1b04 	str.w	r1, [r6], #4
 80062f4:	e7de      	b.n	80062b4 <__mdiff+0xc8>
 80062f6:	3f01      	subs	r7, #1
 80062f8:	e7e8      	b.n	80062cc <__mdiff+0xe0>
 80062fa:	bf00      	nop
 80062fc:	0800797f 	.word	0x0800797f
 8006300:	08007990 	.word	0x08007990

08006304 <__d2b>:
 8006304:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006308:	2101      	movs	r1, #1
 800630a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800630e:	4690      	mov	r8, r2
 8006310:	461d      	mov	r5, r3
 8006312:	f7ff fcd1 	bl	8005cb8 <_Balloc>
 8006316:	4604      	mov	r4, r0
 8006318:	b930      	cbnz	r0, 8006328 <__d2b+0x24>
 800631a:	4602      	mov	r2, r0
 800631c:	f240 310a 	movw	r1, #778	; 0x30a
 8006320:	4b24      	ldr	r3, [pc, #144]	; (80063b4 <__d2b+0xb0>)
 8006322:	4825      	ldr	r0, [pc, #148]	; (80063b8 <__d2b+0xb4>)
 8006324:	f000 f9ba 	bl	800669c <__assert_func>
 8006328:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800632c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006330:	bb2d      	cbnz	r5, 800637e <__d2b+0x7a>
 8006332:	9301      	str	r3, [sp, #4]
 8006334:	f1b8 0300 	subs.w	r3, r8, #0
 8006338:	d026      	beq.n	8006388 <__d2b+0x84>
 800633a:	4668      	mov	r0, sp
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	f7ff fd83 	bl	8005e48 <__lo0bits>
 8006342:	9900      	ldr	r1, [sp, #0]
 8006344:	b1f0      	cbz	r0, 8006384 <__d2b+0x80>
 8006346:	9a01      	ldr	r2, [sp, #4]
 8006348:	f1c0 0320 	rsb	r3, r0, #32
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	430b      	orrs	r3, r1
 8006352:	40c2      	lsrs	r2, r0
 8006354:	6163      	str	r3, [r4, #20]
 8006356:	9201      	str	r2, [sp, #4]
 8006358:	9b01      	ldr	r3, [sp, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	bf14      	ite	ne
 800635e:	2102      	movne	r1, #2
 8006360:	2101      	moveq	r1, #1
 8006362:	61a3      	str	r3, [r4, #24]
 8006364:	6121      	str	r1, [r4, #16]
 8006366:	b1c5      	cbz	r5, 800639a <__d2b+0x96>
 8006368:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800636c:	4405      	add	r5, r0
 800636e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006372:	603d      	str	r5, [r7, #0]
 8006374:	6030      	str	r0, [r6, #0]
 8006376:	4620      	mov	r0, r4
 8006378:	b002      	add	sp, #8
 800637a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800637e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006382:	e7d6      	b.n	8006332 <__d2b+0x2e>
 8006384:	6161      	str	r1, [r4, #20]
 8006386:	e7e7      	b.n	8006358 <__d2b+0x54>
 8006388:	a801      	add	r0, sp, #4
 800638a:	f7ff fd5d 	bl	8005e48 <__lo0bits>
 800638e:	2101      	movs	r1, #1
 8006390:	9b01      	ldr	r3, [sp, #4]
 8006392:	6121      	str	r1, [r4, #16]
 8006394:	6163      	str	r3, [r4, #20]
 8006396:	3020      	adds	r0, #32
 8006398:	e7e5      	b.n	8006366 <__d2b+0x62>
 800639a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800639e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80063a2:	6038      	str	r0, [r7, #0]
 80063a4:	6918      	ldr	r0, [r3, #16]
 80063a6:	f7ff fd2f 	bl	8005e08 <__hi0bits>
 80063aa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80063ae:	6031      	str	r1, [r6, #0]
 80063b0:	e7e1      	b.n	8006376 <__d2b+0x72>
 80063b2:	bf00      	nop
 80063b4:	0800797f 	.word	0x0800797f
 80063b8:	08007990 	.word	0x08007990

080063bc <_calloc_r>:
 80063bc:	b570      	push	{r4, r5, r6, lr}
 80063be:	fba1 5402 	umull	r5, r4, r1, r2
 80063c2:	b934      	cbnz	r4, 80063d2 <_calloc_r+0x16>
 80063c4:	4629      	mov	r1, r5
 80063c6:	f7fe f8d3 	bl	8004570 <_malloc_r>
 80063ca:	4606      	mov	r6, r0
 80063cc:	b928      	cbnz	r0, 80063da <_calloc_r+0x1e>
 80063ce:	4630      	mov	r0, r6
 80063d0:	bd70      	pop	{r4, r5, r6, pc}
 80063d2:	220c      	movs	r2, #12
 80063d4:	2600      	movs	r6, #0
 80063d6:	6002      	str	r2, [r0, #0]
 80063d8:	e7f9      	b.n	80063ce <_calloc_r+0x12>
 80063da:	462a      	mov	r2, r5
 80063dc:	4621      	mov	r1, r4
 80063de:	f7fe f857 	bl	8004490 <memset>
 80063e2:	e7f4      	b.n	80063ce <_calloc_r+0x12>

080063e4 <__ssputs_r>:
 80063e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063e8:	688e      	ldr	r6, [r1, #8]
 80063ea:	4682      	mov	sl, r0
 80063ec:	429e      	cmp	r6, r3
 80063ee:	460c      	mov	r4, r1
 80063f0:	4690      	mov	r8, r2
 80063f2:	461f      	mov	r7, r3
 80063f4:	d838      	bhi.n	8006468 <__ssputs_r+0x84>
 80063f6:	898a      	ldrh	r2, [r1, #12]
 80063f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063fc:	d032      	beq.n	8006464 <__ssputs_r+0x80>
 80063fe:	6825      	ldr	r5, [r4, #0]
 8006400:	6909      	ldr	r1, [r1, #16]
 8006402:	3301      	adds	r3, #1
 8006404:	eba5 0901 	sub.w	r9, r5, r1
 8006408:	6965      	ldr	r5, [r4, #20]
 800640a:	444b      	add	r3, r9
 800640c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006410:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006414:	106d      	asrs	r5, r5, #1
 8006416:	429d      	cmp	r5, r3
 8006418:	bf38      	it	cc
 800641a:	461d      	movcc	r5, r3
 800641c:	0553      	lsls	r3, r2, #21
 800641e:	d531      	bpl.n	8006484 <__ssputs_r+0xa0>
 8006420:	4629      	mov	r1, r5
 8006422:	f7fe f8a5 	bl	8004570 <_malloc_r>
 8006426:	4606      	mov	r6, r0
 8006428:	b950      	cbnz	r0, 8006440 <__ssputs_r+0x5c>
 800642a:	230c      	movs	r3, #12
 800642c:	f04f 30ff 	mov.w	r0, #4294967295
 8006430:	f8ca 3000 	str.w	r3, [sl]
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800643a:	81a3      	strh	r3, [r4, #12]
 800643c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006440:	464a      	mov	r2, r9
 8006442:	6921      	ldr	r1, [r4, #16]
 8006444:	f7fe f816 	bl	8004474 <memcpy>
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800644e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006452:	81a3      	strh	r3, [r4, #12]
 8006454:	6126      	str	r6, [r4, #16]
 8006456:	444e      	add	r6, r9
 8006458:	6026      	str	r6, [r4, #0]
 800645a:	463e      	mov	r6, r7
 800645c:	6165      	str	r5, [r4, #20]
 800645e:	eba5 0509 	sub.w	r5, r5, r9
 8006462:	60a5      	str	r5, [r4, #8]
 8006464:	42be      	cmp	r6, r7
 8006466:	d900      	bls.n	800646a <__ssputs_r+0x86>
 8006468:	463e      	mov	r6, r7
 800646a:	4632      	mov	r2, r6
 800646c:	4641      	mov	r1, r8
 800646e:	6820      	ldr	r0, [r4, #0]
 8006470:	f000 f956 	bl	8006720 <memmove>
 8006474:	68a3      	ldr	r3, [r4, #8]
 8006476:	2000      	movs	r0, #0
 8006478:	1b9b      	subs	r3, r3, r6
 800647a:	60a3      	str	r3, [r4, #8]
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	4433      	add	r3, r6
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	e7db      	b.n	800643c <__ssputs_r+0x58>
 8006484:	462a      	mov	r2, r5
 8006486:	f000 f965 	bl	8006754 <_realloc_r>
 800648a:	4606      	mov	r6, r0
 800648c:	2800      	cmp	r0, #0
 800648e:	d1e1      	bne.n	8006454 <__ssputs_r+0x70>
 8006490:	4650      	mov	r0, sl
 8006492:	6921      	ldr	r1, [r4, #16]
 8006494:	f7fe f804 	bl	80044a0 <_free_r>
 8006498:	e7c7      	b.n	800642a <__ssputs_r+0x46>
	...

0800649c <_svfiprintf_r>:
 800649c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a0:	4698      	mov	r8, r3
 80064a2:	898b      	ldrh	r3, [r1, #12]
 80064a4:	4607      	mov	r7, r0
 80064a6:	061b      	lsls	r3, r3, #24
 80064a8:	460d      	mov	r5, r1
 80064aa:	4614      	mov	r4, r2
 80064ac:	b09d      	sub	sp, #116	; 0x74
 80064ae:	d50e      	bpl.n	80064ce <_svfiprintf_r+0x32>
 80064b0:	690b      	ldr	r3, [r1, #16]
 80064b2:	b963      	cbnz	r3, 80064ce <_svfiprintf_r+0x32>
 80064b4:	2140      	movs	r1, #64	; 0x40
 80064b6:	f7fe f85b 	bl	8004570 <_malloc_r>
 80064ba:	6028      	str	r0, [r5, #0]
 80064bc:	6128      	str	r0, [r5, #16]
 80064be:	b920      	cbnz	r0, 80064ca <_svfiprintf_r+0x2e>
 80064c0:	230c      	movs	r3, #12
 80064c2:	603b      	str	r3, [r7, #0]
 80064c4:	f04f 30ff 	mov.w	r0, #4294967295
 80064c8:	e0d1      	b.n	800666e <_svfiprintf_r+0x1d2>
 80064ca:	2340      	movs	r3, #64	; 0x40
 80064cc:	616b      	str	r3, [r5, #20]
 80064ce:	2300      	movs	r3, #0
 80064d0:	9309      	str	r3, [sp, #36]	; 0x24
 80064d2:	2320      	movs	r3, #32
 80064d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064d8:	2330      	movs	r3, #48	; 0x30
 80064da:	f04f 0901 	mov.w	r9, #1
 80064de:	f8cd 800c 	str.w	r8, [sp, #12]
 80064e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006688 <_svfiprintf_r+0x1ec>
 80064e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064ea:	4623      	mov	r3, r4
 80064ec:	469a      	mov	sl, r3
 80064ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064f2:	b10a      	cbz	r2, 80064f8 <_svfiprintf_r+0x5c>
 80064f4:	2a25      	cmp	r2, #37	; 0x25
 80064f6:	d1f9      	bne.n	80064ec <_svfiprintf_r+0x50>
 80064f8:	ebba 0b04 	subs.w	fp, sl, r4
 80064fc:	d00b      	beq.n	8006516 <_svfiprintf_r+0x7a>
 80064fe:	465b      	mov	r3, fp
 8006500:	4622      	mov	r2, r4
 8006502:	4629      	mov	r1, r5
 8006504:	4638      	mov	r0, r7
 8006506:	f7ff ff6d 	bl	80063e4 <__ssputs_r>
 800650a:	3001      	adds	r0, #1
 800650c:	f000 80aa 	beq.w	8006664 <_svfiprintf_r+0x1c8>
 8006510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006512:	445a      	add	r2, fp
 8006514:	9209      	str	r2, [sp, #36]	; 0x24
 8006516:	f89a 3000 	ldrb.w	r3, [sl]
 800651a:	2b00      	cmp	r3, #0
 800651c:	f000 80a2 	beq.w	8006664 <_svfiprintf_r+0x1c8>
 8006520:	2300      	movs	r3, #0
 8006522:	f04f 32ff 	mov.w	r2, #4294967295
 8006526:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800652a:	f10a 0a01 	add.w	sl, sl, #1
 800652e:	9304      	str	r3, [sp, #16]
 8006530:	9307      	str	r3, [sp, #28]
 8006532:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006536:	931a      	str	r3, [sp, #104]	; 0x68
 8006538:	4654      	mov	r4, sl
 800653a:	2205      	movs	r2, #5
 800653c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006540:	4851      	ldr	r0, [pc, #324]	; (8006688 <_svfiprintf_r+0x1ec>)
 8006542:	f7ff fb9f 	bl	8005c84 <memchr>
 8006546:	9a04      	ldr	r2, [sp, #16]
 8006548:	b9d8      	cbnz	r0, 8006582 <_svfiprintf_r+0xe6>
 800654a:	06d0      	lsls	r0, r2, #27
 800654c:	bf44      	itt	mi
 800654e:	2320      	movmi	r3, #32
 8006550:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006554:	0711      	lsls	r1, r2, #28
 8006556:	bf44      	itt	mi
 8006558:	232b      	movmi	r3, #43	; 0x2b
 800655a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800655e:	f89a 3000 	ldrb.w	r3, [sl]
 8006562:	2b2a      	cmp	r3, #42	; 0x2a
 8006564:	d015      	beq.n	8006592 <_svfiprintf_r+0xf6>
 8006566:	4654      	mov	r4, sl
 8006568:	2000      	movs	r0, #0
 800656a:	f04f 0c0a 	mov.w	ip, #10
 800656e:	9a07      	ldr	r2, [sp, #28]
 8006570:	4621      	mov	r1, r4
 8006572:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006576:	3b30      	subs	r3, #48	; 0x30
 8006578:	2b09      	cmp	r3, #9
 800657a:	d94e      	bls.n	800661a <_svfiprintf_r+0x17e>
 800657c:	b1b0      	cbz	r0, 80065ac <_svfiprintf_r+0x110>
 800657e:	9207      	str	r2, [sp, #28]
 8006580:	e014      	b.n	80065ac <_svfiprintf_r+0x110>
 8006582:	eba0 0308 	sub.w	r3, r0, r8
 8006586:	fa09 f303 	lsl.w	r3, r9, r3
 800658a:	4313      	orrs	r3, r2
 800658c:	46a2      	mov	sl, r4
 800658e:	9304      	str	r3, [sp, #16]
 8006590:	e7d2      	b.n	8006538 <_svfiprintf_r+0x9c>
 8006592:	9b03      	ldr	r3, [sp, #12]
 8006594:	1d19      	adds	r1, r3, #4
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	9103      	str	r1, [sp, #12]
 800659a:	2b00      	cmp	r3, #0
 800659c:	bfbb      	ittet	lt
 800659e:	425b      	neglt	r3, r3
 80065a0:	f042 0202 	orrlt.w	r2, r2, #2
 80065a4:	9307      	strge	r3, [sp, #28]
 80065a6:	9307      	strlt	r3, [sp, #28]
 80065a8:	bfb8      	it	lt
 80065aa:	9204      	strlt	r2, [sp, #16]
 80065ac:	7823      	ldrb	r3, [r4, #0]
 80065ae:	2b2e      	cmp	r3, #46	; 0x2e
 80065b0:	d10c      	bne.n	80065cc <_svfiprintf_r+0x130>
 80065b2:	7863      	ldrb	r3, [r4, #1]
 80065b4:	2b2a      	cmp	r3, #42	; 0x2a
 80065b6:	d135      	bne.n	8006624 <_svfiprintf_r+0x188>
 80065b8:	9b03      	ldr	r3, [sp, #12]
 80065ba:	3402      	adds	r4, #2
 80065bc:	1d1a      	adds	r2, r3, #4
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	9203      	str	r2, [sp, #12]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	bfb8      	it	lt
 80065c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80065ca:	9305      	str	r3, [sp, #20]
 80065cc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800668c <_svfiprintf_r+0x1f0>
 80065d0:	2203      	movs	r2, #3
 80065d2:	4650      	mov	r0, sl
 80065d4:	7821      	ldrb	r1, [r4, #0]
 80065d6:	f7ff fb55 	bl	8005c84 <memchr>
 80065da:	b140      	cbz	r0, 80065ee <_svfiprintf_r+0x152>
 80065dc:	2340      	movs	r3, #64	; 0x40
 80065de:	eba0 000a 	sub.w	r0, r0, sl
 80065e2:	fa03 f000 	lsl.w	r0, r3, r0
 80065e6:	9b04      	ldr	r3, [sp, #16]
 80065e8:	3401      	adds	r4, #1
 80065ea:	4303      	orrs	r3, r0
 80065ec:	9304      	str	r3, [sp, #16]
 80065ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f2:	2206      	movs	r2, #6
 80065f4:	4826      	ldr	r0, [pc, #152]	; (8006690 <_svfiprintf_r+0x1f4>)
 80065f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065fa:	f7ff fb43 	bl	8005c84 <memchr>
 80065fe:	2800      	cmp	r0, #0
 8006600:	d038      	beq.n	8006674 <_svfiprintf_r+0x1d8>
 8006602:	4b24      	ldr	r3, [pc, #144]	; (8006694 <_svfiprintf_r+0x1f8>)
 8006604:	bb1b      	cbnz	r3, 800664e <_svfiprintf_r+0x1b2>
 8006606:	9b03      	ldr	r3, [sp, #12]
 8006608:	3307      	adds	r3, #7
 800660a:	f023 0307 	bic.w	r3, r3, #7
 800660e:	3308      	adds	r3, #8
 8006610:	9303      	str	r3, [sp, #12]
 8006612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006614:	4433      	add	r3, r6
 8006616:	9309      	str	r3, [sp, #36]	; 0x24
 8006618:	e767      	b.n	80064ea <_svfiprintf_r+0x4e>
 800661a:	460c      	mov	r4, r1
 800661c:	2001      	movs	r0, #1
 800661e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006622:	e7a5      	b.n	8006570 <_svfiprintf_r+0xd4>
 8006624:	2300      	movs	r3, #0
 8006626:	f04f 0c0a 	mov.w	ip, #10
 800662a:	4619      	mov	r1, r3
 800662c:	3401      	adds	r4, #1
 800662e:	9305      	str	r3, [sp, #20]
 8006630:	4620      	mov	r0, r4
 8006632:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006636:	3a30      	subs	r2, #48	; 0x30
 8006638:	2a09      	cmp	r2, #9
 800663a:	d903      	bls.n	8006644 <_svfiprintf_r+0x1a8>
 800663c:	2b00      	cmp	r3, #0
 800663e:	d0c5      	beq.n	80065cc <_svfiprintf_r+0x130>
 8006640:	9105      	str	r1, [sp, #20]
 8006642:	e7c3      	b.n	80065cc <_svfiprintf_r+0x130>
 8006644:	4604      	mov	r4, r0
 8006646:	2301      	movs	r3, #1
 8006648:	fb0c 2101 	mla	r1, ip, r1, r2
 800664c:	e7f0      	b.n	8006630 <_svfiprintf_r+0x194>
 800664e:	ab03      	add	r3, sp, #12
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	462a      	mov	r2, r5
 8006654:	4638      	mov	r0, r7
 8006656:	4b10      	ldr	r3, [pc, #64]	; (8006698 <_svfiprintf_r+0x1fc>)
 8006658:	a904      	add	r1, sp, #16
 800665a:	f7fe f89b 	bl	8004794 <_printf_float>
 800665e:	1c42      	adds	r2, r0, #1
 8006660:	4606      	mov	r6, r0
 8006662:	d1d6      	bne.n	8006612 <_svfiprintf_r+0x176>
 8006664:	89ab      	ldrh	r3, [r5, #12]
 8006666:	065b      	lsls	r3, r3, #25
 8006668:	f53f af2c 	bmi.w	80064c4 <_svfiprintf_r+0x28>
 800666c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800666e:	b01d      	add	sp, #116	; 0x74
 8006670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006674:	ab03      	add	r3, sp, #12
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	462a      	mov	r2, r5
 800667a:	4638      	mov	r0, r7
 800667c:	4b06      	ldr	r3, [pc, #24]	; (8006698 <_svfiprintf_r+0x1fc>)
 800667e:	a904      	add	r1, sp, #16
 8006680:	f7fe fb24 	bl	8004ccc <_printf_i>
 8006684:	e7eb      	b.n	800665e <_svfiprintf_r+0x1c2>
 8006686:	bf00      	nop
 8006688:	08007aec 	.word	0x08007aec
 800668c:	08007af2 	.word	0x08007af2
 8006690:	08007af6 	.word	0x08007af6
 8006694:	08004795 	.word	0x08004795
 8006698:	080063e5 	.word	0x080063e5

0800669c <__assert_func>:
 800669c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800669e:	4614      	mov	r4, r2
 80066a0:	461a      	mov	r2, r3
 80066a2:	4b09      	ldr	r3, [pc, #36]	; (80066c8 <__assert_func+0x2c>)
 80066a4:	4605      	mov	r5, r0
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68d8      	ldr	r0, [r3, #12]
 80066aa:	b14c      	cbz	r4, 80066c0 <__assert_func+0x24>
 80066ac:	4b07      	ldr	r3, [pc, #28]	; (80066cc <__assert_func+0x30>)
 80066ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80066b2:	9100      	str	r1, [sp, #0]
 80066b4:	462b      	mov	r3, r5
 80066b6:	4906      	ldr	r1, [pc, #24]	; (80066d0 <__assert_func+0x34>)
 80066b8:	f000 f80e 	bl	80066d8 <fiprintf>
 80066bc:	f000 fa9e 	bl	8006bfc <abort>
 80066c0:	4b04      	ldr	r3, [pc, #16]	; (80066d4 <__assert_func+0x38>)
 80066c2:	461c      	mov	r4, r3
 80066c4:	e7f3      	b.n	80066ae <__assert_func+0x12>
 80066c6:	bf00      	nop
 80066c8:	20000010 	.word	0x20000010
 80066cc:	08007afd 	.word	0x08007afd
 80066d0:	08007b0a 	.word	0x08007b0a
 80066d4:	08007b38 	.word	0x08007b38

080066d8 <fiprintf>:
 80066d8:	b40e      	push	{r1, r2, r3}
 80066da:	b503      	push	{r0, r1, lr}
 80066dc:	4601      	mov	r1, r0
 80066de:	ab03      	add	r3, sp, #12
 80066e0:	4805      	ldr	r0, [pc, #20]	; (80066f8 <fiprintf+0x20>)
 80066e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e6:	6800      	ldr	r0, [r0, #0]
 80066e8:	9301      	str	r3, [sp, #4]
 80066ea:	f000 f889 	bl	8006800 <_vfiprintf_r>
 80066ee:	b002      	add	sp, #8
 80066f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80066f4:	b003      	add	sp, #12
 80066f6:	4770      	bx	lr
 80066f8:	20000010 	.word	0x20000010

080066fc <__ascii_mbtowc>:
 80066fc:	b082      	sub	sp, #8
 80066fe:	b901      	cbnz	r1, 8006702 <__ascii_mbtowc+0x6>
 8006700:	a901      	add	r1, sp, #4
 8006702:	b142      	cbz	r2, 8006716 <__ascii_mbtowc+0x1a>
 8006704:	b14b      	cbz	r3, 800671a <__ascii_mbtowc+0x1e>
 8006706:	7813      	ldrb	r3, [r2, #0]
 8006708:	600b      	str	r3, [r1, #0]
 800670a:	7812      	ldrb	r2, [r2, #0]
 800670c:	1e10      	subs	r0, r2, #0
 800670e:	bf18      	it	ne
 8006710:	2001      	movne	r0, #1
 8006712:	b002      	add	sp, #8
 8006714:	4770      	bx	lr
 8006716:	4610      	mov	r0, r2
 8006718:	e7fb      	b.n	8006712 <__ascii_mbtowc+0x16>
 800671a:	f06f 0001 	mvn.w	r0, #1
 800671e:	e7f8      	b.n	8006712 <__ascii_mbtowc+0x16>

08006720 <memmove>:
 8006720:	4288      	cmp	r0, r1
 8006722:	b510      	push	{r4, lr}
 8006724:	eb01 0402 	add.w	r4, r1, r2
 8006728:	d902      	bls.n	8006730 <memmove+0x10>
 800672a:	4284      	cmp	r4, r0
 800672c:	4623      	mov	r3, r4
 800672e:	d807      	bhi.n	8006740 <memmove+0x20>
 8006730:	1e43      	subs	r3, r0, #1
 8006732:	42a1      	cmp	r1, r4
 8006734:	d008      	beq.n	8006748 <memmove+0x28>
 8006736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800673a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800673e:	e7f8      	b.n	8006732 <memmove+0x12>
 8006740:	4601      	mov	r1, r0
 8006742:	4402      	add	r2, r0
 8006744:	428a      	cmp	r2, r1
 8006746:	d100      	bne.n	800674a <memmove+0x2a>
 8006748:	bd10      	pop	{r4, pc}
 800674a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800674e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006752:	e7f7      	b.n	8006744 <memmove+0x24>

08006754 <_realloc_r>:
 8006754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006758:	4680      	mov	r8, r0
 800675a:	4614      	mov	r4, r2
 800675c:	460e      	mov	r6, r1
 800675e:	b921      	cbnz	r1, 800676a <_realloc_r+0x16>
 8006760:	4611      	mov	r1, r2
 8006762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006766:	f7fd bf03 	b.w	8004570 <_malloc_r>
 800676a:	b92a      	cbnz	r2, 8006778 <_realloc_r+0x24>
 800676c:	f7fd fe98 	bl	80044a0 <_free_r>
 8006770:	4625      	mov	r5, r4
 8006772:	4628      	mov	r0, r5
 8006774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006778:	f000 fc60 	bl	800703c <_malloc_usable_size_r>
 800677c:	4284      	cmp	r4, r0
 800677e:	4607      	mov	r7, r0
 8006780:	d802      	bhi.n	8006788 <_realloc_r+0x34>
 8006782:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006786:	d812      	bhi.n	80067ae <_realloc_r+0x5a>
 8006788:	4621      	mov	r1, r4
 800678a:	4640      	mov	r0, r8
 800678c:	f7fd fef0 	bl	8004570 <_malloc_r>
 8006790:	4605      	mov	r5, r0
 8006792:	2800      	cmp	r0, #0
 8006794:	d0ed      	beq.n	8006772 <_realloc_r+0x1e>
 8006796:	42bc      	cmp	r4, r7
 8006798:	4622      	mov	r2, r4
 800679a:	4631      	mov	r1, r6
 800679c:	bf28      	it	cs
 800679e:	463a      	movcs	r2, r7
 80067a0:	f7fd fe68 	bl	8004474 <memcpy>
 80067a4:	4631      	mov	r1, r6
 80067a6:	4640      	mov	r0, r8
 80067a8:	f7fd fe7a 	bl	80044a0 <_free_r>
 80067ac:	e7e1      	b.n	8006772 <_realloc_r+0x1e>
 80067ae:	4635      	mov	r5, r6
 80067b0:	e7df      	b.n	8006772 <_realloc_r+0x1e>

080067b2 <__sfputc_r>:
 80067b2:	6893      	ldr	r3, [r2, #8]
 80067b4:	b410      	push	{r4}
 80067b6:	3b01      	subs	r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	6093      	str	r3, [r2, #8]
 80067bc:	da07      	bge.n	80067ce <__sfputc_r+0x1c>
 80067be:	6994      	ldr	r4, [r2, #24]
 80067c0:	42a3      	cmp	r3, r4
 80067c2:	db01      	blt.n	80067c8 <__sfputc_r+0x16>
 80067c4:	290a      	cmp	r1, #10
 80067c6:	d102      	bne.n	80067ce <__sfputc_r+0x1c>
 80067c8:	bc10      	pop	{r4}
 80067ca:	f000 b949 	b.w	8006a60 <__swbuf_r>
 80067ce:	6813      	ldr	r3, [r2, #0]
 80067d0:	1c58      	adds	r0, r3, #1
 80067d2:	6010      	str	r0, [r2, #0]
 80067d4:	7019      	strb	r1, [r3, #0]
 80067d6:	4608      	mov	r0, r1
 80067d8:	bc10      	pop	{r4}
 80067da:	4770      	bx	lr

080067dc <__sfputs_r>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	4606      	mov	r6, r0
 80067e0:	460f      	mov	r7, r1
 80067e2:	4614      	mov	r4, r2
 80067e4:	18d5      	adds	r5, r2, r3
 80067e6:	42ac      	cmp	r4, r5
 80067e8:	d101      	bne.n	80067ee <__sfputs_r+0x12>
 80067ea:	2000      	movs	r0, #0
 80067ec:	e007      	b.n	80067fe <__sfputs_r+0x22>
 80067ee:	463a      	mov	r2, r7
 80067f0:	4630      	mov	r0, r6
 80067f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067f6:	f7ff ffdc 	bl	80067b2 <__sfputc_r>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d1f3      	bne.n	80067e6 <__sfputs_r+0xa>
 80067fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006800 <_vfiprintf_r>:
 8006800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006804:	460d      	mov	r5, r1
 8006806:	4614      	mov	r4, r2
 8006808:	4698      	mov	r8, r3
 800680a:	4606      	mov	r6, r0
 800680c:	b09d      	sub	sp, #116	; 0x74
 800680e:	b118      	cbz	r0, 8006818 <_vfiprintf_r+0x18>
 8006810:	6983      	ldr	r3, [r0, #24]
 8006812:	b90b      	cbnz	r3, 8006818 <_vfiprintf_r+0x18>
 8006814:	f000 fb10 	bl	8006e38 <__sinit>
 8006818:	4b89      	ldr	r3, [pc, #548]	; (8006a40 <_vfiprintf_r+0x240>)
 800681a:	429d      	cmp	r5, r3
 800681c:	d11b      	bne.n	8006856 <_vfiprintf_r+0x56>
 800681e:	6875      	ldr	r5, [r6, #4]
 8006820:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006822:	07d9      	lsls	r1, r3, #31
 8006824:	d405      	bmi.n	8006832 <_vfiprintf_r+0x32>
 8006826:	89ab      	ldrh	r3, [r5, #12]
 8006828:	059a      	lsls	r2, r3, #22
 800682a:	d402      	bmi.n	8006832 <_vfiprintf_r+0x32>
 800682c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800682e:	f7fb fbcb 	bl	8001fc8 <__retarget_lock_acquire_recursive>
 8006832:	89ab      	ldrh	r3, [r5, #12]
 8006834:	071b      	lsls	r3, r3, #28
 8006836:	d501      	bpl.n	800683c <_vfiprintf_r+0x3c>
 8006838:	692b      	ldr	r3, [r5, #16]
 800683a:	b9eb      	cbnz	r3, 8006878 <_vfiprintf_r+0x78>
 800683c:	4629      	mov	r1, r5
 800683e:	4630      	mov	r0, r6
 8006840:	f000 f96e 	bl	8006b20 <__swsetup_r>
 8006844:	b1c0      	cbz	r0, 8006878 <_vfiprintf_r+0x78>
 8006846:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006848:	07dc      	lsls	r4, r3, #31
 800684a:	d50e      	bpl.n	800686a <_vfiprintf_r+0x6a>
 800684c:	f04f 30ff 	mov.w	r0, #4294967295
 8006850:	b01d      	add	sp, #116	; 0x74
 8006852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006856:	4b7b      	ldr	r3, [pc, #492]	; (8006a44 <_vfiprintf_r+0x244>)
 8006858:	429d      	cmp	r5, r3
 800685a:	d101      	bne.n	8006860 <_vfiprintf_r+0x60>
 800685c:	68b5      	ldr	r5, [r6, #8]
 800685e:	e7df      	b.n	8006820 <_vfiprintf_r+0x20>
 8006860:	4b79      	ldr	r3, [pc, #484]	; (8006a48 <_vfiprintf_r+0x248>)
 8006862:	429d      	cmp	r5, r3
 8006864:	bf08      	it	eq
 8006866:	68f5      	ldreq	r5, [r6, #12]
 8006868:	e7da      	b.n	8006820 <_vfiprintf_r+0x20>
 800686a:	89ab      	ldrh	r3, [r5, #12]
 800686c:	0598      	lsls	r0, r3, #22
 800686e:	d4ed      	bmi.n	800684c <_vfiprintf_r+0x4c>
 8006870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006872:	f7fb fbbd 	bl	8001ff0 <__retarget_lock_release_recursive>
 8006876:	e7e9      	b.n	800684c <_vfiprintf_r+0x4c>
 8006878:	2300      	movs	r3, #0
 800687a:	9309      	str	r3, [sp, #36]	; 0x24
 800687c:	2320      	movs	r3, #32
 800687e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006882:	2330      	movs	r3, #48	; 0x30
 8006884:	f04f 0901 	mov.w	r9, #1
 8006888:	f8cd 800c 	str.w	r8, [sp, #12]
 800688c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006a4c <_vfiprintf_r+0x24c>
 8006890:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006894:	4623      	mov	r3, r4
 8006896:	469a      	mov	sl, r3
 8006898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800689c:	b10a      	cbz	r2, 80068a2 <_vfiprintf_r+0xa2>
 800689e:	2a25      	cmp	r2, #37	; 0x25
 80068a0:	d1f9      	bne.n	8006896 <_vfiprintf_r+0x96>
 80068a2:	ebba 0b04 	subs.w	fp, sl, r4
 80068a6:	d00b      	beq.n	80068c0 <_vfiprintf_r+0xc0>
 80068a8:	465b      	mov	r3, fp
 80068aa:	4622      	mov	r2, r4
 80068ac:	4629      	mov	r1, r5
 80068ae:	4630      	mov	r0, r6
 80068b0:	f7ff ff94 	bl	80067dc <__sfputs_r>
 80068b4:	3001      	adds	r0, #1
 80068b6:	f000 80aa 	beq.w	8006a0e <_vfiprintf_r+0x20e>
 80068ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068bc:	445a      	add	r2, fp
 80068be:	9209      	str	r2, [sp, #36]	; 0x24
 80068c0:	f89a 3000 	ldrb.w	r3, [sl]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 80a2 	beq.w	8006a0e <_vfiprintf_r+0x20e>
 80068ca:	2300      	movs	r3, #0
 80068cc:	f04f 32ff 	mov.w	r2, #4294967295
 80068d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068d4:	f10a 0a01 	add.w	sl, sl, #1
 80068d8:	9304      	str	r3, [sp, #16]
 80068da:	9307      	str	r3, [sp, #28]
 80068dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068e0:	931a      	str	r3, [sp, #104]	; 0x68
 80068e2:	4654      	mov	r4, sl
 80068e4:	2205      	movs	r2, #5
 80068e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ea:	4858      	ldr	r0, [pc, #352]	; (8006a4c <_vfiprintf_r+0x24c>)
 80068ec:	f7ff f9ca 	bl	8005c84 <memchr>
 80068f0:	9a04      	ldr	r2, [sp, #16]
 80068f2:	b9d8      	cbnz	r0, 800692c <_vfiprintf_r+0x12c>
 80068f4:	06d1      	lsls	r1, r2, #27
 80068f6:	bf44      	itt	mi
 80068f8:	2320      	movmi	r3, #32
 80068fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068fe:	0713      	lsls	r3, r2, #28
 8006900:	bf44      	itt	mi
 8006902:	232b      	movmi	r3, #43	; 0x2b
 8006904:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006908:	f89a 3000 	ldrb.w	r3, [sl]
 800690c:	2b2a      	cmp	r3, #42	; 0x2a
 800690e:	d015      	beq.n	800693c <_vfiprintf_r+0x13c>
 8006910:	4654      	mov	r4, sl
 8006912:	2000      	movs	r0, #0
 8006914:	f04f 0c0a 	mov.w	ip, #10
 8006918:	9a07      	ldr	r2, [sp, #28]
 800691a:	4621      	mov	r1, r4
 800691c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006920:	3b30      	subs	r3, #48	; 0x30
 8006922:	2b09      	cmp	r3, #9
 8006924:	d94e      	bls.n	80069c4 <_vfiprintf_r+0x1c4>
 8006926:	b1b0      	cbz	r0, 8006956 <_vfiprintf_r+0x156>
 8006928:	9207      	str	r2, [sp, #28]
 800692a:	e014      	b.n	8006956 <_vfiprintf_r+0x156>
 800692c:	eba0 0308 	sub.w	r3, r0, r8
 8006930:	fa09 f303 	lsl.w	r3, r9, r3
 8006934:	4313      	orrs	r3, r2
 8006936:	46a2      	mov	sl, r4
 8006938:	9304      	str	r3, [sp, #16]
 800693a:	e7d2      	b.n	80068e2 <_vfiprintf_r+0xe2>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	1d19      	adds	r1, r3, #4
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	9103      	str	r1, [sp, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	bfbb      	ittet	lt
 8006948:	425b      	neglt	r3, r3
 800694a:	f042 0202 	orrlt.w	r2, r2, #2
 800694e:	9307      	strge	r3, [sp, #28]
 8006950:	9307      	strlt	r3, [sp, #28]
 8006952:	bfb8      	it	lt
 8006954:	9204      	strlt	r2, [sp, #16]
 8006956:	7823      	ldrb	r3, [r4, #0]
 8006958:	2b2e      	cmp	r3, #46	; 0x2e
 800695a:	d10c      	bne.n	8006976 <_vfiprintf_r+0x176>
 800695c:	7863      	ldrb	r3, [r4, #1]
 800695e:	2b2a      	cmp	r3, #42	; 0x2a
 8006960:	d135      	bne.n	80069ce <_vfiprintf_r+0x1ce>
 8006962:	9b03      	ldr	r3, [sp, #12]
 8006964:	3402      	adds	r4, #2
 8006966:	1d1a      	adds	r2, r3, #4
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	9203      	str	r2, [sp, #12]
 800696c:	2b00      	cmp	r3, #0
 800696e:	bfb8      	it	lt
 8006970:	f04f 33ff 	movlt.w	r3, #4294967295
 8006974:	9305      	str	r3, [sp, #20]
 8006976:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006a50 <_vfiprintf_r+0x250>
 800697a:	2203      	movs	r2, #3
 800697c:	4650      	mov	r0, sl
 800697e:	7821      	ldrb	r1, [r4, #0]
 8006980:	f7ff f980 	bl	8005c84 <memchr>
 8006984:	b140      	cbz	r0, 8006998 <_vfiprintf_r+0x198>
 8006986:	2340      	movs	r3, #64	; 0x40
 8006988:	eba0 000a 	sub.w	r0, r0, sl
 800698c:	fa03 f000 	lsl.w	r0, r3, r0
 8006990:	9b04      	ldr	r3, [sp, #16]
 8006992:	3401      	adds	r4, #1
 8006994:	4303      	orrs	r3, r0
 8006996:	9304      	str	r3, [sp, #16]
 8006998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800699c:	2206      	movs	r2, #6
 800699e:	482d      	ldr	r0, [pc, #180]	; (8006a54 <_vfiprintf_r+0x254>)
 80069a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069a4:	f7ff f96e 	bl	8005c84 <memchr>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	d03f      	beq.n	8006a2c <_vfiprintf_r+0x22c>
 80069ac:	4b2a      	ldr	r3, [pc, #168]	; (8006a58 <_vfiprintf_r+0x258>)
 80069ae:	bb1b      	cbnz	r3, 80069f8 <_vfiprintf_r+0x1f8>
 80069b0:	9b03      	ldr	r3, [sp, #12]
 80069b2:	3307      	adds	r3, #7
 80069b4:	f023 0307 	bic.w	r3, r3, #7
 80069b8:	3308      	adds	r3, #8
 80069ba:	9303      	str	r3, [sp, #12]
 80069bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069be:	443b      	add	r3, r7
 80069c0:	9309      	str	r3, [sp, #36]	; 0x24
 80069c2:	e767      	b.n	8006894 <_vfiprintf_r+0x94>
 80069c4:	460c      	mov	r4, r1
 80069c6:	2001      	movs	r0, #1
 80069c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80069cc:	e7a5      	b.n	800691a <_vfiprintf_r+0x11a>
 80069ce:	2300      	movs	r3, #0
 80069d0:	f04f 0c0a 	mov.w	ip, #10
 80069d4:	4619      	mov	r1, r3
 80069d6:	3401      	adds	r4, #1
 80069d8:	9305      	str	r3, [sp, #20]
 80069da:	4620      	mov	r0, r4
 80069dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069e0:	3a30      	subs	r2, #48	; 0x30
 80069e2:	2a09      	cmp	r2, #9
 80069e4:	d903      	bls.n	80069ee <_vfiprintf_r+0x1ee>
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d0c5      	beq.n	8006976 <_vfiprintf_r+0x176>
 80069ea:	9105      	str	r1, [sp, #20]
 80069ec:	e7c3      	b.n	8006976 <_vfiprintf_r+0x176>
 80069ee:	4604      	mov	r4, r0
 80069f0:	2301      	movs	r3, #1
 80069f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80069f6:	e7f0      	b.n	80069da <_vfiprintf_r+0x1da>
 80069f8:	ab03      	add	r3, sp, #12
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	462a      	mov	r2, r5
 80069fe:	4630      	mov	r0, r6
 8006a00:	4b16      	ldr	r3, [pc, #88]	; (8006a5c <_vfiprintf_r+0x25c>)
 8006a02:	a904      	add	r1, sp, #16
 8006a04:	f7fd fec6 	bl	8004794 <_printf_float>
 8006a08:	4607      	mov	r7, r0
 8006a0a:	1c78      	adds	r0, r7, #1
 8006a0c:	d1d6      	bne.n	80069bc <_vfiprintf_r+0x1bc>
 8006a0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a10:	07d9      	lsls	r1, r3, #31
 8006a12:	d405      	bmi.n	8006a20 <_vfiprintf_r+0x220>
 8006a14:	89ab      	ldrh	r3, [r5, #12]
 8006a16:	059a      	lsls	r2, r3, #22
 8006a18:	d402      	bmi.n	8006a20 <_vfiprintf_r+0x220>
 8006a1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a1c:	f7fb fae8 	bl	8001ff0 <__retarget_lock_release_recursive>
 8006a20:	89ab      	ldrh	r3, [r5, #12]
 8006a22:	065b      	lsls	r3, r3, #25
 8006a24:	f53f af12 	bmi.w	800684c <_vfiprintf_r+0x4c>
 8006a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a2a:	e711      	b.n	8006850 <_vfiprintf_r+0x50>
 8006a2c:	ab03      	add	r3, sp, #12
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	462a      	mov	r2, r5
 8006a32:	4630      	mov	r0, r6
 8006a34:	4b09      	ldr	r3, [pc, #36]	; (8006a5c <_vfiprintf_r+0x25c>)
 8006a36:	a904      	add	r1, sp, #16
 8006a38:	f7fe f948 	bl	8004ccc <_printf_i>
 8006a3c:	e7e4      	b.n	8006a08 <_vfiprintf_r+0x208>
 8006a3e:	bf00      	nop
 8006a40:	08007c64 	.word	0x08007c64
 8006a44:	08007c84 	.word	0x08007c84
 8006a48:	08007c44 	.word	0x08007c44
 8006a4c:	08007aec 	.word	0x08007aec
 8006a50:	08007af2 	.word	0x08007af2
 8006a54:	08007af6 	.word	0x08007af6
 8006a58:	08004795 	.word	0x08004795
 8006a5c:	080067dd 	.word	0x080067dd

08006a60 <__swbuf_r>:
 8006a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a62:	460e      	mov	r6, r1
 8006a64:	4614      	mov	r4, r2
 8006a66:	4605      	mov	r5, r0
 8006a68:	b118      	cbz	r0, 8006a72 <__swbuf_r+0x12>
 8006a6a:	6983      	ldr	r3, [r0, #24]
 8006a6c:	b90b      	cbnz	r3, 8006a72 <__swbuf_r+0x12>
 8006a6e:	f000 f9e3 	bl	8006e38 <__sinit>
 8006a72:	4b21      	ldr	r3, [pc, #132]	; (8006af8 <__swbuf_r+0x98>)
 8006a74:	429c      	cmp	r4, r3
 8006a76:	d12b      	bne.n	8006ad0 <__swbuf_r+0x70>
 8006a78:	686c      	ldr	r4, [r5, #4]
 8006a7a:	69a3      	ldr	r3, [r4, #24]
 8006a7c:	60a3      	str	r3, [r4, #8]
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	071a      	lsls	r2, r3, #28
 8006a82:	d52f      	bpl.n	8006ae4 <__swbuf_r+0x84>
 8006a84:	6923      	ldr	r3, [r4, #16]
 8006a86:	b36b      	cbz	r3, 8006ae4 <__swbuf_r+0x84>
 8006a88:	6923      	ldr	r3, [r4, #16]
 8006a8a:	6820      	ldr	r0, [r4, #0]
 8006a8c:	b2f6      	uxtb	r6, r6
 8006a8e:	1ac0      	subs	r0, r0, r3
 8006a90:	6963      	ldr	r3, [r4, #20]
 8006a92:	4637      	mov	r7, r6
 8006a94:	4283      	cmp	r3, r0
 8006a96:	dc04      	bgt.n	8006aa2 <__swbuf_r+0x42>
 8006a98:	4621      	mov	r1, r4
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 f938 	bl	8006d10 <_fflush_r>
 8006aa0:	bb30      	cbnz	r0, 8006af0 <__swbuf_r+0x90>
 8006aa2:	68a3      	ldr	r3, [r4, #8]
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	60a3      	str	r3, [r4, #8]
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	6022      	str	r2, [r4, #0]
 8006ab0:	701e      	strb	r6, [r3, #0]
 8006ab2:	6963      	ldr	r3, [r4, #20]
 8006ab4:	4283      	cmp	r3, r0
 8006ab6:	d004      	beq.n	8006ac2 <__swbuf_r+0x62>
 8006ab8:	89a3      	ldrh	r3, [r4, #12]
 8006aba:	07db      	lsls	r3, r3, #31
 8006abc:	d506      	bpl.n	8006acc <__swbuf_r+0x6c>
 8006abe:	2e0a      	cmp	r6, #10
 8006ac0:	d104      	bne.n	8006acc <__swbuf_r+0x6c>
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f000 f923 	bl	8006d10 <_fflush_r>
 8006aca:	b988      	cbnz	r0, 8006af0 <__swbuf_r+0x90>
 8006acc:	4638      	mov	r0, r7
 8006ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	; (8006afc <__swbuf_r+0x9c>)
 8006ad2:	429c      	cmp	r4, r3
 8006ad4:	d101      	bne.n	8006ada <__swbuf_r+0x7a>
 8006ad6:	68ac      	ldr	r4, [r5, #8]
 8006ad8:	e7cf      	b.n	8006a7a <__swbuf_r+0x1a>
 8006ada:	4b09      	ldr	r3, [pc, #36]	; (8006b00 <__swbuf_r+0xa0>)
 8006adc:	429c      	cmp	r4, r3
 8006ade:	bf08      	it	eq
 8006ae0:	68ec      	ldreq	r4, [r5, #12]
 8006ae2:	e7ca      	b.n	8006a7a <__swbuf_r+0x1a>
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	f000 f81a 	bl	8006b20 <__swsetup_r>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d0cb      	beq.n	8006a88 <__swbuf_r+0x28>
 8006af0:	f04f 37ff 	mov.w	r7, #4294967295
 8006af4:	e7ea      	b.n	8006acc <__swbuf_r+0x6c>
 8006af6:	bf00      	nop
 8006af8:	08007c64 	.word	0x08007c64
 8006afc:	08007c84 	.word	0x08007c84
 8006b00:	08007c44 	.word	0x08007c44

08006b04 <__ascii_wctomb>:
 8006b04:	4603      	mov	r3, r0
 8006b06:	4608      	mov	r0, r1
 8006b08:	b141      	cbz	r1, 8006b1c <__ascii_wctomb+0x18>
 8006b0a:	2aff      	cmp	r2, #255	; 0xff
 8006b0c:	d904      	bls.n	8006b18 <__ascii_wctomb+0x14>
 8006b0e:	228a      	movs	r2, #138	; 0x8a
 8006b10:	f04f 30ff 	mov.w	r0, #4294967295
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	4770      	bx	lr
 8006b18:	2001      	movs	r0, #1
 8006b1a:	700a      	strb	r2, [r1, #0]
 8006b1c:	4770      	bx	lr
	...

08006b20 <__swsetup_r>:
 8006b20:	4b32      	ldr	r3, [pc, #200]	; (8006bec <__swsetup_r+0xcc>)
 8006b22:	b570      	push	{r4, r5, r6, lr}
 8006b24:	681d      	ldr	r5, [r3, #0]
 8006b26:	4606      	mov	r6, r0
 8006b28:	460c      	mov	r4, r1
 8006b2a:	b125      	cbz	r5, 8006b36 <__swsetup_r+0x16>
 8006b2c:	69ab      	ldr	r3, [r5, #24]
 8006b2e:	b913      	cbnz	r3, 8006b36 <__swsetup_r+0x16>
 8006b30:	4628      	mov	r0, r5
 8006b32:	f000 f981 	bl	8006e38 <__sinit>
 8006b36:	4b2e      	ldr	r3, [pc, #184]	; (8006bf0 <__swsetup_r+0xd0>)
 8006b38:	429c      	cmp	r4, r3
 8006b3a:	d10f      	bne.n	8006b5c <__swsetup_r+0x3c>
 8006b3c:	686c      	ldr	r4, [r5, #4]
 8006b3e:	89a3      	ldrh	r3, [r4, #12]
 8006b40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b44:	0719      	lsls	r1, r3, #28
 8006b46:	d42c      	bmi.n	8006ba2 <__swsetup_r+0x82>
 8006b48:	06dd      	lsls	r5, r3, #27
 8006b4a:	d411      	bmi.n	8006b70 <__swsetup_r+0x50>
 8006b4c:	2309      	movs	r3, #9
 8006b4e:	6033      	str	r3, [r6, #0]
 8006b50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295
 8006b58:	81a3      	strh	r3, [r4, #12]
 8006b5a:	e03e      	b.n	8006bda <__swsetup_r+0xba>
 8006b5c:	4b25      	ldr	r3, [pc, #148]	; (8006bf4 <__swsetup_r+0xd4>)
 8006b5e:	429c      	cmp	r4, r3
 8006b60:	d101      	bne.n	8006b66 <__swsetup_r+0x46>
 8006b62:	68ac      	ldr	r4, [r5, #8]
 8006b64:	e7eb      	b.n	8006b3e <__swsetup_r+0x1e>
 8006b66:	4b24      	ldr	r3, [pc, #144]	; (8006bf8 <__swsetup_r+0xd8>)
 8006b68:	429c      	cmp	r4, r3
 8006b6a:	bf08      	it	eq
 8006b6c:	68ec      	ldreq	r4, [r5, #12]
 8006b6e:	e7e6      	b.n	8006b3e <__swsetup_r+0x1e>
 8006b70:	0758      	lsls	r0, r3, #29
 8006b72:	d512      	bpl.n	8006b9a <__swsetup_r+0x7a>
 8006b74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b76:	b141      	cbz	r1, 8006b8a <__swsetup_r+0x6a>
 8006b78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b7c:	4299      	cmp	r1, r3
 8006b7e:	d002      	beq.n	8006b86 <__swsetup_r+0x66>
 8006b80:	4630      	mov	r0, r6
 8006b82:	f7fd fc8d 	bl	80044a0 <_free_r>
 8006b86:	2300      	movs	r3, #0
 8006b88:	6363      	str	r3, [r4, #52]	; 0x34
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b90:	81a3      	strh	r3, [r4, #12]
 8006b92:	2300      	movs	r3, #0
 8006b94:	6063      	str	r3, [r4, #4]
 8006b96:	6923      	ldr	r3, [r4, #16]
 8006b98:	6023      	str	r3, [r4, #0]
 8006b9a:	89a3      	ldrh	r3, [r4, #12]
 8006b9c:	f043 0308 	orr.w	r3, r3, #8
 8006ba0:	81a3      	strh	r3, [r4, #12]
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	b94b      	cbnz	r3, 8006bba <__swsetup_r+0x9a>
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bb0:	d003      	beq.n	8006bba <__swsetup_r+0x9a>
 8006bb2:	4621      	mov	r1, r4
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f000 fa01 	bl	8006fbc <__smakebuf_r>
 8006bba:	89a0      	ldrh	r0, [r4, #12]
 8006bbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bc0:	f010 0301 	ands.w	r3, r0, #1
 8006bc4:	d00a      	beq.n	8006bdc <__swsetup_r+0xbc>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60a3      	str	r3, [r4, #8]
 8006bca:	6963      	ldr	r3, [r4, #20]
 8006bcc:	425b      	negs	r3, r3
 8006bce:	61a3      	str	r3, [r4, #24]
 8006bd0:	6923      	ldr	r3, [r4, #16]
 8006bd2:	b943      	cbnz	r3, 8006be6 <__swsetup_r+0xc6>
 8006bd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006bd8:	d1ba      	bne.n	8006b50 <__swsetup_r+0x30>
 8006bda:	bd70      	pop	{r4, r5, r6, pc}
 8006bdc:	0781      	lsls	r1, r0, #30
 8006bde:	bf58      	it	pl
 8006be0:	6963      	ldrpl	r3, [r4, #20]
 8006be2:	60a3      	str	r3, [r4, #8]
 8006be4:	e7f4      	b.n	8006bd0 <__swsetup_r+0xb0>
 8006be6:	2000      	movs	r0, #0
 8006be8:	e7f7      	b.n	8006bda <__swsetup_r+0xba>
 8006bea:	bf00      	nop
 8006bec:	20000010 	.word	0x20000010
 8006bf0:	08007c64 	.word	0x08007c64
 8006bf4:	08007c84 	.word	0x08007c84
 8006bf8:	08007c44 	.word	0x08007c44

08006bfc <abort>:
 8006bfc:	2006      	movs	r0, #6
 8006bfe:	b508      	push	{r3, lr}
 8006c00:	f000 fa4c 	bl	800709c <raise>
 8006c04:	2001      	movs	r0, #1
 8006c06:	f7fa f9a6 	bl	8000f56 <_exit>
	...

08006c0c <__sflush_r>:
 8006c0c:	898a      	ldrh	r2, [r1, #12]
 8006c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c10:	4605      	mov	r5, r0
 8006c12:	0710      	lsls	r0, r2, #28
 8006c14:	460c      	mov	r4, r1
 8006c16:	d457      	bmi.n	8006cc8 <__sflush_r+0xbc>
 8006c18:	684b      	ldr	r3, [r1, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dc04      	bgt.n	8006c28 <__sflush_r+0x1c>
 8006c1e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	dc01      	bgt.n	8006c28 <__sflush_r+0x1c>
 8006c24:	2000      	movs	r0, #0
 8006c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c2a:	2e00      	cmp	r6, #0
 8006c2c:	d0fa      	beq.n	8006c24 <__sflush_r+0x18>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c34:	682f      	ldr	r7, [r5, #0]
 8006c36:	602b      	str	r3, [r5, #0]
 8006c38:	d032      	beq.n	8006ca0 <__sflush_r+0x94>
 8006c3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c3c:	89a3      	ldrh	r3, [r4, #12]
 8006c3e:	075a      	lsls	r2, r3, #29
 8006c40:	d505      	bpl.n	8006c4e <__sflush_r+0x42>
 8006c42:	6863      	ldr	r3, [r4, #4]
 8006c44:	1ac0      	subs	r0, r0, r3
 8006c46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c48:	b10b      	cbz	r3, 8006c4e <__sflush_r+0x42>
 8006c4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c4c:	1ac0      	subs	r0, r0, r3
 8006c4e:	2300      	movs	r3, #0
 8006c50:	4602      	mov	r2, r0
 8006c52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c54:	4628      	mov	r0, r5
 8006c56:	6a21      	ldr	r1, [r4, #32]
 8006c58:	47b0      	blx	r6
 8006c5a:	1c43      	adds	r3, r0, #1
 8006c5c:	89a3      	ldrh	r3, [r4, #12]
 8006c5e:	d106      	bne.n	8006c6e <__sflush_r+0x62>
 8006c60:	6829      	ldr	r1, [r5, #0]
 8006c62:	291d      	cmp	r1, #29
 8006c64:	d82c      	bhi.n	8006cc0 <__sflush_r+0xb4>
 8006c66:	4a29      	ldr	r2, [pc, #164]	; (8006d0c <__sflush_r+0x100>)
 8006c68:	40ca      	lsrs	r2, r1
 8006c6a:	07d6      	lsls	r6, r2, #31
 8006c6c:	d528      	bpl.n	8006cc0 <__sflush_r+0xb4>
 8006c6e:	2200      	movs	r2, #0
 8006c70:	6062      	str	r2, [r4, #4]
 8006c72:	6922      	ldr	r2, [r4, #16]
 8006c74:	04d9      	lsls	r1, r3, #19
 8006c76:	6022      	str	r2, [r4, #0]
 8006c78:	d504      	bpl.n	8006c84 <__sflush_r+0x78>
 8006c7a:	1c42      	adds	r2, r0, #1
 8006c7c:	d101      	bne.n	8006c82 <__sflush_r+0x76>
 8006c7e:	682b      	ldr	r3, [r5, #0]
 8006c80:	b903      	cbnz	r3, 8006c84 <__sflush_r+0x78>
 8006c82:	6560      	str	r0, [r4, #84]	; 0x54
 8006c84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c86:	602f      	str	r7, [r5, #0]
 8006c88:	2900      	cmp	r1, #0
 8006c8a:	d0cb      	beq.n	8006c24 <__sflush_r+0x18>
 8006c8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c90:	4299      	cmp	r1, r3
 8006c92:	d002      	beq.n	8006c9a <__sflush_r+0x8e>
 8006c94:	4628      	mov	r0, r5
 8006c96:	f7fd fc03 	bl	80044a0 <_free_r>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	6360      	str	r0, [r4, #52]	; 0x34
 8006c9e:	e7c2      	b.n	8006c26 <__sflush_r+0x1a>
 8006ca0:	6a21      	ldr	r1, [r4, #32]
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	47b0      	blx	r6
 8006ca8:	1c41      	adds	r1, r0, #1
 8006caa:	d1c7      	bne.n	8006c3c <__sflush_r+0x30>
 8006cac:	682b      	ldr	r3, [r5, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d0c4      	beq.n	8006c3c <__sflush_r+0x30>
 8006cb2:	2b1d      	cmp	r3, #29
 8006cb4:	d001      	beq.n	8006cba <__sflush_r+0xae>
 8006cb6:	2b16      	cmp	r3, #22
 8006cb8:	d101      	bne.n	8006cbe <__sflush_r+0xb2>
 8006cba:	602f      	str	r7, [r5, #0]
 8006cbc:	e7b2      	b.n	8006c24 <__sflush_r+0x18>
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc4:	81a3      	strh	r3, [r4, #12]
 8006cc6:	e7ae      	b.n	8006c26 <__sflush_r+0x1a>
 8006cc8:	690f      	ldr	r7, [r1, #16]
 8006cca:	2f00      	cmp	r7, #0
 8006ccc:	d0aa      	beq.n	8006c24 <__sflush_r+0x18>
 8006cce:	0793      	lsls	r3, r2, #30
 8006cd0:	bf18      	it	ne
 8006cd2:	2300      	movne	r3, #0
 8006cd4:	680e      	ldr	r6, [r1, #0]
 8006cd6:	bf08      	it	eq
 8006cd8:	694b      	ldreq	r3, [r1, #20]
 8006cda:	1bf6      	subs	r6, r6, r7
 8006cdc:	600f      	str	r7, [r1, #0]
 8006cde:	608b      	str	r3, [r1, #8]
 8006ce0:	2e00      	cmp	r6, #0
 8006ce2:	dd9f      	ble.n	8006c24 <__sflush_r+0x18>
 8006ce4:	4633      	mov	r3, r6
 8006ce6:	463a      	mov	r2, r7
 8006ce8:	4628      	mov	r0, r5
 8006cea:	6a21      	ldr	r1, [r4, #32]
 8006cec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006cf0:	47e0      	blx	ip
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	dc06      	bgt.n	8006d04 <__sflush_r+0xf8>
 8006cf6:	89a3      	ldrh	r3, [r4, #12]
 8006cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d00:	81a3      	strh	r3, [r4, #12]
 8006d02:	e790      	b.n	8006c26 <__sflush_r+0x1a>
 8006d04:	4407      	add	r7, r0
 8006d06:	1a36      	subs	r6, r6, r0
 8006d08:	e7ea      	b.n	8006ce0 <__sflush_r+0xd4>
 8006d0a:	bf00      	nop
 8006d0c:	20400001 	.word	0x20400001

08006d10 <_fflush_r>:
 8006d10:	b538      	push	{r3, r4, r5, lr}
 8006d12:	690b      	ldr	r3, [r1, #16]
 8006d14:	4605      	mov	r5, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	b913      	cbnz	r3, 8006d20 <_fflush_r+0x10>
 8006d1a:	2500      	movs	r5, #0
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	bd38      	pop	{r3, r4, r5, pc}
 8006d20:	b118      	cbz	r0, 8006d2a <_fflush_r+0x1a>
 8006d22:	6983      	ldr	r3, [r0, #24]
 8006d24:	b90b      	cbnz	r3, 8006d2a <_fflush_r+0x1a>
 8006d26:	f000 f887 	bl	8006e38 <__sinit>
 8006d2a:	4b14      	ldr	r3, [pc, #80]	; (8006d7c <_fflush_r+0x6c>)
 8006d2c:	429c      	cmp	r4, r3
 8006d2e:	d11b      	bne.n	8006d68 <_fflush_r+0x58>
 8006d30:	686c      	ldr	r4, [r5, #4]
 8006d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d0ef      	beq.n	8006d1a <_fflush_r+0xa>
 8006d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d3c:	07d0      	lsls	r0, r2, #31
 8006d3e:	d404      	bmi.n	8006d4a <_fflush_r+0x3a>
 8006d40:	0599      	lsls	r1, r3, #22
 8006d42:	d402      	bmi.n	8006d4a <_fflush_r+0x3a>
 8006d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d46:	f7fb f93f 	bl	8001fc8 <__retarget_lock_acquire_recursive>
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	f7ff ff5d 	bl	8006c0c <__sflush_r>
 8006d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d54:	4605      	mov	r5, r0
 8006d56:	07da      	lsls	r2, r3, #31
 8006d58:	d4e0      	bmi.n	8006d1c <_fflush_r+0xc>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	059b      	lsls	r3, r3, #22
 8006d5e:	d4dd      	bmi.n	8006d1c <_fflush_r+0xc>
 8006d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d62:	f7fb f945 	bl	8001ff0 <__retarget_lock_release_recursive>
 8006d66:	e7d9      	b.n	8006d1c <_fflush_r+0xc>
 8006d68:	4b05      	ldr	r3, [pc, #20]	; (8006d80 <_fflush_r+0x70>)
 8006d6a:	429c      	cmp	r4, r3
 8006d6c:	d101      	bne.n	8006d72 <_fflush_r+0x62>
 8006d6e:	68ac      	ldr	r4, [r5, #8]
 8006d70:	e7df      	b.n	8006d32 <_fflush_r+0x22>
 8006d72:	4b04      	ldr	r3, [pc, #16]	; (8006d84 <_fflush_r+0x74>)
 8006d74:	429c      	cmp	r4, r3
 8006d76:	bf08      	it	eq
 8006d78:	68ec      	ldreq	r4, [r5, #12]
 8006d7a:	e7da      	b.n	8006d32 <_fflush_r+0x22>
 8006d7c:	08007c64 	.word	0x08007c64
 8006d80:	08007c84 	.word	0x08007c84
 8006d84:	08007c44 	.word	0x08007c44

08006d88 <std>:
 8006d88:	2300      	movs	r3, #0
 8006d8a:	b510      	push	{r4, lr}
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d96:	6083      	str	r3, [r0, #8]
 8006d98:	8181      	strh	r1, [r0, #12]
 8006d9a:	6643      	str	r3, [r0, #100]	; 0x64
 8006d9c:	81c2      	strh	r2, [r0, #14]
 8006d9e:	6183      	str	r3, [r0, #24]
 8006da0:	4619      	mov	r1, r3
 8006da2:	2208      	movs	r2, #8
 8006da4:	305c      	adds	r0, #92	; 0x5c
 8006da6:	f7fd fb73 	bl	8004490 <memset>
 8006daa:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <std+0x38>)
 8006dac:	6224      	str	r4, [r4, #32]
 8006dae:	6263      	str	r3, [r4, #36]	; 0x24
 8006db0:	4b04      	ldr	r3, [pc, #16]	; (8006dc4 <std+0x3c>)
 8006db2:	62a3      	str	r3, [r4, #40]	; 0x28
 8006db4:	4b04      	ldr	r3, [pc, #16]	; (8006dc8 <std+0x40>)
 8006db6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006db8:	4b04      	ldr	r3, [pc, #16]	; (8006dcc <std+0x44>)
 8006dba:	6323      	str	r3, [r4, #48]	; 0x30
 8006dbc:	bd10      	pop	{r4, pc}
 8006dbe:	bf00      	nop
 8006dc0:	080070d5 	.word	0x080070d5
 8006dc4:	080070f7 	.word	0x080070f7
 8006dc8:	0800712f 	.word	0x0800712f
 8006dcc:	08007153 	.word	0x08007153

08006dd0 <_cleanup_r>:
 8006dd0:	4901      	ldr	r1, [pc, #4]	; (8006dd8 <_cleanup_r+0x8>)
 8006dd2:	f000 b8af 	b.w	8006f34 <_fwalk_reent>
 8006dd6:	bf00      	nop
 8006dd8:	08006d11 	.word	0x08006d11

08006ddc <__sfmoreglue>:
 8006ddc:	2268      	movs	r2, #104	; 0x68
 8006dde:	b570      	push	{r4, r5, r6, lr}
 8006de0:	1e4d      	subs	r5, r1, #1
 8006de2:	4355      	muls	r5, r2
 8006de4:	460e      	mov	r6, r1
 8006de6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dea:	f7fd fbc1 	bl	8004570 <_malloc_r>
 8006dee:	4604      	mov	r4, r0
 8006df0:	b140      	cbz	r0, 8006e04 <__sfmoreglue+0x28>
 8006df2:	2100      	movs	r1, #0
 8006df4:	e9c0 1600 	strd	r1, r6, [r0]
 8006df8:	300c      	adds	r0, #12
 8006dfa:	60a0      	str	r0, [r4, #8]
 8006dfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e00:	f7fd fb46 	bl	8004490 <memset>
 8006e04:	4620      	mov	r0, r4
 8006e06:	bd70      	pop	{r4, r5, r6, pc}

08006e08 <__sfp_lock_acquire>:
 8006e08:	4801      	ldr	r0, [pc, #4]	; (8006e10 <__sfp_lock_acquire+0x8>)
 8006e0a:	f7fb b8dd 	b.w	8001fc8 <__retarget_lock_acquire_recursive>
 8006e0e:	bf00      	nop
 8006e10:	20000758 	.word	0x20000758

08006e14 <__sfp_lock_release>:
 8006e14:	4801      	ldr	r0, [pc, #4]	; (8006e1c <__sfp_lock_release+0x8>)
 8006e16:	f7fb b8eb 	b.w	8001ff0 <__retarget_lock_release_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	20000758 	.word	0x20000758

08006e20 <__sinit_lock_acquire>:
 8006e20:	4801      	ldr	r0, [pc, #4]	; (8006e28 <__sinit_lock_acquire+0x8>)
 8006e22:	f7fb b8d1 	b.w	8001fc8 <__retarget_lock_acquire_recursive>
 8006e26:	bf00      	nop
 8006e28:	20000758 	.word	0x20000758

08006e2c <__sinit_lock_release>:
 8006e2c:	4801      	ldr	r0, [pc, #4]	; (8006e34 <__sinit_lock_release+0x8>)
 8006e2e:	f7fb b8df 	b.w	8001ff0 <__retarget_lock_release_recursive>
 8006e32:	bf00      	nop
 8006e34:	20000758 	.word	0x20000758

08006e38 <__sinit>:
 8006e38:	b510      	push	{r4, lr}
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	f7ff fff0 	bl	8006e20 <__sinit_lock_acquire>
 8006e40:	69a3      	ldr	r3, [r4, #24]
 8006e42:	b11b      	cbz	r3, 8006e4c <__sinit+0x14>
 8006e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e48:	f7ff bff0 	b.w	8006e2c <__sinit_lock_release>
 8006e4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e50:	6523      	str	r3, [r4, #80]	; 0x50
 8006e52:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <__sinit+0x68>)
 8006e54:	4a13      	ldr	r2, [pc, #76]	; (8006ea4 <__sinit+0x6c>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e5a:	42a3      	cmp	r3, r4
 8006e5c:	bf08      	it	eq
 8006e5e:	2301      	moveq	r3, #1
 8006e60:	4620      	mov	r0, r4
 8006e62:	bf08      	it	eq
 8006e64:	61a3      	streq	r3, [r4, #24]
 8006e66:	f000 f81f 	bl	8006ea8 <__sfp>
 8006e6a:	6060      	str	r0, [r4, #4]
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f000 f81b 	bl	8006ea8 <__sfp>
 8006e72:	60a0      	str	r0, [r4, #8]
 8006e74:	4620      	mov	r0, r4
 8006e76:	f000 f817 	bl	8006ea8 <__sfp>
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	2104      	movs	r1, #4
 8006e7e:	60e0      	str	r0, [r4, #12]
 8006e80:	6860      	ldr	r0, [r4, #4]
 8006e82:	f7ff ff81 	bl	8006d88 <std>
 8006e86:	2201      	movs	r2, #1
 8006e88:	2109      	movs	r1, #9
 8006e8a:	68a0      	ldr	r0, [r4, #8]
 8006e8c:	f7ff ff7c 	bl	8006d88 <std>
 8006e90:	2202      	movs	r2, #2
 8006e92:	2112      	movs	r1, #18
 8006e94:	68e0      	ldr	r0, [r4, #12]
 8006e96:	f7ff ff77 	bl	8006d88 <std>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	61a3      	str	r3, [r4, #24]
 8006e9e:	e7d1      	b.n	8006e44 <__sinit+0xc>
 8006ea0:	080078c8 	.word	0x080078c8
 8006ea4:	08006dd1 	.word	0x08006dd1

08006ea8 <__sfp>:
 8006ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eaa:	4607      	mov	r7, r0
 8006eac:	f7ff ffac 	bl	8006e08 <__sfp_lock_acquire>
 8006eb0:	4b1e      	ldr	r3, [pc, #120]	; (8006f2c <__sfp+0x84>)
 8006eb2:	681e      	ldr	r6, [r3, #0]
 8006eb4:	69b3      	ldr	r3, [r6, #24]
 8006eb6:	b913      	cbnz	r3, 8006ebe <__sfp+0x16>
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f7ff ffbd 	bl	8006e38 <__sinit>
 8006ebe:	3648      	adds	r6, #72	; 0x48
 8006ec0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	d503      	bpl.n	8006ed0 <__sfp+0x28>
 8006ec8:	6833      	ldr	r3, [r6, #0]
 8006eca:	b30b      	cbz	r3, 8006f10 <__sfp+0x68>
 8006ecc:	6836      	ldr	r6, [r6, #0]
 8006ece:	e7f7      	b.n	8006ec0 <__sfp+0x18>
 8006ed0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ed4:	b9d5      	cbnz	r5, 8006f0c <__sfp+0x64>
 8006ed6:	4b16      	ldr	r3, [pc, #88]	; (8006f30 <__sfp+0x88>)
 8006ed8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006edc:	60e3      	str	r3, [r4, #12]
 8006ede:	6665      	str	r5, [r4, #100]	; 0x64
 8006ee0:	f7fb f84c 	bl	8001f7c <__retarget_lock_init_recursive>
 8006ee4:	f7ff ff96 	bl	8006e14 <__sfp_lock_release>
 8006ee8:	2208      	movs	r2, #8
 8006eea:	4629      	mov	r1, r5
 8006eec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ef0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ef4:	6025      	str	r5, [r4, #0]
 8006ef6:	61a5      	str	r5, [r4, #24]
 8006ef8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006efc:	f7fd fac8 	bl	8004490 <memset>
 8006f00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f08:	4620      	mov	r0, r4
 8006f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f0c:	3468      	adds	r4, #104	; 0x68
 8006f0e:	e7d9      	b.n	8006ec4 <__sfp+0x1c>
 8006f10:	2104      	movs	r1, #4
 8006f12:	4638      	mov	r0, r7
 8006f14:	f7ff ff62 	bl	8006ddc <__sfmoreglue>
 8006f18:	4604      	mov	r4, r0
 8006f1a:	6030      	str	r0, [r6, #0]
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	d1d5      	bne.n	8006ecc <__sfp+0x24>
 8006f20:	f7ff ff78 	bl	8006e14 <__sfp_lock_release>
 8006f24:	230c      	movs	r3, #12
 8006f26:	603b      	str	r3, [r7, #0]
 8006f28:	e7ee      	b.n	8006f08 <__sfp+0x60>
 8006f2a:	bf00      	nop
 8006f2c:	080078c8 	.word	0x080078c8
 8006f30:	ffff0001 	.word	0xffff0001

08006f34 <_fwalk_reent>:
 8006f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f38:	4606      	mov	r6, r0
 8006f3a:	4688      	mov	r8, r1
 8006f3c:	2700      	movs	r7, #0
 8006f3e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f46:	f1b9 0901 	subs.w	r9, r9, #1
 8006f4a:	d505      	bpl.n	8006f58 <_fwalk_reent+0x24>
 8006f4c:	6824      	ldr	r4, [r4, #0]
 8006f4e:	2c00      	cmp	r4, #0
 8006f50:	d1f7      	bne.n	8006f42 <_fwalk_reent+0xe>
 8006f52:	4638      	mov	r0, r7
 8006f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f58:	89ab      	ldrh	r3, [r5, #12]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d907      	bls.n	8006f6e <_fwalk_reent+0x3a>
 8006f5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f62:	3301      	adds	r3, #1
 8006f64:	d003      	beq.n	8006f6e <_fwalk_reent+0x3a>
 8006f66:	4629      	mov	r1, r5
 8006f68:	4630      	mov	r0, r6
 8006f6a:	47c0      	blx	r8
 8006f6c:	4307      	orrs	r7, r0
 8006f6e:	3568      	adds	r5, #104	; 0x68
 8006f70:	e7e9      	b.n	8006f46 <_fwalk_reent+0x12>

08006f72 <__swhatbuf_r>:
 8006f72:	b570      	push	{r4, r5, r6, lr}
 8006f74:	460e      	mov	r6, r1
 8006f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f7a:	4614      	mov	r4, r2
 8006f7c:	2900      	cmp	r1, #0
 8006f7e:	461d      	mov	r5, r3
 8006f80:	b096      	sub	sp, #88	; 0x58
 8006f82:	da08      	bge.n	8006f96 <__swhatbuf_r+0x24>
 8006f84:	2200      	movs	r2, #0
 8006f86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006f8a:	602a      	str	r2, [r5, #0]
 8006f8c:	061a      	lsls	r2, r3, #24
 8006f8e:	d410      	bmi.n	8006fb2 <__swhatbuf_r+0x40>
 8006f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f94:	e00e      	b.n	8006fb4 <__swhatbuf_r+0x42>
 8006f96:	466a      	mov	r2, sp
 8006f98:	f000 f902 	bl	80071a0 <_fstat_r>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	dbf1      	blt.n	8006f84 <__swhatbuf_r+0x12>
 8006fa0:	9a01      	ldr	r2, [sp, #4]
 8006fa2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006fa6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006faa:	425a      	negs	r2, r3
 8006fac:	415a      	adcs	r2, r3
 8006fae:	602a      	str	r2, [r5, #0]
 8006fb0:	e7ee      	b.n	8006f90 <__swhatbuf_r+0x1e>
 8006fb2:	2340      	movs	r3, #64	; 0x40
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	6023      	str	r3, [r4, #0]
 8006fb8:	b016      	add	sp, #88	; 0x58
 8006fba:	bd70      	pop	{r4, r5, r6, pc}

08006fbc <__smakebuf_r>:
 8006fbc:	898b      	ldrh	r3, [r1, #12]
 8006fbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006fc0:	079d      	lsls	r5, r3, #30
 8006fc2:	4606      	mov	r6, r0
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	d507      	bpl.n	8006fd8 <__smakebuf_r+0x1c>
 8006fc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	6123      	str	r3, [r4, #16]
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	6163      	str	r3, [r4, #20]
 8006fd4:	b002      	add	sp, #8
 8006fd6:	bd70      	pop	{r4, r5, r6, pc}
 8006fd8:	466a      	mov	r2, sp
 8006fda:	ab01      	add	r3, sp, #4
 8006fdc:	f7ff ffc9 	bl	8006f72 <__swhatbuf_r>
 8006fe0:	9900      	ldr	r1, [sp, #0]
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f7fd fac3 	bl	8004570 <_malloc_r>
 8006fea:	b948      	cbnz	r0, 8007000 <__smakebuf_r+0x44>
 8006fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff0:	059a      	lsls	r2, r3, #22
 8006ff2:	d4ef      	bmi.n	8006fd4 <__smakebuf_r+0x18>
 8006ff4:	f023 0303 	bic.w	r3, r3, #3
 8006ff8:	f043 0302 	orr.w	r3, r3, #2
 8006ffc:	81a3      	strh	r3, [r4, #12]
 8006ffe:	e7e3      	b.n	8006fc8 <__smakebuf_r+0xc>
 8007000:	4b0d      	ldr	r3, [pc, #52]	; (8007038 <__smakebuf_r+0x7c>)
 8007002:	62b3      	str	r3, [r6, #40]	; 0x28
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	6020      	str	r0, [r4, #0]
 8007008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800700c:	81a3      	strh	r3, [r4, #12]
 800700e:	9b00      	ldr	r3, [sp, #0]
 8007010:	6120      	str	r0, [r4, #16]
 8007012:	6163      	str	r3, [r4, #20]
 8007014:	9b01      	ldr	r3, [sp, #4]
 8007016:	b15b      	cbz	r3, 8007030 <__smakebuf_r+0x74>
 8007018:	4630      	mov	r0, r6
 800701a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800701e:	f000 f8d1 	bl	80071c4 <_isatty_r>
 8007022:	b128      	cbz	r0, 8007030 <__smakebuf_r+0x74>
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	f023 0303 	bic.w	r3, r3, #3
 800702a:	f043 0301 	orr.w	r3, r3, #1
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	89a0      	ldrh	r0, [r4, #12]
 8007032:	4305      	orrs	r5, r0
 8007034:	81a5      	strh	r5, [r4, #12]
 8007036:	e7cd      	b.n	8006fd4 <__smakebuf_r+0x18>
 8007038:	08006dd1 	.word	0x08006dd1

0800703c <_malloc_usable_size_r>:
 800703c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007040:	1f18      	subs	r0, r3, #4
 8007042:	2b00      	cmp	r3, #0
 8007044:	bfbc      	itt	lt
 8007046:	580b      	ldrlt	r3, [r1, r0]
 8007048:	18c0      	addlt	r0, r0, r3
 800704a:	4770      	bx	lr

0800704c <_raise_r>:
 800704c:	291f      	cmp	r1, #31
 800704e:	b538      	push	{r3, r4, r5, lr}
 8007050:	4604      	mov	r4, r0
 8007052:	460d      	mov	r5, r1
 8007054:	d904      	bls.n	8007060 <_raise_r+0x14>
 8007056:	2316      	movs	r3, #22
 8007058:	6003      	str	r3, [r0, #0]
 800705a:	f04f 30ff 	mov.w	r0, #4294967295
 800705e:	bd38      	pop	{r3, r4, r5, pc}
 8007060:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007062:	b112      	cbz	r2, 800706a <_raise_r+0x1e>
 8007064:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007068:	b94b      	cbnz	r3, 800707e <_raise_r+0x32>
 800706a:	4620      	mov	r0, r4
 800706c:	f000 f830 	bl	80070d0 <_getpid_r>
 8007070:	462a      	mov	r2, r5
 8007072:	4601      	mov	r1, r0
 8007074:	4620      	mov	r0, r4
 8007076:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800707a:	f000 b817 	b.w	80070ac <_kill_r>
 800707e:	2b01      	cmp	r3, #1
 8007080:	d00a      	beq.n	8007098 <_raise_r+0x4c>
 8007082:	1c59      	adds	r1, r3, #1
 8007084:	d103      	bne.n	800708e <_raise_r+0x42>
 8007086:	2316      	movs	r3, #22
 8007088:	6003      	str	r3, [r0, #0]
 800708a:	2001      	movs	r0, #1
 800708c:	e7e7      	b.n	800705e <_raise_r+0x12>
 800708e:	2400      	movs	r4, #0
 8007090:	4628      	mov	r0, r5
 8007092:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007096:	4798      	blx	r3
 8007098:	2000      	movs	r0, #0
 800709a:	e7e0      	b.n	800705e <_raise_r+0x12>

0800709c <raise>:
 800709c:	4b02      	ldr	r3, [pc, #8]	; (80070a8 <raise+0xc>)
 800709e:	4601      	mov	r1, r0
 80070a0:	6818      	ldr	r0, [r3, #0]
 80070a2:	f7ff bfd3 	b.w	800704c <_raise_r>
 80070a6:	bf00      	nop
 80070a8:	20000010 	.word	0x20000010

080070ac <_kill_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	2300      	movs	r3, #0
 80070b0:	4d06      	ldr	r5, [pc, #24]	; (80070cc <_kill_r+0x20>)
 80070b2:	4604      	mov	r4, r0
 80070b4:	4608      	mov	r0, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	f7f9 ff3c 	bl	8000f36 <_kill>
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	d102      	bne.n	80070c8 <_kill_r+0x1c>
 80070c2:	682b      	ldr	r3, [r5, #0]
 80070c4:	b103      	cbz	r3, 80070c8 <_kill_r+0x1c>
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	bd38      	pop	{r3, r4, r5, pc}
 80070ca:	bf00      	nop
 80070cc:	200014b8 	.word	0x200014b8

080070d0 <_getpid_r>:
 80070d0:	f7f9 bf2a 	b.w	8000f28 <_getpid>

080070d4 <__sread>:
 80070d4:	b510      	push	{r4, lr}
 80070d6:	460c      	mov	r4, r1
 80070d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070dc:	f000 f894 	bl	8007208 <_read_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	bfab      	itete	ge
 80070e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070e6:	89a3      	ldrhlt	r3, [r4, #12]
 80070e8:	181b      	addge	r3, r3, r0
 80070ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80070ee:	bfac      	ite	ge
 80070f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80070f2:	81a3      	strhlt	r3, [r4, #12]
 80070f4:	bd10      	pop	{r4, pc}

080070f6 <__swrite>:
 80070f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fa:	461f      	mov	r7, r3
 80070fc:	898b      	ldrh	r3, [r1, #12]
 80070fe:	4605      	mov	r5, r0
 8007100:	05db      	lsls	r3, r3, #23
 8007102:	460c      	mov	r4, r1
 8007104:	4616      	mov	r6, r2
 8007106:	d505      	bpl.n	8007114 <__swrite+0x1e>
 8007108:	2302      	movs	r3, #2
 800710a:	2200      	movs	r2, #0
 800710c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007110:	f000 f868 	bl	80071e4 <_lseek_r>
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	4632      	mov	r2, r6
 8007118:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	4628      	mov	r0, r5
 8007120:	463b      	mov	r3, r7
 8007122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800712a:	f000 b817 	b.w	800715c <_write_r>

0800712e <__sseek>:
 800712e:	b510      	push	{r4, lr}
 8007130:	460c      	mov	r4, r1
 8007132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007136:	f000 f855 	bl	80071e4 <_lseek_r>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	bf15      	itete	ne
 8007140:	6560      	strne	r0, [r4, #84]	; 0x54
 8007142:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007146:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800714a:	81a3      	strheq	r3, [r4, #12]
 800714c:	bf18      	it	ne
 800714e:	81a3      	strhne	r3, [r4, #12]
 8007150:	bd10      	pop	{r4, pc}

08007152 <__sclose>:
 8007152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007156:	f000 b813 	b.w	8007180 <_close_r>
	...

0800715c <_write_r>:
 800715c:	b538      	push	{r3, r4, r5, lr}
 800715e:	4604      	mov	r4, r0
 8007160:	4608      	mov	r0, r1
 8007162:	4611      	mov	r1, r2
 8007164:	2200      	movs	r2, #0
 8007166:	4d05      	ldr	r5, [pc, #20]	; (800717c <_write_r+0x20>)
 8007168:	602a      	str	r2, [r5, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	f7f9 ff1a 	bl	8000fa4 <_write>
 8007170:	1c43      	adds	r3, r0, #1
 8007172:	d102      	bne.n	800717a <_write_r+0x1e>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	b103      	cbz	r3, 800717a <_write_r+0x1e>
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	bd38      	pop	{r3, r4, r5, pc}
 800717c:	200014b8 	.word	0x200014b8

08007180 <_close_r>:
 8007180:	b538      	push	{r3, r4, r5, lr}
 8007182:	2300      	movs	r3, #0
 8007184:	4d05      	ldr	r5, [pc, #20]	; (800719c <_close_r+0x1c>)
 8007186:	4604      	mov	r4, r0
 8007188:	4608      	mov	r0, r1
 800718a:	602b      	str	r3, [r5, #0]
 800718c:	f7f9 ff26 	bl	8000fdc <_close>
 8007190:	1c43      	adds	r3, r0, #1
 8007192:	d102      	bne.n	800719a <_close_r+0x1a>
 8007194:	682b      	ldr	r3, [r5, #0]
 8007196:	b103      	cbz	r3, 800719a <_close_r+0x1a>
 8007198:	6023      	str	r3, [r4, #0]
 800719a:	bd38      	pop	{r3, r4, r5, pc}
 800719c:	200014b8 	.word	0x200014b8

080071a0 <_fstat_r>:
 80071a0:	b538      	push	{r3, r4, r5, lr}
 80071a2:	2300      	movs	r3, #0
 80071a4:	4d06      	ldr	r5, [pc, #24]	; (80071c0 <_fstat_r+0x20>)
 80071a6:	4604      	mov	r4, r0
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	602b      	str	r3, [r5, #0]
 80071ae:	f7f9 ff20 	bl	8000ff2 <_fstat>
 80071b2:	1c43      	adds	r3, r0, #1
 80071b4:	d102      	bne.n	80071bc <_fstat_r+0x1c>
 80071b6:	682b      	ldr	r3, [r5, #0]
 80071b8:	b103      	cbz	r3, 80071bc <_fstat_r+0x1c>
 80071ba:	6023      	str	r3, [r4, #0]
 80071bc:	bd38      	pop	{r3, r4, r5, pc}
 80071be:	bf00      	nop
 80071c0:	200014b8 	.word	0x200014b8

080071c4 <_isatty_r>:
 80071c4:	b538      	push	{r3, r4, r5, lr}
 80071c6:	2300      	movs	r3, #0
 80071c8:	4d05      	ldr	r5, [pc, #20]	; (80071e0 <_isatty_r+0x1c>)
 80071ca:	4604      	mov	r4, r0
 80071cc:	4608      	mov	r0, r1
 80071ce:	602b      	str	r3, [r5, #0]
 80071d0:	f7f9 ff1e 	bl	8001010 <_isatty>
 80071d4:	1c43      	adds	r3, r0, #1
 80071d6:	d102      	bne.n	80071de <_isatty_r+0x1a>
 80071d8:	682b      	ldr	r3, [r5, #0]
 80071da:	b103      	cbz	r3, 80071de <_isatty_r+0x1a>
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	bd38      	pop	{r3, r4, r5, pc}
 80071e0:	200014b8 	.word	0x200014b8

080071e4 <_lseek_r>:
 80071e4:	b538      	push	{r3, r4, r5, lr}
 80071e6:	4604      	mov	r4, r0
 80071e8:	4608      	mov	r0, r1
 80071ea:	4611      	mov	r1, r2
 80071ec:	2200      	movs	r2, #0
 80071ee:	4d05      	ldr	r5, [pc, #20]	; (8007204 <_lseek_r+0x20>)
 80071f0:	602a      	str	r2, [r5, #0]
 80071f2:	461a      	mov	r2, r3
 80071f4:	f7f9 ff16 	bl	8001024 <_lseek>
 80071f8:	1c43      	adds	r3, r0, #1
 80071fa:	d102      	bne.n	8007202 <_lseek_r+0x1e>
 80071fc:	682b      	ldr	r3, [r5, #0]
 80071fe:	b103      	cbz	r3, 8007202 <_lseek_r+0x1e>
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	bd38      	pop	{r3, r4, r5, pc}
 8007204:	200014b8 	.word	0x200014b8

08007208 <_read_r>:
 8007208:	b538      	push	{r3, r4, r5, lr}
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	4611      	mov	r1, r2
 8007210:	2200      	movs	r2, #0
 8007212:	4d05      	ldr	r5, [pc, #20]	; (8007228 <_read_r+0x20>)
 8007214:	602a      	str	r2, [r5, #0]
 8007216:	461a      	mov	r2, r3
 8007218:	f7f9 fea7 	bl	8000f6a <_read>
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d102      	bne.n	8007226 <_read_r+0x1e>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	b103      	cbz	r3, 8007226 <_read_r+0x1e>
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	bd38      	pop	{r3, r4, r5, pc}
 8007228:	200014b8 	.word	0x200014b8

0800722c <_init>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr

08007238 <_fini>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr
