Flow report for FPGA
Fri Aug  1 17:39:19 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Fri Aug  1 17:39:19 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGA                                            ;
; Top-level Entity Name              ; FPGA_TOP                                        ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M50DAF484C7G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 29,610 / 49,760 ( 60 % )                        ;
;     Total combinational functions  ; 27,630 / 49,760 ( 56 % )                        ;
;     Dedicated logic registers      ; 9,601 / 49,760 ( 19 % )                         ;
; Total registers                    ; 9601                                            ;
; Total pins                         ; 162 / 360 ( 45 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,357,568 / 1,677,312 ( 81 % )                  ;
; Embedded Multiplier 9-bit elements ; 8 / 288 ( 3 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/01/2025 17:28:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; FPGA                ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 242380420758382.175403690322300        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; simulation/modelsim                    ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; MISC_FILE                           ; PLL_bb.v                               ; --            ; --          ; --                                ;
; MISC_FILE                           ; PLL.ppf                                ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; FPGA_TOP    ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; FPGA_TOP    ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; FPGA_TOP    ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; SEARCH_PATH                         ; ../rtl/riscv/i2c/i2c/trunk/rtl/verilog ; --            ; --          ; --                                ;
; SEARCH_PATH                         ; ../rtl/riscv/common                    ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; FPGA_TOP                               ; FPGA          ; --          ; --                                ;
; VERILOG_INPUT_VERSION               ; SystemVerilog_2005                     ; Verilog_2001  ; --          ; --                                ;
; VERILOG_MACRO                       ; FPGA=<None>                            ; --            ; --          ; --                                ;
; VERILOG_MACRO                       ; FPGA_ALTERA=<None>                     ; --            ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:05:03     ; 1.0                     ; 5182 MB             ; 00:05:11                           ;
; Fitter               ; 00:04:57     ; 1.5                     ; 6038 MB             ; 00:11:35                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 4940 MB             ; 00:00:05                           ;
; Timing Analyzer      ; 00:00:33     ; 2.8                     ; 5261 MB             ; 00:01:26                           ;
; EDA Netlist Writer   ; 00:00:06     ; 1.0                     ; 4877 MB             ; 00:00:06                           ;
; Total                ; 00:10:44     ; --                      ; --                  ; 00:18:23                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; PC-8001          ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; PC-8001          ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; PC-8001          ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; PC-8001          ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; PC-8001          ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA
quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA
quartus_sta FPGA -c FPGA
quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA



