Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 11 21:20:00 2024
| Host         : DESKTOP-4F847D8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           27          
HPDR-1     Warning           Port pin direction inconsistency                    16          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               69          
TIMING-18  Warning           Missing input or output delay                       16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.578     -472.307                    221                10585        0.020        0.000                      0                10585        1.845        0.000                       0                  5218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/DAC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                    1.879        0.000                      0                   29        0.406        0.000                      0                   29        3.500        0.000                       0                    45  
clk_fpga_0                               -25.578     -472.307                    221                10262        0.020        0.000                      0                10262        3.020        0.000                       0                  5165  
system_i/DAC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.641        0.000                      0                  294        0.949        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.244%)  route 0.653ns (55.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.739     4.900    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     5.418 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           0.653     6.071    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.556%)  route 0.506ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.478     5.377 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/Q
                         net (fo=1, routed)           0.506     5.884    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -1.005     7.775    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.556%)  route 0.506ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.736     4.897    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.478     5.375 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.506     5.882    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_D2)      -1.005     7.774    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.556%)  route 0.506ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.731     4.892    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.478     5.370 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[11]/Q
                         net (fo=1, routed)           0.506     5.877    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.535     8.447    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_D2)      -1.005     7.770    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.592%)  route 0.527ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.741     4.902    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.527     5.947    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y58         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.369     5.786    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           0.369     5.786    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/Q
                         net (fo=1, routed)           0.369     5.786    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.735     4.896    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     5.414 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/Q
                         net (fo=1, routed)           0.369     5.783    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_D2)      -0.834     7.945    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.731     4.892    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y80         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.410 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           0.369     5.779    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.535     8.447    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  2.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.582     1.637    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.180     1.981    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.180     1.985    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.582     1.637    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.227     2.028    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.587     1.642    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.227     2.033    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.488%)  route 0.231ns (58.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.231     2.037    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.698%)  route 0.283ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.283     2.088    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.036%)  route 0.304ns (64.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.588     1.643    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.304     2.111    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.853     1.999    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (33.993%)  route 0.318ns (66.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=1, routed)           0.318     2.118    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.824%)  route 0.336ns (67.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/Q
                         net (fo=1, routed)           0.336     2.135    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.897%)  route 0.367ns (69.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y72         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/Q
                         net (fo=1, routed)           0.367     2.166    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y80   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          221  Failing Endpoints,  Worst Slack      -25.578ns,  Total Violation     -472.307ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.578ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.303ns  (logic 22.391ns (67.234%)  route 10.912ns (32.766%))
  Logic Levels:           118  (CARRY4=106 LUT1=1 LUT2=8 LUT3=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.676 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.879    23.242    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.329    23.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.121 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.121    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.349 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.349    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.463 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.463    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.577 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.577    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.691 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.691    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.805 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.805    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.919 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    24.919    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.097 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.882    25.978    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.329    26.307 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.307    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.840    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.308 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.308    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.425 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.425    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.542 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.542    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.660 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.660    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.854    28.692    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X11Y56         LUT2 (Prop_lut2_I1_O)        0.332    29.024 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.024    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.574 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.574    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.688    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.802    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.916 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    29.916    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.030 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.030    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.144 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.144    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.529 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          0.903    31.432    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.329    31.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4/O
                         net (fo=1, routed)           0.000    31.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.294 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    32.294    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.411 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    32.411    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.528 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    32.528    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    32.645    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    32.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    32.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.996 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    32.996    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.113 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.113    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.270 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          1.069    34.339    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.332    34.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_i_4/O
                         net (fo=1, routed)           0.000    34.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_i_4_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.221 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98/CO[3]
                         net (fo=1, routed)           0.000    35.221    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.335 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99/CO[3]
                         net (fo=1, routed)           0.000    35.335    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100/CO[3]
                         net (fo=1, routed)           0.000    35.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101/CO[3]
                         net (fo=1, routed)           0.000    35.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102/CO[3]
                         net (fo=1, routed)           0.000    35.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103/CO[3]
                         net (fo=1, routed)           0.000    35.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104/CO[3]
                         net (fo=1, routed)           0.000    35.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105/CO[3]
                         net (fo=1, routed)           0.000    36.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.290 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__106/CO[0]
                         net (fo=1, routed)           0.000    36.290    system_i/lock_in/inst/lock_in/multiplicador/ref/B[0]
    SLICE_X14Y66         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.484    10.676    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X14Y66         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/C
                         clock pessimism              0.116    10.792    
                         clock uncertainty           -0.125    10.667    
    SLICE_X14Y66         FDRE (Setup_fdre_C_D)        0.046    10.713    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                         -36.290    
  -------------------------------------------------------------------
                         slack                                -25.578    

Slack (VIOLATED) :        -23.126ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.563ns  (logic 20.440ns (66.878%)  route 10.123ns (33.122%))
  Logic Levels:           108  (CARRY4=97 LUT1=1 LUT2=8 LUT3=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.879    23.242    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.329    23.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.121 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.121    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.349 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.349    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.463 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.463    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.577 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.577    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.691 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.691    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.805 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.805    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.919 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    24.919    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.097 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.882    25.978    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.329    26.307 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.307    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.840    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.308 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.308    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.425 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.425    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.542 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.542    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.660 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.660    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.854    28.692    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X11Y56         LUT2 (Prop_lut2_I1_O)        0.332    29.024 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.024    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.574 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.574    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.688    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.802    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.916 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    29.916    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.030 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.030    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.144 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.144    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.529 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          0.903    31.432    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.329    31.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4/O
                         net (fo=1, routed)           0.000    31.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.294 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    32.294    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.411 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    32.411    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.528 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    32.528    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    32.645    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    32.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.879 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    32.879    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.996 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    32.996    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.113 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.113    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.270 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          0.280    33.550    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X13Y66         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X13Y66         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)       -0.248    10.425    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                -23.126    

Slack (VIOLATED) :        -20.348ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.818ns  (logic 18.602ns (66.871%)  route 9.216ns (33.129%))
  Logic Levels:           98  (CARRY4=88 LUT1=1 LUT2=7 LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.879    23.242    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.329    23.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.121 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.121    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.349 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.349    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.463 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.463    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.577 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.577    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.691 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.691    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.805 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.805    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.919 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    24.919    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.097 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.882    25.978    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.329    26.307 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.307    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.840    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.308 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.308    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.425 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.425    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.542 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.542    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.660 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.660    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.854    28.692    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X11Y56         LUT2 (Prop_lut2_I1_O)        0.332    29.024 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.024    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.574 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.574    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.688 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.688    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.802 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.802    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.916 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    29.916    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.030 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.030    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.144 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.144    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.258    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.529 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          0.276    30.805    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X10Y64         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X10Y64         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.218    10.457    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                         -30.805    
  -------------------------------------------------------------------
                         slack                                -20.348    

Slack (VIOLATED) :        -19.404ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.293ns  (logic 16.930ns (62.030%)  route 10.363ns (37.970%))
  Logic Levels:           70  (CARRY4=58 LUT1=1 LUT2=9 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=29, routed)          0.444     3.874    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.998 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     3.998    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.548 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.548    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.662    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.776    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.890    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.161 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          1.094     6.255    system_i/data_source_0/inst/B[11]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.373     6.628 r  system_i/data_source_0/inst/index_20_i_188/O
                         net (fo=1, routed)           0.000     6.628    system_i/data_source_0/inst/index_20_i_188_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.160    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.274    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.388    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.893     8.438    system_i/data_source_0/inst/B[10]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.767 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.767    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.317 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.317    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.431    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.545    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.659    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.816 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          1.066    10.881    system_i/data_source_0/inst/B[9]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    11.210 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    11.210    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.760    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.874    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.102    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.280 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.900    13.180    system_i/data_source_0/inst/B[8]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.329    13.509 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.509    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.042 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.042    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.159 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.159    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.276 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.276    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.393 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.393    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.550 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.815    15.366    system_i/data_source_0/inst/B[7]
    SLICE_X23Y33         LUT2 (Prop_lut2_I1_O)        0.332    15.698 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.698    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.248 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.248    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.362    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.476    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.590    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.747 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.828    17.574    system_i/data_source_0/inst/B[6]
    SLICE_X21Y32         LUT2 (Prop_lut2_I1_O)        0.329    17.903 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.903    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.453 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.453    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.567    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.681    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.795    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.973 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          1.007    19.981    system_i/data_source_0/inst/B[5]
    SLICE_X22Y31         LUT2 (Prop_lut2_I1_O)        0.329    20.310 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    20.310    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.860 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.860    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.974    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.380 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.782    22.162    system_i/data_source_0/inst/B[4]
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.329    22.491 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.491    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.041 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.041    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.155    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.269 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.269    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.383 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.561 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.862    24.423    system_i/data_source_0/inst/B[3]
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.329    24.752 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.752    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.285 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    25.285    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.402 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.402    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.519 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.519    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.636 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.636    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.815 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.838    26.653    system_i/data_source_0/inst/B[2]
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.332    26.985 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.985    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.535 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.535    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.649 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.649    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.763 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.763    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.877 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.877    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.055 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.834    28.889    system_i/data_source_0/inst/B[1]
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.329    29.218 r  system_i/data_source_0/inst/index_20_i_237/O
                         net (fo=1, routed)           0.000    29.218    system_i/data_source_0/inst/index_20_i_237_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.768 r  system_i/data_source_0/inst/index_20_i_170/CO[3]
                         net (fo=1, routed)           0.000    29.768    system_i/data_source_0/inst/index_20_i_170_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  system_i/data_source_0/inst/index_20_i_106/CO[3]
                         net (fo=1, routed)           0.000    29.882    system_i/data_source_0/inst/index_20_i_106_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.996 r  system_i/data_source_0/inst/index_20_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.996    system_i/data_source_0/inst/index_20_i_45_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.267 r  system_i/data_source_0/inst/index_20_i_13/CO[0]
                         net (fo=1, routed)           0.000    30.267    system_i/data_source_0/inst/B[0]
    SLICE_X25Y31         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.485    10.677    system_i/data_source_0/inst/clock
    SLICE_X25Y31         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/C
                         clock pessimism              0.265    10.942    
                         clock uncertainty           -0.125    10.817    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.046    10.863    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -30.267    
  -------------------------------------------------------------------
                         slack                                -19.404    

Slack (VIOLATED) :        -17.219ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.081ns  (logic 15.552ns (62.006%)  route 9.529ns (37.994%))
  Logic Levels:           65  (CARRY4=54 LUT1=1 LUT2=9 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=29, routed)          0.444     3.874    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.998 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     3.998    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.548 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.548    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.662    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.776    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.890    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.161 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          1.094     6.255    system_i/data_source_0/inst/B[11]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.373     6.628 r  system_i/data_source_0/inst/index_20_i_188/O
                         net (fo=1, routed)           0.000     6.628    system_i/data_source_0/inst/index_20_i_188_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.160    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.274    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.388    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.893     8.438    system_i/data_source_0/inst/B[10]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.767 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.767    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.317 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.317    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.431    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.545    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.659    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.816 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          1.066    10.881    system_i/data_source_0/inst/B[9]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    11.210 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    11.210    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.760    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.874    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.102    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.280 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.900    13.180    system_i/data_source_0/inst/B[8]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.329    13.509 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.509    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.042 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.042    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.159 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.159    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.276 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.276    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.393 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.393    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.550 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.815    15.366    system_i/data_source_0/inst/B[7]
    SLICE_X23Y33         LUT2 (Prop_lut2_I1_O)        0.332    15.698 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.698    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.248 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.248    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.362    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.476    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.590    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.747 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.828    17.574    system_i/data_source_0/inst/B[6]
    SLICE_X21Y32         LUT2 (Prop_lut2_I1_O)        0.329    17.903 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.903    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.453 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.453    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.567    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.681    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.795    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.973 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          1.007    19.981    system_i/data_source_0/inst/B[5]
    SLICE_X22Y31         LUT2 (Prop_lut2_I1_O)        0.329    20.310 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    20.310    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.860 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.860    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.974    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.380 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.782    22.162    system_i/data_source_0/inst/B[4]
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.329    22.491 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.491    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.041 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.041    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.155    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.269 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.269    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.383 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.561 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.862    24.423    system_i/data_source_0/inst/B[3]
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.329    24.752 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.752    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.285 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    25.285    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.402 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.402    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.519 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.519    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.636 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.636    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.815 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.838    26.653    system_i/data_source_0/inst/B[2]
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.332    26.985 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.985    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.535 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.535    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.649 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.649    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.763 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.763    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.877 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.877    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.055 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.000    28.055    system_i/data_source_0/inst/B[1]
    SLICE_X23Y32         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.487    10.679    system_i/data_source_0/inst/clock
    SLICE_X23Y32         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/C
                         clock pessimism              0.265    10.944    
                         clock uncertainty           -0.125    10.819    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)        0.017    10.836    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                         -28.055    
  -------------------------------------------------------------------
                         slack                                -17.219    

Slack (VIOLATED) :        -17.098ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.851ns  (logic 16.765ns (67.461%)  route 8.086ns (32.539%))
  Logic Levels:           88  (CARRY4=79 LUT1=1 LUT2=6 LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.879    23.242    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.329    23.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.121 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.121    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.349 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.349    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.463 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.463    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.577 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.577    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.691 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.691    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.805 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.805    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.919 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    24.919    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.097 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.882    25.978    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.329    26.307 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.307    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.840 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.840    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.074 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.308 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.308    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.425 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.425    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.542 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.542    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.660 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.660    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.000    27.839    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X10Y63         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X10Y63         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X10Y63         FDRE (Setup_fdre_C_D)        0.066    10.741    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -27.838    
  -------------------------------------------------------------------
                         slack                                -17.098    

Slack (VIOLATED) :        -14.929ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 14.150ns (61.950%)  route 8.691ns (38.050%))
  Logic Levels:           59  (CARRY4=49 LUT1=1 LUT2=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=29, routed)          0.444     3.874    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.998 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     3.998    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.548 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.548    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.662    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.776    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.890    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.161 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          1.094     6.255    system_i/data_source_0/inst/B[11]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.373     6.628 r  system_i/data_source_0/inst/index_20_i_188/O
                         net (fo=1, routed)           0.000     6.628    system_i/data_source_0/inst/index_20_i_188_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.160    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.274    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.388    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.893     8.438    system_i/data_source_0/inst/B[10]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.767 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.767    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.317 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.317    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.431    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.545    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.659    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.816 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          1.066    10.881    system_i/data_source_0/inst/B[9]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    11.210 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    11.210    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.760    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.874    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.102    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.280 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.900    13.180    system_i/data_source_0/inst/B[8]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.329    13.509 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.509    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.042 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.042    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.159 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.159    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.276 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.276    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.393 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.393    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.550 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.815    15.366    system_i/data_source_0/inst/B[7]
    SLICE_X23Y33         LUT2 (Prop_lut2_I1_O)        0.332    15.698 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.698    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.248 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.248    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.362    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.476    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.590    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.747 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.828    17.574    system_i/data_source_0/inst/B[6]
    SLICE_X21Y32         LUT2 (Prop_lut2_I1_O)        0.329    17.903 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.903    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.453 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.453    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.567    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.681    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.795    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.973 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          1.007    19.981    system_i/data_source_0/inst/B[5]
    SLICE_X22Y31         LUT2 (Prop_lut2_I1_O)        0.329    20.310 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    20.310    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.860 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.860    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.974    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.380 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.782    22.162    system_i/data_source_0/inst/B[4]
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.329    22.491 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.491    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.041 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.041    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.155    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.269 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.269    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.383 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.561 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.862    24.423    system_i/data_source_0/inst/B[3]
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.329    24.752 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.752    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.285 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    25.285    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.402 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.402    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.519 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.519    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.636 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.636    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.815 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.000    25.815    system_i/data_source_0/inst/B[2]
    SLICE_X24Y33         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.488    10.680    system_i/data_source_0/inst/clock
    SLICE_X24Y33         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/C
                         clock pessimism              0.265    10.945    
                         clock uncertainty           -0.125    10.820    
    SLICE_X24Y33         FDRE (Setup_fdre_C_D)        0.066    10.886    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -25.815    
  -------------------------------------------------------------------
                         slack                                -14.929    

Slack (VIOLATED) :        -14.403ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.110ns  (logic 14.905ns (67.413%)  route 7.205ns (32.587%))
  Logic Levels:           78  (CARRY4=70 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.879    23.242    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.329    23.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.121 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.121    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.349 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.349    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.463 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.463    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.577 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.577    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.691 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.691    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.805 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.805    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.919 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    24.919    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.097 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.000    25.097    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X9Y61          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.494    10.686    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X9Y61          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X9Y61          FDRE (Setup_fdre_C_D)        0.017    10.694    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                         -25.097    
  -------------------------------------------------------------------
                         slack                                -14.403    

Slack (VIOLATED) :        -12.722ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.587ns  (logic 12.758ns (61.971%)  route 7.829ns (38.029%))
  Logic Levels:           53  (CARRY4=44 LUT1=1 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.666     2.974    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=29, routed)          0.444     3.874    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.998 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     3.998    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.548 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.548    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.662 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.662    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.776    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.890    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.161 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          1.094     6.255    system_i/data_source_0/inst/B[11]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.373     6.628 r  system_i/data_source_0/inst/index_20_i_188/O
                         net (fo=1, routed)           0.000     6.628    system_i/data_source_0/inst/index_20_i_188_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.160    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.274    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.388    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.893     8.438    system_i/data_source_0/inst/B[10]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.767 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.767    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.317 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.317    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.431    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.545    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.659    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.816 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          1.066    10.881    system_i/data_source_0/inst/B[9]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    11.210 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    11.210    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.760    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.874    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.102    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.280 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.900    13.180    system_i/data_source_0/inst/B[8]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.329    13.509 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.509    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.042 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.042    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.159 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.159    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.276 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.276    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.393 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.393    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.550 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          0.815    15.366    system_i/data_source_0/inst/B[7]
    SLICE_X23Y33         LUT2 (Prop_lut2_I1_O)        0.332    15.698 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.698    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.248 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.248    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.362    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.476    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.590    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.747 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.828    17.574    system_i/data_source_0/inst/B[6]
    SLICE_X21Y32         LUT2 (Prop_lut2_I1_O)        0.329    17.903 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.903    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.453 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.453    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.567    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.681    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.795    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.973 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          1.007    19.981    system_i/data_source_0/inst/B[5]
    SLICE_X22Y31         LUT2 (Prop_lut2_I1_O)        0.329    20.310 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    20.310    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.860 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.860    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.974    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.380 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.782    22.162    system_i/data_source_0/inst/B[4]
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.329    22.491 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.491    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.041 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    23.041    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.155    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.269 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.269    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.383 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.561 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.000    23.561    system_i/data_source_0/inst/B[3]
    SLICE_X25Y36         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X25Y36         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/C
                         clock pessimism              0.265    10.947    
                         clock uncertainty           -0.125    10.822    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)        0.017    10.839    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                -12.722    

Slack (VIOLATED) :        -11.668ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.376ns  (logic 13.050ns (67.351%)  route 6.326ns (32.649%))
  Logic Levels:           68  (CARRY4=61 LUT1=1 LUT2=4 LUT3=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.679     2.987    system_i/lock_in/inst/clk
    SLICE_X11Y39         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=4, routed)           0.451     3.894    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.551 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.551    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.785 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.785    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.902 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.902    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.136 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.136    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.253 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.253    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.370 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.370    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.204     6.828    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.367     7.195 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.195    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.745 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.859    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.973    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     8.087    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.201 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.201    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.543    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.700 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.069     9.769    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.098 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4/O
                         net (fo=1, routed)           0.000    10.098    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.630 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.630    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.744    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.858    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.972    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    11.086    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.200    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.314    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          0.925    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.329    12.725 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.725    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.001    14.074    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.886    15.138    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.329    15.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3/O
                         net (fo=1, routed)           0.000    15.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.000 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.000    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.234 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.234    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.469 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.469    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.586    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.703    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.882 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.882    17.764    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.332    18.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.000    18.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.001    18.875    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    18.989    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.103    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.331    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.445    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.602 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.906    20.508    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.329    20.837 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.837    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.729 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.729    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.843 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.843    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.957 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    21.957    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.071 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.071    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.185 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.185    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.363 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.000    22.363    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X13Y58         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.496    10.688    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X13Y58         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/C
                         clock pessimism              0.116    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.017    10.696    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.696    
                         arrival time                         -22.363    
  -------------------------------------------------------------------
                         slack                                -11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.559     0.900    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y42         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.231     1.295    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y40         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.830     1.200    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y40         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.275    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.709%)  route 0.223ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[26]/Q
                         net (fo=1, routed)           0.223     1.267    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X22Y49         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.829     1.199    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.075     1.245    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.297%)  route 0.225ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.559     0.900    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y42         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.225     1.252    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X16Y41         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.830     1.200    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y41         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.230    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.246%)  route 0.218ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[27]/Q
                         net (fo=1, routed)           0.218     1.262    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X23Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.828     1.198    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.066     1.230    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.254%)  route 0.199ns (51.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.561     0.902    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/Q
                         net (fo=3, routed)           0.199     1.242    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/IP2Bus_Error
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.287 r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.287    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.828     1.198    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     1.255    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.559     0.900    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[30]/Q
                         net (fo=1, routed)           0.230     1.271    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X22Y49         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.829     1.199    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.066     1.236    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.182%)  route 0.199ns (48.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y55          FDRE                                         r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=1, routed)           0.199     1.268    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[122]
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.313 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.313    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X9Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.835     1.205    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.561     0.902    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/Q
                         net (fo=3, routed)           0.240     1.282    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/IP2Bus_Error
    SLICE_X25Y47         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.829     1.199    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y47         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.070     1.235    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.172%)  route 0.216ns (56.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y52         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/Q
                         net (fo=1, routed)           0.216     1.282    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X22Y51         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.828     1.198    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y51         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.884%)  route 0.210ns (50.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.561     0.902    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=28, routed)          0.210     1.275    system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/p_11_in
    SLICE_X21Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.320 r  system_i/uP/fifo_3/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][12]_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]_0[0]
    SLICE_X21Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.830     1.200    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.263    system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y11   system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y10   system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y8    system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y7    system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10  system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y39  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y39  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y41  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y41  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y40  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y39  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y39  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y41  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y41  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.580ns (8.576%)  route 6.183ns (91.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.756     9.741    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y58         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y58         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[12]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X15Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.382    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[12]
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.580ns (8.576%)  route 6.183ns (91.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.756     9.741    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y58         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y58         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[13]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X15Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.382    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[13]
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.580ns (8.576%)  route 6.183ns (91.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.756     9.741    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y58         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y58         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X15Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.382    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.580ns (8.576%)  route 6.183ns (91.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.756     9.741    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y58         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y58         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[15]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X15Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.382    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[15]
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.580ns (8.590%)  route 6.172ns (91.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.746     9.730    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y59         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.489    10.681    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X15Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.580ns (8.590%)  route 6.172ns (91.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.746     9.730    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y59         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.489    10.681    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[17]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X15Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[17]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.580ns (8.590%)  route 6.172ns (91.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.746     9.730    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y59         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.489    10.681    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[18]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X15Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[18]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.580ns (8.590%)  route 6.172ns (91.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.746     9.730    system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg_0
    SLICE_X15Y59         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.489    10.681    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[19]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X15Y59         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[19]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.580ns (8.663%)  route 6.115ns (91.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 10.666 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.689     9.673    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[15]_0
    SLICE_X14Y74         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.474    10.666    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X14Y74         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/C
                         clock pessimism              0.230    10.896    
                         clock uncertainty           -0.125    10.771    
    SLICE_X14Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    10.412    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.580ns (8.668%)  route 6.111ns (91.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 10.666 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.670     2.978    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.427     4.861    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         4.684     9.669    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[15]_0
    SLICE_X15Y74         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.474    10.666    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X15Y74         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/C
                         clock pessimism              0.230    10.896    
                         clock uncertainty           -0.125    10.771    
    SLICE_X15Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    10.412    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.186ns (16.344%)  route 0.952ns (83.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.338     2.043    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y64         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X28Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.186ns (16.344%)  route 0.952ns (83.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.338     2.043    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y64         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[25]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X28Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.186ns (16.344%)  route 0.952ns (83.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.338     2.043    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y64         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X28Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.186ns (16.344%)  route 0.952ns (83.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.338     2.043    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y64         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[27]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X28Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.309%)  route 0.954ns (83.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.341     2.045    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y65         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y65         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.309%)  route 0.954ns (83.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.341     2.045    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y65         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y65         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[29]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.309%)  route 0.954ns (83.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.341     2.045    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y65         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y65         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[30]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.309%)  route 0.954ns (83.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.341     2.045    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y65         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y65         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.183%)  route 1.039ns (84.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.425     2.130    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y66         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.823     1.193    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y66         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[32]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.092    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.183%)  route 1.039ns (84.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.564     0.905    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y56          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.614     1.659    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X31Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.704 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=394, routed)         0.425     2.130    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X28Y66         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.823     1.193    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y66         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[33]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.092    system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  1.038    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 0.606ns (11.887%)  route 4.492ns (88.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.504     8.070    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.562     4.474    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y87         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 0.606ns (12.219%)  route 4.354ns (87.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.366     7.932    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 0.606ns (12.595%)  route 4.205ns (87.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.217     7.783    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 0.606ns (13.004%)  route 4.054ns (86.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.066     7.632    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.554     4.466    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 0.606ns (13.004%)  route 4.054ns (86.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.066     7.632    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.554     4.466    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 0.606ns (13.004%)  route 4.054ns (86.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.066     7.632    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.554     4.466    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 0.606ns (13.004%)  route 4.054ns (86.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.066     7.632    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.554     4.466    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 0.606ns (13.407%)  route 3.914ns (86.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.926     7.492    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.558     4.470    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 0.606ns (13.834%)  route 3.775ns (86.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.787     7.353    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.555     4.467    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.372ns  (logic 0.606ns (13.862%)  route 3.766ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.988     4.416    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.566 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.778     7.344    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.556     4.468    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y81         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.633%)  route 0.384ns (67.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.591     0.932    system_i/data_source_0/inst/clock
    SLICE_X41Y52         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     1.073 f  system_i/data_source_0/inst/data_out_reg_reg[7]/Q
                         net (fo=3, routed)           0.384     1.457    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[7]
    SLICE_X42Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.502 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.502    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[7]
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.854     2.000    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.601%)  route 0.403ns (68.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.589     0.930    system_i/data_source_0/inst/clock
    SLICE_X39Y52         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     1.071 f  system_i/data_source_0/inst/data_out_reg_reg[8]/Q
                         net (fo=3, routed)           0.403     1.473    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[8]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.518 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.518    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[8]
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.632%)  route 0.464ns (71.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.593     0.934    system_i/data_source_0/inst/clock
    SLICE_X40Y48         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.075 f  system_i/data_source_0/inst/data_out_reg_reg[9]/Q
                         net (fo=3, routed)           0.464     1.538    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[9]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.583 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.583    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[9]
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.856     2.002    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.712%)  route 0.485ns (72.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.592     0.933    system_i/data_source_0/inst/clock
    SLICE_X41Y45         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     1.074 f  system_i/data_source_0/inst/data_out_reg_reg[6]/Q
                         net (fo=3, routed)           0.485     1.559    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[6]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.604 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.604    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[6]
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.187ns (21.007%)  route 0.703ns (78.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.044 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.378     1.421    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.046     1.467 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.325     1.793    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.858     2.004    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.187ns (19.600%)  route 0.767ns (80.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.044 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.378     1.421    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.046     1.467 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.389     1.857    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.856     2.002    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.606%)  route 0.763ns (80.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.589     0.930    system_i/data_source_0/inst/clock
    SLICE_X36Y50         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.071 f  system_i/data_source_0/inst/data_out_reg_reg[11]/Q
                         net (fo=3, routed)           0.763     1.833    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[11]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.878    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[11]
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.850     1.996    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.709%)  route 0.818ns (85.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.589     0.930    system_i/data_source_0/inst/clock
    SLICE_X39Y51         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  system_i/data_source_0/inst/data_out_reg_reg[13]/Q
                         net (fo=3, routed)           0.818     1.888    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[13]
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.848     1.994    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y78         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.187ns (18.381%)  route 0.830ns (81.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.044 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.378     1.421    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.046     1.467 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.452     1.920    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.187ns (17.304%)  route 0.894ns (82.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X35Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.044 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.378     1.421    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.046     1.467 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.516     1.983    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.124ns (6.919%)  route 1.668ns (93.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.668     1.668    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.792 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.792    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y33         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.493     2.685    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.045ns (5.797%)  route 0.731ns (94.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.731     0.731    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.776 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.776    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y33         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y33         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 0.642ns (12.653%)  route 4.432ns (87.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.124     8.049    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X6Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.494     2.686    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X6Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 0.642ns (12.856%)  route 4.352ns (87.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.044     7.969    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X2Y18          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.541     2.734    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y18          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 0.642ns (12.872%)  route 4.345ns (87.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.038     7.962    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X4Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X4Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 0.456ns (9.293%)  route 4.451ns (90.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.668     2.976    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y41         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=28, routed)          4.451     7.883    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[12]
    SLICE_X28Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.642ns (13.227%)  route 4.212ns (86.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.904     7.829    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X2Y19          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y19          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 0.642ns (13.247%)  route 4.204ns (86.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.897     7.821    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X3Y19          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X3Y19          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.675%)  route 4.053ns (86.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.745     7.670    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X2Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 0.642ns (13.696%)  route 4.045ns (86.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.738     7.662    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X3Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X3Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 0.642ns (14.095%)  route 3.913ns (85.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.605     7.530    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X25Y42         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.494     2.686    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 0.642ns (14.557%)  route 3.768ns (85.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.667     2.975    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X8Y21          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     3.493 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=3, routed)           1.308     4.801    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.461     7.385    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X5Y29          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y29          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.941%)  route 0.134ns (51.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.556     0.896    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=11, routed)          0.134     1.158    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[23]
    SLICE_X15Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.821     1.191    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.554     0.895    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=6, routed)           0.127     1.162    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[12]
    SLICE_X21Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.818     1.188    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X21Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.764%)  route 0.137ns (49.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.548     0.889    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=6, routed)           0.137     1.166    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[6]
    SLICE_X20Y21         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.818     1.188    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y21         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.921%)  route 0.145ns (53.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.554     0.895    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=6, routed)           0.145     1.167    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[9]
    SLICE_X21Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.189    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X21Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.995%)  route 0.135ns (49.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.555     0.896    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.135     1.172    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[23]
    SLICE_X15Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.820     1.190    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.973%)  route 0.136ns (49.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.898    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=4, routed)           0.136     1.174    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[25]
    SLICE_X14Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.824     1.194    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.662%)  route 0.120ns (42.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.555     0.896    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y67         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/Q
                         net (fo=3, routed)           0.120     1.180    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X30Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.823     1.193    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X30Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.589%)  route 0.143ns (50.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.561     0.902    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y55         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/Q
                         net (fo=4, routed)           0.143     1.186    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X15Y53         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.830     1.200    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.511%)  route 0.144ns (50.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.561     0.902    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X15Y56         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[6]/Q
                         net (fo=4, routed)           0.144     1.186    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X17Y57         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.829     1.199    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.965%)  route 0.134ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.898    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X28Y64         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.164     1.062 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[24]/Q
                         net (fo=4, routed)           0.134     1.196    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X30Y64         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.825     1.195    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y64         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     5.677    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





