# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../rtl/button_synchronizer.v" \
"../../../../../rtl/counter_4.v" \
"../../../../../rtl/counter_array.v" \
"../../../../../rtl/decoder_4.v" \
"../../../../../rtl/key_processing.v" \
"../../../../../rtl/mode_selector.v" \
"../../../../../rtl/ms10_timer.v" \
"../../../../../rtl/reset_block.v" \
"../../../../../rtl/stopwatch.v" \
"../../../../../tb/test_clk_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
