
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _137_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
    25    0.154471    0.338810    0.254566    2.754566 v rst (in)
                                                         rst (net)
                      0.339523    0.000000    2.754566 v _112_/A (sky130_fd_sc_hd__inv_2)
     1    0.006717    0.088432    0.140005    2.894571 ^ _112_/Y (sky130_fd_sc_hd__inv_2)
                                                         _042_ (net)
                      0.088432    0.000069    2.894641 ^ _137_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.894641   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
    29    0.176385    0.794072    0.549876    5.549876 ^ clk (in)
                                                         clk (net)
                      0.795972    0.000000    5.549876 ^ _137_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.250000    5.299876   clock uncertainty
                                  0.000000    5.299876   clock reconvergence pessimism
                                  0.384566    5.684443   library recovery time
                                              5.684443   data required time
---------------------------------------------------------------------------------------------
                                              5.684443   data required time
                                             -2.894641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.789802   slack (MET)


Startpoint: _143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    29    0.176385    0.794072    0.561932    0.561932 ^ clk (in)
                                                         clk (net)
                      0.797760    0.000000    0.561932 ^ _143_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.011783    0.062525    0.572443    1.134375 v _143_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[6] (net)
                      0.062525    0.000301    1.134676 v sine_out[6] (out)
                                              1.134676   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.134676   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115324   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i0/addr1[4]                         0.045000    0.461589   -0.416589 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.461571   -0.416571 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.436311   -0.391311 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.436286   -0.391286 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.392057   -0.347057 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.392037   -0.347037 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.376087   -0.331087 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.376064   -0.331064 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.362556   -0.317556 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.362513   -0.317513 (VIOLATED)
mem_i1/clk1                             0.750000    1.064659   -0.314659 (VIOLATED)
mem_i0/clk1                             0.750000    1.064076   -0.314076 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.357298   -0.312298 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.357280   -0.312280 (VIOLATED)
mem_i1/clk0                             0.750000    1.061166   -0.311166 (VIOLATED)
mem_i0/clk0                             0.750000    1.058807   -0.308807 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.346477   -0.301477 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.346445   -0.301445 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.309935   -0.264935 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.309884   -0.264884 (VIOLATED)
_135_/CLK                               0.750000    0.798031   -0.048031 (VIOLATED)
_134_/CLK                               0.750000    0.798030   -0.048030 (VIOLATED)
_133_/CLK                               0.750000    0.798027   -0.048027 (VIOLATED)
_131_/CLK                               0.750000    0.798026   -0.048026 (VIOLATED)
_132_/CLK                               0.750000    0.798024   -0.048024 (VIOLATED)
_127_/CLK                               0.750000    0.798019   -0.048019 (VIOLATED)
_130_/CLK                               0.750000    0.797978   -0.047978 (VIOLATED)
_126_/CLK                               0.750000    0.797959   -0.047959 (VIOLATED)
_125_/CLK                               0.750000    0.797943   -0.047943 (VIOLATED)
_124_/CLK                               0.750000    0.797930   -0.047930 (VIOLATED)
_123_/CLK                               0.750000    0.797910   -0.047910 (VIOLATED)
_122_/CLK                               0.750000    0.797896   -0.047896 (VIOLATED)
_121_/CLK                               0.750000    0.797874   -0.047874 (VIOLATED)
_120_/CLK                               0.750000    0.797835   -0.047835 (VIOLATED)
_129_/CLK                               0.750000    0.797830   -0.047830 (VIOLATED)
_144_/CLK                               0.750000    0.797801   -0.047801 (VIOLATED)
_143_/CLK                               0.750000    0.797760   -0.047760 (VIOLATED)
_128_/CLK                               0.750000    0.797740   -0.047740 (VIOLATED)
_136_/CLK                               0.750000    0.797526   -0.047526 (VIOLATED)
_142_/CLK                               0.750000    0.796157   -0.046157 (VIOLATED)
_141_/CLK                               0.750000    0.796131   -0.046132 (VIOLATED)
_140_/CLK                               0.750000    0.796098   -0.046098 (VIOLATED)
_139_/CLK                               0.750000    0.796059   -0.046059 (VIOLATED)
_138_/CLK                               0.750000    0.796032   -0.046032 (VIOLATED)
_137_/CLK                               0.750000    0.795972   -0.045972 (VIOLATED)
clk                                     0.750000    0.794072   -0.044072 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                      10     29    -19 (VIOLATED)
rst                                      10     25    -15 (VIOLATED)
_136_/Q                                  10     17     -7 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _145_/HI
 _146_/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 46
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 46
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 3
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
