ARM GAS  /tmp/ccjPYDiw.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"usbpd_cad_hw_if.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.CAD_Check_HW,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	CAD_Check_HW:
  24              	.LVL0:
  25              	.LFB834:
  26              		.file 1 "Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c"
   1:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
   2:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @file    usbpd_cad_hw_if.c
   4:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief   This file contains power hardware interface cad functions.
   6:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   ******************************************************************************
   7:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @attention
   8:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   *
   9:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * All rights reserved.</center></h2>
  11:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   *
  12:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * the License. You may obtain a copy of the License at:
  15:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   *                             www.st.com/SLA0044
  16:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   *
  17:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   ******************************************************************************
  18:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  19:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  20:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Includes ------------------------------------------------------------------*/
  21:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_HW_IF_C
  22:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_devices_conf.h"
  23:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_hw.h"
  24:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_def.h"
  25:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_cad_hw_if.h"
  26:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_hw_if.h"
  27:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_core.h"
  28:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #include "usbpd_trace.h"
  29:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  30:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @addtogroup STM32_USBPD_LIBRARY
  31:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
  32:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
ARM GAS  /tmp/ccjPYDiw.s 			page 2


  33:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  34:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @addtogroup USBPD_DEVICE
  35:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
  36:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  37:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  38:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @addtogroup USBPD_DEVICE_CAD_HW_IF
  39:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
  40:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  41:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  42:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Private typedef -----------------------------------------------------------*/
  43:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
  44:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief CAD State value @ref USBPD_DEVICE_CAD_HW_IF
  45:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
  46:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  47:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_RESET                0u  /*!< USBPD CAD State Reset                        
  48:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_DETACHED             1u  /*!< USBPD CAD State No cable detected            
  49:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ATTACHED_WAIT        2u  /*!< USBPD CAD State Port partner detected        
  50:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ATTACHED             3u  /*!< USBPD CAD State Port partner attached        
  51:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_EMC                  4u  /*!< USBPD CAD State Electronically Marked Cable d
  52:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ATTEMC               5u  /*!< USBPD CAD State Port Partner detected throug 
  53:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ACCESSORY            6u  /*!< USBPD CAD State Accessory detected           
  54:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_DEBUG                7u  /*!< USBPD CAD State Debug detected               
  55:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_SWITCH_TO_SRC        8u  /*!< USBPD CAD State switch to Source             
  56:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_SWITCH_TO_SNK        9u  /*!< USBPD CAD State switch to Sink               
  57:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_UNKNOW               10u /*!< USBPD CAD State unknow                       
  58:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*USBPD_CAD_STATE_ATTACHED_LEGACY      11u*/ /*!< USBPD CAD State Port partner attached to legacy
  59:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ERRORRECOVERY        12u /*!< USBPD CAD State error recovery               
  60:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define USBPD_CAD_STATE_ERRORRECOVERY_EXIT   13u /*!< USBPD CAD State to exit error recovery       
  61:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  62:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** typedef uint32_t USBPD_CAD_STATE;
  63:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
  64:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @}
  65:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  66:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  67:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
  68:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief USB PD CC lines HW condition
  69:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  70:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_Detachment                          0x00UL    /*!< Nothing attached   */
  71:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_Attachment                          0x01UL    /*!< Sink attached   */
  72:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_PwrCable_NoSink_Attachment          0x02UL    /*!< Powered cable without Sink attached  
  73:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_PwrCable_Sink_Attachment            0x03UL    /*!< Powered cable with Sink or VCONN-powe
  74:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_Debug_Attachment                    0x04UL    /*!< Debug Accessory Mode attached   */
  75:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define HW_AudioAdapter_Attachment             0x05UL    /*!< Audio Adapter Accessory Mode attached
  76:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  77:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** typedef uint32_t CAD_HW_Condition_TypeDef;
  78:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  79:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
  80:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief CAD State value @ref USBPD_DEVICE_CAD_HW_IF
  81:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
  82:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
  83:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** typedef struct
  84:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
  85:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   USBPD_CAD_STATE cstate                                    :4; /* current state  */
  86:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   USBPD_CAD_STATE pstate                                    :4; /* previous state */
  87:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CCxPin_TypeDef  cc                                        :2;
  88:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_Condition_TypeDef    CurrentHWcondition            :3;
  89:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_SNK_Source_Current_Adv_Typedef SNK_Source_Current_Adv :2;
ARM GAS  /tmp/ccjPYDiw.s 			page 3


  90:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CAD_tDebounce_flag                               :1;
  91:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CAD_ErrorRecoveryflag                            :1;
  92:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
  93:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CAD_ResistorUpdateflag                           :1;
  94:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t reserved                                         :12;
  95:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #else
  96:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t reserved                                         :13;
  97:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _SRC || _DRP */
  98:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
  99:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 100:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CAD_tToogle_start;
 101:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 102:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CAD_tDebounce_start, CAD_tDebounce;      /* Variable used for attach or detach debounce 
 103:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** } CAD_HW_HandleTypeDef;
 104:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 105:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @}
 106:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 107:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 108:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Private define ------------------------------------------------------------*/
 109:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define CAD_TPDDEBOUCE_THRESHOLD         12u          /**< tPDDebounce threshold = 20ms            
 110:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define CAD_TCCDEBOUCE_THRESHOLD         100u         /**< tCCDebounce threshold = 100ms           
 111:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define CAD_TSRCDISCONNECT_THRESHOLD     1u           /**< tSRCDisconnect detach threshold between 
 112:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define CAD_INFINITE_TIME                0xFFFFFFFFu  /**< infinite time to wait a new interrupt ev
 113:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define CAD_TERROR_RECOVERY_TIME         26u          /**< tErrorRecovery min 25ms                 
 114:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 115:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Private macro -------------------------------------------------------------*/
 116:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 117:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Private variables ---------------------------------------------------------*/
 118:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 119:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* handle to manage the detection state machine */
 120:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static CAD_HW_HandleTypeDef CAD_HW_Handles[USBPD_PORT_COUNT];
 121:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 122:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /* Private function prototypes -----------------------------------------------*/
 123:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @defgroup USBPD_DEVICE_CAD_HW_IF_Private_Functions USBPD DEVICE_CAD HW IF Private Functions
 124:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
 125:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 126:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static CCxPin_TypeDef CAD_Check_HW(uint8_t PortNum);
 127:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 128:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint8_t CAD_Check_VBus(uint8_t PortNum);
 129:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SNK */
 130:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateDetached(uint8_t PortNum);
 131:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateAttachedWait(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *p
 132:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateAttached(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX
 133:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX);
 134:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 135:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 136:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 137:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @}
 138:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 139:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 140:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @defgroup USBPD_DEVICE_CAD_HW_IF_Exported_Functions USBPD DEVICE_CAD HW IF Exported Functions
 141:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
 142:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 143:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 144:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 145:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  CAD initialization function
 146:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum       port
ARM GAS  /tmp/ccjPYDiw.s 			page 4


 147:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  pSettings     Pointer on PD settings based on @ref USBPD_SettingsTypeDef
 148:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
 149:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  WakeUp        Wake-up callback function used for waking up CAD
 150:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval None
 151:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 152:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  voi
 153:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 154:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 155:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_InitTypeDef settings;
 156:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].params = pParams;
 158:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 159:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #define _VALID_RP vRp_3_0A
 160:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].params->RpResistor = _VALID_RP;
 162:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 163:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cstate = USBPD_CAD_STATE_RESET;
 164:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CCNONE;
 165:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->CurrentHWcondition = HW_Detachment;
 166:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->SNK_Source_Current_Adv = vRd_Undefined;
 167:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 168:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 169:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 170:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Initialise the USBPD_IP */
 171:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 172:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 173:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* initialise usbpd */
 174:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_StructInit(&settings);
 175:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 176:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UC
 177:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 178:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifdef _LOW_POWER
 179:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
 180:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
 181:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 182:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifdef BSP_PWR_CAPTIVE_CABLE_ENABLED
 183:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   BSP_PWR_CaptiveCablePreConfig(PortNum);
 184:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
 185:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   
 186:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Enable USBPD IP */
 187:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_Enable(Ports[PortNum].husbpd);
 188:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 189:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_SRC) || defined(_DRP)
 190:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Intialise usbpd interrupt */
 191:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 192:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 193:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     USBPDM1_AssertRp(PortNum);
 194:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 195:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   else
 196:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _SRC || _DRP */
 197:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 198:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     USBPDM1_AssertRd(PortNum);
 199:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 200:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 201:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifdef BSP_PWR_CAPTIVE_CABLE_ENABLED
 202:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   BSP_PWR_CaptiveCablePostConfig(PortNum);
 203:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
ARM GAS  /tmp/ccjPYDiw.s 			page 5


 204:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   
 205:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 206:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 207:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 208:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  CAD enter error recovery state
 209:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum     Index of current used port
 210:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval None
 211:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 212:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** void CAD_Enter_ErrorRecovery(uint8_t PortNum)
 213:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 214:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* remove the ucpd resistor */
 215:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   USBPDM1_EnterErrorRecovery(PortNum);
 216:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 218:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 219:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 220:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 221:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 222:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  Set RPvalue for RP resistor
 223:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum     Index of current used port
 224:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  RpValue     RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
 225:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval 0 success else error
 226:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 227:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
 228:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 229:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 230:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* update the information about the default resitor value presented in detach mode */
 231:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].params->RpResistor = RpValue;
 232:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 233:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* inform state machine about a resistor update */
 234:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 235:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 236:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _SRC || _DRP */
 237:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return 0;
 238:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 239:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 240:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 241:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  CAD State machine
 242:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum Port
 243:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
 244:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
 245:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval Timeout value
 246:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 247:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 249:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 250:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = 2;
 251:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 252:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* set by default event to none */
 253:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   *pEvent = USBPD_CAD_EVENT_NONE;
 254:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 256:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 257:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     return _timing;
 258:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 259:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 260:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if(_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
ARM GAS  /tmp/ccjPYDiw.s 			page 6


 261:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 262:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* Force the state error recovery */
 263:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 264:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 265:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(__DEBUG_CAD) && defined(_TRACE)
 266:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 267:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
 268:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 269:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 270:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*Check CAD STATE*/
 271:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   switch (_handle->cstate)
 272:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 273:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case USBPD_CAD_STATE_SWITCH_TO_SRC:
 274:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case USBPD_CAD_STATE_SWITCH_TO_SNK:
 275:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 276:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 277:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 278:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 279:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 280:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 281:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRp(PortNum);
 282:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 283:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 284:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 285:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 286:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 287:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRd(PortNum);
 288:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 289:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 290:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 291:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tToogle_start = HAL_GetTick();
 292:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 293:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 294:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* execute detach to present the new resistor according the configuration selected */
 295:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       HW_SignalDetachment(PortNum);
 296:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_DETACHED;
 297:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 298:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 299:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 300:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case USBPD_CAD_STATE_RESET:
 301:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 302:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* on the first call of the usbpd state machine the interrupt and CC pin are enabled */
 303:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 304:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 305:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 306:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 307:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 308:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tToogle_start = HAL_GetTick();
 309:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 310:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 311:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       UCPD_INSTANCE0_ENABLEIRQ;
 312:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if USBPD_PORT_COUNT == 2
 313:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       UCPD_INSTANCE1_ENABLEIRQ;
 314:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif
 315:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_DETACHED;
 316:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 317:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
ARM GAS  /tmp/ccjPYDiw.s 			page 7


 318:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 319:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case USBPD_CAD_STATE_DETACHED:
 320:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = ManageStateDetached(PortNum);
 321:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 322:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 323:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*CAD STATE ATTACHED WAIT*/
 324:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ATTACHED_WAIT:
 325:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _timing = ManageStateAttachedWait(PortNum, pEvent, pCCXX);
 326:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 327:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 328:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* CAD ELECTRONIC CABLE ATTACHED */
 329:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_EMC :
 330:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 331:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 332:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 333:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*CAD electronic cable with Sink ATTACHED*/
 334:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ATTEMC:
 335:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ATTACHED:
 336:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _timing = ManageStateAttached(PortNum, pEvent, pCCXX);
 337:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 338:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 339:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*CAD STATE AUDIO ACCESSORY ATTACHED*/
 340:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ACCESSORY:
 341:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 342:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_INFINITE_TIME;
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CAD_Check_HW(PortNum);
 344:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 345:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 346:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         HW_SignalDetachment(PortNum);
 347:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 348:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = CCNONE;
 349:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 350:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pEvent = USBPD_CAD_EVENT_DETACHED;
 351:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 352:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 353:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 354:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 355:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*CAD STATE DEBUG ACCESSORY MODE ATTACHED*/
 356:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_DEBUG:
 357:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 358:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_INFINITE_TIME;
 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CAD_Check_HW(PortNum);
 360:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 361:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 362:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         HW_SignalDetachment(PortNum);
 363:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 364:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = CCNONE;
 365:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 366:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pEvent = USBPD_CAD_EVENT_DETACHED;
 367:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 368:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 369:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 370:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 371:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ERRORRECOVERY :
 372:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 373:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Remove the resistor */
 374:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Enter recovery = Switch to SRC with no resistor */
ARM GAS  /tmp/ccjPYDiw.s 			page 8


 375:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       USBPDM1_EnterErrorRecovery(PortNum);
 376:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 377:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* forward detach event to DPM */
 378:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pCCXX = CCNONE;
 379:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CCNONE;
 380:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 381:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 382:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* start tErrorRecovery timeout */
 383:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CAD_tDebounce_start = HAL_GetTick();
 384:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TERROR_RECOVERY_TIME;
 385:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 386:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 387:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 388:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 389:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
 390:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 392:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 393:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         /* reconfigure the port
 394:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         port source  to src
 395:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         port snk     to snk
 396:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         port drp     to src   */
 397:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 398:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((USBPD_PORTPOWERROLE_SRC == Ports[PortNum].settings->PE_DefaultRole) || (Ports[PortNum].
 399:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 400:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRp(PortNum);
 401:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 402:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 403:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 404:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         else
 405:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 406:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SRC */
 407:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 408:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 409:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRd(PortNum);
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 411:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 412:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SNK */
 413:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         /* switch to state detach */
 414:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_start = HAL_GetTick();
 415:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_DETACHED;
 416:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 417:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 418:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 419:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 420:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   default :
 421:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 422:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 423:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 424:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(__DEBUG_CAD) && defined(_TRACE)
 425:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if (_handle->cstate != _handle->pstate)
 426:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 427:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->pstate = _handle->cstate;
 428:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 429:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 430:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* defined(__DEBUG_CAD) && defined(_TRACE) */
 431:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 9


 432:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if !defined(_RTOS)
 433:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Delay added for CC detection issue on NRTOS version */
 434:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   HAL_Delay(1);
 435:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /*_RTOS*/
 436:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return _timing;
 437:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 438:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 439:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 440:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @}
 441:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 442:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 443:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /** @addtogroup USBPD_DEVICE_CAD_HW_IF_Private_Functions
 444:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @{
 445:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 446:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 447:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 448:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 449:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  Check if VBus is present or not
 450:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum  port
 451:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval Return 1 is VBUS is present (0 otherwise)
 452:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 453:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** uint8_t CAD_Check_VBus(uint8_t PortNum)
 454:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return  (HW_IF_PWR_GetVoltage(PortNum) > BSP_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_TRUE : USBPD_FALSE;
 456:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 457:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SNK */
 458:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 459:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** /**
 460:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @brief  Check CCx HW condition
 461:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @param  PortNum                     port
 462:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   * @retval CC pin line based on @ref CCxPin_TypeDef
 463:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
 464:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** CCxPin_TypeDef CAD_Check_HW(uint8_t PortNum)
 465:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
  27              		.loc 1 465 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
 466:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CC1_value, CC2_value;
  31              		.loc 1 466 3 view .LVU1
 467:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
  32              		.loc 1 467 3 view .LVU2
 468:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CCxPin_TypeDef _CCx = CCNONE;
  33              		.loc 1 468 3 view .LVU3
 469:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*
 470:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   ----------------------------------------------------------------------------
 471:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   | ANAMODE   |  ANASUBMODE[1:0]  |  Notes      |  TYPEC_VSTATE_CCx[1:0]      |
 472:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   |           |                   |             |  00  |  01  |  10  |  11    |
 473:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   ----------------------------------------------------------------------------
 474:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   | 0: Source | 00: Disabled      |Disabled N/A |         NA                  |
 475:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   |           | 01: Default USB Rp|             |vRaDef|vRdDef|vOPENDef|      |
 476:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   |           | 10: 1.5A Rp       |             |vRa1.5|vRd1.5|vOPEN1.5| NA   |
 477:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   |           | 11: 3.0A Rp       |             |vRa3.0|vRd3.0|vOPEN3.0| NA   |
 478:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   -----------------------------------------------------------------------------
 479:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   | 1: Sink   |                   |             |xx vRa|vRdUSB| vRd1.5 |vRd3.0|
 480:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   -----------------------------------------------------------------------------
 481:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   */
ARM GAS  /tmp/ccjPYDiw.s 			page 10


 482:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CC1_value = Ports[PortNum].PIN_CC1;
  34              		.loc 1 482 3 view .LVU4
  35              		.loc 1 482 13 is_stmt 0 view .LVU5
  36 0000 3149     		ldr	r1, .L14
  37 0002 8201     		lsls	r2, r0, #6
  38 0004 8918     		adds	r1, r1, r2
  39 0006 CA6A     		ldr	r2, [r1, #44]
  40              	.LVL1:
 483:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CC2_value = Ports[PortNum].PIN_CC2;
  41              		.loc 1 483 3 is_stmt 1 view .LVU6
 465:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CC1_value, CC2_value;
  42              		.loc 1 465 1 is_stmt 0 view .LVU7
  43 0008 0300     		movs	r3, r0
  44              		.loc 1 483 13 view .LVU8
  45 000a 086B     		ldr	r0, [r1, #48]
  46              	.LVL2:
 484:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 485:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->CurrentHWcondition     = HW_Detachment;
  47              		.loc 1 485 3 is_stmt 1 view .LVU9
 486:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->SNK_Source_Current_Adv = vRd_Undefined;
  48              		.loc 1 486 3 view .LVU10
  49 000c 0C21     		movs	r1, #12
 465:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t CC1_value, CC2_value;
  50              		.loc 1 465 1 is_stmt 0 view .LVU11
  51 000e 10B5     		push	{r4, lr}
  52              	.LCFI0:
  53              		.cfi_def_cfa_offset 8
  54              		.cfi_offset 4, -8
  55              		.cfi_offset 14, -4
 485:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->SNK_Source_Current_Adv = vRd_Undefined;
  56              		.loc 1 485 35 view .LVU12
  57 0010 7C24     		movs	r4, #124
  58 0012 4B43     		muls	r3, r1
  59              	.LVL3:
 485:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->SNK_Source_Current_Adv = vRd_Undefined;
  60              		.loc 1 485 35 view .LVU13
  61 0014 2D49     		ldr	r1, .L14+4
  62 0016 CB18     		adds	r3, r1, r3
  63 0018 5978     		ldrb	r1, [r3, #1]
  64 001a A143     		bics	r1, r4
  65 001c 5970     		strb	r1, [r3, #1]
 487:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 488:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 489:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 490:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 491:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     uint8_t cc2_index = (uint8_t)(CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos);
 492:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 493:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     switch (CC1_value)
 494:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 495:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case LL_UCPD_SRC_CC1_VRA :
 496:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 497:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         CAD_HW_Condition_TypeDef _tab_hw1[] =
 498:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           {HW_AudioAdapter_Attachment, HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment};
 499:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CurrentHWcondition = _tab_hw1[cc2_index];
 500:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _CCx = CC2;
 501:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 502:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
ARM GAS  /tmp/ccjPYDiw.s 			page 11


 503:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case LL_UCPD_SRC_CC1_VRD :
 504:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 505:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         CAD_HW_Condition_TypeDef _tab_hw2[] =
 506:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           {HW_PwrCable_Sink_Attachment, HW_Debug_Attachment, HW_Attachment};
 507:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CurrentHWcondition = _tab_hw2[cc2_index];
 508:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _CCx = CC1;
 509:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 510:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 511:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     case LL_UCPD_SRC_CC1_OPEN:
 512:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 513:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         CAD_HW_Condition_TypeDef _tab_hw3[] =
 514:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           {HW_PwrCable_NoSink_Attachment, HW_Attachment, HW_Detachment};
 515:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CurrentHWcondition = _tab_hw3[cc2_index];
 516:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (HW_Detachment != _handle->CurrentHWcondition) {_CCx = CC2;}
 517:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 518:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 519:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     default:
 520:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 521:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 522:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 523:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 524:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   else /* USBPD_PORTPOWERROLE_SNK */
 525:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 526:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /*_DRP || _SRC */
 527:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 528:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 529:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
  66              		.loc 1 529 5 is_stmt 1 view .LVU14
  67              		.loc 1 529 8 is_stmt 0 view .LVU15
  68 001e 002A     		cmp	r2, #0
  69 0020 34D0     		beq	.L2
  70              		.loc 1 529 46 discriminator 1 view .LVU16
  71 0022 0028     		cmp	r0, #0
  72 0024 30D1     		bne	.L9
 530:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 531:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CurrentHWcondition = HW_Attachment;
  73              		.loc 1 531 7 is_stmt 1 view .LVU17
  74              		.loc 1 531 35 is_stmt 0 view .LVU18
  75 0026 1C30     		adds	r0, r0, #28
  76              	.LVL4:
  77              		.loc 1 531 35 view .LVU19
  78 0028 C9B2     		uxtb	r1, r1
  79 002a 8143     		bics	r1, r0
  80 002c 0800     		movs	r0, r1
  81              	.LVL5:
  82              		.loc 1 531 35 view .LVU20
  83 002e 0421     		movs	r1, #4
  84 0030 0143     		orrs	r1, r0
  85 0032 5970     		strb	r1, [r3, #1]
 532:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _CCx = CC1;
  86              		.loc 1 532 7 is_stmt 1 view .LVU21
  87              	.LVL6:
 533:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       switch (CC1_value)
  88              		.loc 1 533 7 view .LVU22
  89 0034 8021     		movs	r1, #128
  90 0036 8902     		lsls	r1, r1, #10
  91 0038 8A42     		cmp	r2, r1
ARM GAS  /tmp/ccjPYDiw.s 			page 12


  92 003a 10D0     		beq	.L4
  93 003c C021     		movs	r1, #192
  94 003e 8902     		lsls	r1, r1, #10
  95 0040 8A42     		cmp	r2, r1
  96 0042 15D0     		beq	.L5
  97 0044 8021     		movs	r1, #128
  98 0046 0120     		movs	r0, #1
  99 0048 4902     		lsls	r1, r1, #9
 100 004a 8A42     		cmp	r2, r1
 101 004c 06D1     		bne	.L1
 534:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 535:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC1_VRP:
 536:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_USB;
 102              		.loc 1 536 11 view .LVU23
 103              		.loc 1 536 43 is_stmt 0 view .LVU24
 104 004e 6021     		movs	r1, #96
 105 0050 5A78     		ldrb	r2, [r3, #1]
 106              	.LVL7:
 107              		.loc 1 536 43 view .LVU25
 108 0052 8A43     		bics	r2, r1
 109 0054 1100     		movs	r1, r2
 110 0056 2022     		movs	r2, #32
 111 0058 0A43     		orrs	r2, r1
 112 005a 5A70     		strb	r2, [r3, #1]
 537:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 113              		.loc 1 537 11 is_stmt 1 view .LVU26
 114              	.LVL8:
 115              	.L1:
 538:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC1_VRP15A:
 539:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_1_5A;
 540:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 541:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC1_VRP30A:
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_3_0A;
 543:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 544:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         default:
 545:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 546:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 547:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 548:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if ((CC2_value != LL_UCPD_SNK_CC2_VOPEN) && (CC1_value == LL_UCPD_SNK_CC1_VOPEN))
 549:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 550:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CurrentHWcondition = HW_Attachment;
 551:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _CCx = CC2;
 552:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       switch (CC2_value)
 553:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 554:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC2_VRP:
 555:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_USB;
 556:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 557:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC2_VRP15A:
 558:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_1_5A;
 559:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 560:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC2_VRP30A:
 561:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->SNK_Source_Current_Adv = vRd_3_0A;
 562:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 563:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         default:
 564:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 565:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 566:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
ARM GAS  /tmp/ccjPYDiw.s 			page 13


 567:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 568:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /*_DRP || _SNK */
 569:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 570:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return _CCx;
 571:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 116              		.loc 1 571 1 is_stmt 0 view .LVU27
 117              		@ sp needed
 118 005c 10BD     		pop	{r4, pc}
 119              	.LVL9:
 120              	.L4:
 539:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 121              		.loc 1 539 11 is_stmt 1 view .LVU28
 539:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 122              		.loc 1 539 43 is_stmt 0 view .LVU29
 123 005e 6021     		movs	r1, #96
 124 0060 5A78     		ldrb	r2, [r3, #1]
 125              	.LVL10:
 539:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 126              		.loc 1 539 43 view .LVU30
 127 0062 8A43     		bics	r2, r1
 128 0064 1100     		movs	r1, r2
 129 0066 4022     		movs	r2, #64
 130              	.L12:
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 131              		.loc 1 542 43 view .LVU31
 132 0068 0A43     		orrs	r2, r1
 543:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         default:
 133              		.loc 1 543 11 view .LVU32
 134 006a 0120     		movs	r0, #1
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 135              		.loc 1 542 43 view .LVU33
 136 006c 5A70     		strb	r2, [r3, #1]
 543:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         default:
 137              		.loc 1 543 11 is_stmt 1 view .LVU34
 138 006e F5E7     		b	.L1
 139              	.LVL11:
 140              	.L5:
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 141              		.loc 1 542 11 view .LVU35
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 142              		.loc 1 542 43 is_stmt 0 view .LVU36
 143 0070 6022     		movs	r2, #96
 144              	.LVL12:
 542:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 145              		.loc 1 542 43 view .LVU37
 146 0072 5978     		ldrb	r1, [r3, #1]
 147 0074 F8E7     		b	.L12
 148              	.LVL13:
 149              	.L6:
 558:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 150              		.loc 1 558 11 is_stmt 1 view .LVU38
 558:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 151              		.loc 1 558 43 is_stmt 0 view .LVU39
 152 0076 6021     		movs	r1, #96
 153 0078 5A78     		ldrb	r2, [r3, #1]
 154 007a 8A43     		bics	r2, r1
 155 007c 1100     		movs	r1, r2
ARM GAS  /tmp/ccjPYDiw.s 			page 14


 156 007e 4022     		movs	r2, #64
 157 0080 1EE0     		b	.L13
 158              	.L7:
 561:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 159              		.loc 1 561 11 is_stmt 1 view .LVU40
 561:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 160              		.loc 1 561 43 is_stmt 0 view .LVU41
 161 0082 6022     		movs	r2, #96
 162 0084 5978     		ldrb	r1, [r3, #1]
 163 0086 1BE0     		b	.L13
 164              	.LVL14:
 165              	.L9:
 468:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*
 166              		.loc 1 468 18 view .LVU42
 167 0088 0020     		movs	r0, #0
 168              	.LVL15:
 468:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /*
 169              		.loc 1 468 18 view .LVU43
 170 008a E7E7     		b	.L1
 171              	.LVL16:
 172              	.L2:
 548:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 173              		.loc 1 548 5 is_stmt 1 view .LVU44
 548:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 174              		.loc 1 548 8 is_stmt 0 view .LVU45
 175 008c 0028     		cmp	r0, #0
 176 008e E5D0     		beq	.L1
 177              	.LVL17:
 550:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _CCx = CC2;
 178              		.loc 1 550 7 is_stmt 1 view .LVU46
 550:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _CCx = CC2;
 179              		.loc 1 550 35 is_stmt 0 view .LVU47
 180 0090 1C21     		movs	r1, #28
 181 0092 5A78     		ldrb	r2, [r3, #1]
 182              	.LVL18:
 550:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _CCx = CC2;
 183              		.loc 1 550 35 view .LVU48
 184 0094 8A43     		bics	r2, r1
 185 0096 1100     		movs	r1, r2
 186 0098 0422     		movs	r2, #4
 187 009a 0A43     		orrs	r2, r1
 188 009c 5A70     		strb	r2, [r3, #1]
 551:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       switch (CC2_value)
 189              		.loc 1 551 7 is_stmt 1 view .LVU49
 190              	.LVL19:
 552:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 191              		.loc 1 552 7 view .LVU50
 192 009e 8022     		movs	r2, #128
 193 00a0 1203     		lsls	r2, r2, #12
 194 00a2 9042     		cmp	r0, r2
 195 00a4 E7D0     		beq	.L6
 196 00a6 C022     		movs	r2, #192
 197 00a8 1203     		lsls	r2, r2, #12
 198 00aa 9042     		cmp	r0, r2
 199 00ac E9D0     		beq	.L7
 200 00ae 8022     		movs	r2, #128
 201 00b0 D202     		lsls	r2, r2, #11
ARM GAS  /tmp/ccjPYDiw.s 			page 15


 202 00b2 9042     		cmp	r0, r2
 203 00b4 06D1     		bne	.L11
 555:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 204              		.loc 1 555 11 view .LVU51
 555:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 205              		.loc 1 555 43 is_stmt 0 view .LVU52
 206 00b6 6021     		movs	r1, #96
 207 00b8 5A78     		ldrb	r2, [r3, #1]
 208 00ba 8A43     		bics	r2, r1
 209 00bc 1100     		movs	r1, r2
 210 00be 2022     		movs	r2, #32
 211              	.L13:
 558:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           break;
 212              		.loc 1 558 43 view .LVU53
 213 00c0 0A43     		orrs	r2, r1
 214 00c2 5A70     		strb	r2, [r3, #1]
 559:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         case LL_UCPD_SNK_CC2_VRP30A:
 215              		.loc 1 559 11 is_stmt 1 view .LVU54
 216              	.L11:
 552:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 217              		.loc 1 552 7 is_stmt 0 view .LVU55
 218 00c4 0220     		movs	r0, #2
 219              	.LVL20:
 570:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 220              		.loc 1 570 3 is_stmt 1 view .LVU56
 570:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 221              		.loc 1 570 10 is_stmt 0 view .LVU57
 222 00c6 C9E7     		b	.L1
 223              	.L15:
 224              		.align	2
 225              	.L14:
 226 00c8 00000000 		.word	Ports
 227 00cc 00000000 		.word	.LANCHOR0
 228              		.cfi_endproc
 229              	.LFE834:
 231              		.section	.text.CAD_Init,"ax",%progbits
 232              		.align	1
 233              		.global	CAD_Init
 234              		.syntax unified
 235              		.code	16
 236              		.thumb_func
 237              		.fpu softvfp
 239              	CAD_Init:
 240              	.LVL21:
 241              	.LFB829:
 153:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 242              		.loc 1 153 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 24
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 154:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_InitTypeDef settings;
 246              		.loc 1 154 3 view .LVU59
 155:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 247              		.loc 1 155 3 view .LVU60
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 248              		.loc 1 157 3 view .LVU61
 153:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
ARM GAS  /tmp/ccjPYDiw.s 			page 16


 249              		.loc 1 153 1 is_stmt 0 view .LVU62
 250 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 251              	.LCFI1:
 252              		.cfi_def_cfa_offset 20
 253              		.cfi_offset 4, -20
 254              		.cfi_offset 5, -16
 255              		.cfi_offset 6, -12
 256              		.cfi_offset 7, -8
 257              		.cfi_offset 14, -4
 258 0002 87B0     		sub	sp, sp, #28
 259              	.LCFI2:
 260              		.cfi_def_cfa_offset 48
 153:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 261              		.loc 1 153 1 view .LVU63
 262 0004 0193     		str	r3, [sp, #4]
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 263              		.loc 1 161 37 view .LVU64
 264 0006 0323     		movs	r3, #3
 265              	.LVL22:
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 266              		.loc 1 161 37 view .LVU65
 267 0008 9778     		ldrb	r7, [r2, #2]
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 268              		.loc 1 157 25 view .LVU66
 269 000a 1B4D     		ldr	r5, .L17
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 270              		.loc 1 161 37 view .LVU67
 271 000c 9F43     		bics	r7, r3
 272 000e BC46     		mov	ip, r7
 273 0010 0227     		movs	r7, #2
 274 0012 6346     		mov	r3, ip
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 275              		.loc 1 157 25 view .LVU68
 276 0014 8601     		lsls	r6, r0, #6
 153:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 277              		.loc 1 153 1 view .LVU69
 278 0016 0400     		movs	r4, r0
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 279              		.loc 1 161 37 view .LVU70
 280 0018 1F43     		orrs	r7, r3
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 281              		.loc 1 157 25 view .LVU71
 282 001a A819     		adds	r0, r5, r6
 283              	.LVL23:
 157:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifndef _VALID_RP
 284              		.loc 1 157 25 view .LVU72
 285 001c 0261     		str	r2, [r0, #16]
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 286              		.loc 1 161 3 is_stmt 1 view .LVU73
 161:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].settings = pSettings;
 287              		.loc 1 161 37 is_stmt 0 view .LVU74
 288 001e 9770     		strb	r7, [r2, #2]
 162:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cstate = USBPD_CAD_STATE_RESET;
 289              		.loc 1 162 3 is_stmt 1 view .LVU75
 290 0020 0C22     		movs	r2, #12
 291              	.LVL24:
 162:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cstate = USBPD_CAD_STATE_RESET;
ARM GAS  /tmp/ccjPYDiw.s 			page 17


 292              		.loc 1 162 3 is_stmt 0 view .LVU76
 293 0022 6243     		muls	r2, r4
 294 0024 154F     		ldr	r7, .L17+4
 162:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cstate = USBPD_CAD_STATE_RESET;
 295              		.loc 1 162 27 view .LVU77
 296 0026 C160     		str	r1, [r0, #12]
 163:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CCNONE;
 297              		.loc 1 163 3 is_stmt 1 view .LVU78
 164:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->CurrentHWcondition = HW_Detachment;
 298              		.loc 1 164 3 view .LVU79
 165:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->SNK_Source_Current_Adv = vRd_Undefined;
 299              		.loc 1 165 3 view .LVU80
 166:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 300              		.loc 1 166 3 view .LVU81
 163:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CCNONE;
 301              		.loc 1 163 19 is_stmt 0 view .LVU82
 302 0028 154B     		ldr	r3, .L17+8
 303 002a B95A     		ldrh	r1, [r7, r2]
 304              	.LVL25:
 163:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CCNONE;
 305              		.loc 1 163 19 view .LVU83
 306 002c 1940     		ands	r1, r3
 168:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 307              		.loc 1 168 35 view .LVU84
 308 002e 019B     		ldr	r3, [sp, #4]
 163:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CCNONE;
 309              		.loc 1 163 19 view .LVU85
 310 0030 B952     		strh	r1, [r7, r2]
 168:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 311              		.loc 1 168 3 is_stmt 1 view .LVU86
 168:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 312              		.loc 1 168 35 is_stmt 0 view .LVU87
 313 0032 4363     		str	r3, [r0, #52]
 171:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 314              		.loc 1 171 3 is_stmt 1 view .LVU88
 171:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 315              		.loc 1 171 27 is_stmt 0 view .LVU89
 316 0034 2000     		movs	r0, r4
 317              	.LVL26:
 171:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 318              		.loc 1 171 27 view .LVU90
 319 0036 FFF7FEFF 		bl	USBPD_HW_GetUSPDInstance
 320              	.LVL27:
 171:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 321              		.loc 1 171 25 view .LVU91
 322 003a A851     		str	r0, [r5, r6]
 174:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 323              		.loc 1 174 3 is_stmt 1 view .LVU92
 324 003c 02A8     		add	r0, sp, #8
 325 003e FFF7FEFF 		bl	LL_UCPD_StructInit
 326              	.LVL28:
 175:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UC
 327              		.loc 1 175 3 view .LVU93
 175:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UC
 328              		.loc 1 175 9 is_stmt 0 view .LVU94
 329 0042 02A9     		add	r1, sp, #8
 330 0044 7059     		ldr	r0, [r6, r5]
ARM GAS  /tmp/ccjPYDiw.s 			page 18


 331 0046 FFF7FEFF 		bl	LL_UCPD_Init
 332              	.LVL29:
 176:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 333              		.loc 1 176 3 is_stmt 1 view .LVU95
 334 004a 7359     		ldr	r3, [r6, r5]
 335              	.LVL30:
 336              	.LBB14:
 337              	.LBI14:
 338              		.file 2 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @file    stm32g0xx_ll_ucpd.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief   Header file of UCPD LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #ifndef STM32G0xx_LL_UCPD_H
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define STM32G0xx_LL_UCPD_H
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #ifdef __cplusplus
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** extern "C" {
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #endif
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #include "stm32g0xx.h"
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @addtogroup STM32G0xx_LL_Driver
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #if defined (UCPD1) || defined (UCPD2)
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL UCPD
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_ES_INIT UCPD Exported Init structure
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
ARM GAS  /tmp/ccjPYDiw.s 			page 19


  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  UCPD Init structures definition
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** typedef struct
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   uint32_t psc_ucpdclk;         /*!< Specifies the prescaler for the ucpd clock.
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                      This parameter can be a value of @ref UCPD_LL_EC_PSC.
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                      This feature can be modified afterwards using unitary function
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   uint32_t transwin;            /*!< Specifies the number of cycles (minus 1) of the half bit clock
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     tTransitionWindow (set according to peripheral clock to define 
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     This parameter can be a value between Min_Data=0x1 and Max_Data
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     This value can be modified afterwards using unitary function @r
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   uint32_t IfrGap;              /*!< Specifies the definition of the clock divider (minus 1) in ord
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     from the peripheral clock.
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     This parameter can be a value between Min_Data=0x1 and Max_Data
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                     This feature can be modified afterwards using unitary function 
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   uint32_t HbitClockDiv;        /*!< Specifies  the number of cycles (minus one) at UCPD peripheral
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                      for a bit clock that takes 8 cycles of the peripheral clock "U
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                      This parameter can be a value between Min_Data=0x0 and Max_Dat
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****                                      This feature can be modified afterwards using unitary function
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** } LL_UCPD_InitTypeDef;
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #endif /* USE_FULL_LL_DRIVER */
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Exported constants --------------------------------------------------------*/
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_Exported_Constants UCPD Exported Constants
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_GET_FLAG Get Flags Defines
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief    Flags defines which can be used with LL_ucpd_ReadReg function
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TXIS             UCPD_SR_TXIS               /*!< Transmit interrupt status      
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TXMSGDISC        UCPD_SR_TXMSGDISC          /*!< Transmit message discarded inte
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TXMSGSENT        UCPD_SR_TXMSGSENT          /*!< Transmit message sent interrupt
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TXMSGABT         UCPD_SR_TXMSGABT           /*!< Transmit message abort interrup
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_HRSTDISC         UCPD_SR_HRSTDISC           /*!< HRST discarded interrupt       
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_HRSTSENT         UCPD_SR_HRSTSENT           /*!< HRST sent interrupt            
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TXUND            UCPD_SR_TXUND              /*!< Tx data underrun condition inte
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXNE             UCPD_SR_RXNE               /*!< Receive data register not empty
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXORDDET         UCPD_SR_RXORDDET           /*!< Rx ordered set (4 K-codes) dete
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXHRSTDET        UCPD_SR_RXHRSTDET          /*!< Rx Hard Reset detect interrupt 
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXOVR            UCPD_SR_RXOVR              /*!< Rx data overflow interrupt  */
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXMSGEND         UCPD_SR_RXMSGEND           /*!< Rx message received  */
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_RXERR            UCPD_SR_RXERR              /*!< Rx error  */
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TYPECEVT1        UCPD_SR_TYPECEVT1          /*!< Type C voltage level event on C
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TYPECEVT2        UCPD_SR_TYPECEVT2          /*!< Type C voltage level event on C
ARM GAS  /tmp/ccjPYDiw.s 			page 20


 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TYPEC_VSTATE_CC1 UCPD_SR_TYPEC_VSTATE_CC1   /*!<Status of DC level on CC1 pin  *
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_TYPEC_VSTATE_CC2 UCPD_SR_TYPEC_VSTATE_CC2   /*!<Status of DC level on CC2 pin  *
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SR_FRSEVT           UCPD_SR_FRSEVT             /*!<Fast Role Swap detection event  
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_IT IT Defines
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief    IT defines which can be used with LL_UCPD_ReadReg and  LL_UCPD_WriteReg functions
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TXIS             UCPD_IMR_TXISIE               /*!< Enable transmit interrupt s
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TXMSGDISC        UCPD_IMR_TXMSGDISCIE          /*!< Enable transmit message dis
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TXMSGSENT        UCPD_IMR_TXMSGSENTIE          /*!< Enable transmit message sen
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TXMSGABT         UCPD_IMR_TXMSGABTIE           /*!< Enable transmit message abo
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_HRSTDISC         UCPD_IMR_HRSTDISCIE           /*!< Enable HRST discarded inter
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_HRSTSENT         UCPD_IMR_HRSTSENTIE           /*!< Enable HRST sent interrupt 
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TXUND            UCPD_IMR_TXUNDIE              /*!< Enable tx data underrun con
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXNE             UCPD_IMR_RXNEIE               /*!< Enable Receive data registe
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXORDDET         UCPD_IMR_RXORDDETIE           /*!< Enable Rx ordered set (4 K-
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXHRSTDET        UCPD_IMR_RXHRSTDETIE          /*!< Enable Rx Hard Reset detect
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXOVR            UCPD_IMR_RXOVRIE              /*!< Enable Rx data overflow int
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXMSGEND         UCPD_IMR_RXMSGEND             /*!< Enable Rx message received 
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_RXERR            UCPD_IMR_RXMSGENDIE           /*!< Enable Rx error  */
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TYPECEVT1        UCPD_IMR_TYPECEVT1IE          /*!< Enable Type C voltage level
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_TYPECEVT2        UCPD_IMR_TYPECEVT2IE          /*!< Enable Type C voltage level
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_IMR_FRSEVT           UCPD_IMR_FRSEVTIE             /*!< Enable fast Role Swap detec
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_ORDERSET orderset value
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief    definition of the usual orderset
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SYNC1 0x18u
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SYNC2 0x11u
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SYNC3 0x06u
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RST1  0x07u
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RST2  0x19u
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_EOP   0x0Du
 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_SOP         (LL_UCPD_SYNC1 | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_SYNC1<<10u)
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_SOP1        (LL_UCPD_SYNC1 | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_SYNC3<<10u)
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_SOP2        (LL_UCPD_SYNC1 | (LL_UCPD_SYNC3<<5u) | (LL_UCPD_SYNC1<<10u)
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_HARD_RESET  (LL_UCPD_RST1  | (LL_UCPD_RST1<<5u)  | (LL_UCPD_RST1<<10u) 
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_CABLE_RESET (LL_UCPD_RST1  | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_RST1<<10u) 
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_SOP1_DEBUG  (LL_UCPD_SYNC1 | (LL_UCPD_RST2<<5u)  | (LL_UCPD_RST2<<10u) 
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERED_SET_SOP2_DEBUG  (LL_UCPD_SYNC1 | (LL_UCPD_RST2<<5u)  | (LL_UCPD_SYNC3<<10u)
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_MODE Role Mode
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
ARM GAS  /tmp/ccjPYDiw.s 			page 21


 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ROLE_SNK             UCPD_CR_ANAMODE        /*!< Mode SNK Rd         */
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ROLE_SRC             0x0U
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_RESISTOR resistor value
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RESISTOR_DEFAULT    UCPD_CR_ANASUBMODE_0   /*!< Rp default  */
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RESISTOR_1_5A       UCPD_CR_ANASUBMODE_1   /*!< Rp 1.5 A    */
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RESISTOR_3_0A       UCPD_CR_ANASUBMODE     /*!< Rp 3.0 A    */
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RESISTOR_NONE       0x0U                    /*!< No resistor */
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_CFG1_ORDERSET orderset configuration
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP         UCPD_CFG1_RXORDSETEN_0
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP1        UCPD_CFG1_RXORDSETEN_1
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP2        UCPD_CFG1_RXORDSETEN_2
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_HARDRST     UCPD_CFG1_RXORDSETEN_3
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_CABLERST    UCPD_CFG1_RXORDSETEN_4
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP1_DEBUG  UCPD_CFG1_RXORDSETEN_5
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP2_DEBUG  UCPD_CFG1_RXORDSETEN_6
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP_EXT1    UCPD_CFG1_RXORDSETEN_7
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ORDERSET_SOP_EXT2    UCPD_CFG1_RXORDSETEN_8
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_CCxEVT  ccxevt
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC1_VOPEN      0x00u
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC1_VRP        UCPD_SR_TYPEC_VSTATE_CC1_0
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC1_VRP15A     UCPD_SR_TYPEC_VSTATE_CC1_1
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC1_VRP30A     (UCPD_SR_TYPEC_VSTATE_CC1_0 | UCPD_SR_TYPEC_VSTATE_CC1_1)
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC2_VOPEN      0x00u
 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC2_VRP        UCPD_SR_TYPEC_VSTATE_CC2_0
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC2_VRP15A     UCPD_SR_TYPEC_VSTATE_CC2_1
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SNK_CC2_VRP30A     (UCPD_SR_TYPEC_VSTATE_CC2_0 | UCPD_SR_TYPEC_VSTATE_CC2_1)
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC1_VRA        0x0U
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC1_VRD        UCPD_SR_TYPEC_VSTATE_CC1_0
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC1_OPEN       UCPD_SR_TYPEC_VSTATE_CC1_1
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC2_VRA        0x0U
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC2_VRD        UCPD_SR_TYPEC_VSTATE_CC2_0
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_SRC_CC2_OPEN       UCPD_SR_TYPEC_VSTATE_CC2_1
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 22


 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_PSC prescaler for UCPDCLK
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_PSC_DIV1            0x0u
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_PSC_DIV2            UCPD_CFG1_PSC_UCPDCLK_0
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_PSC_DIV4            UCPD_CFG1_PSC_UCPDCLK_1
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_PSC_DIV8            (UCPD_CFG1_PSC_UCPDCLK_1 | UCPD_CFG1_PSC_UCPDCLK_0)
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_PSC_DIV16           UCPD_CFG1_PSC_UCPDCLK_2
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_CCENABLE cc pin enable
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCENABLE_NONE       0x0U
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCENABLE_CC1        UCPD_CR_CCENABLE_0
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCENABLE_CC2        UCPD_CR_CCENABLE_1
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCENABLE_CC1CC2     (UCPD_CR_CCENABLE_0 | UCPD_CR_CCENABLE_1)
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_CCPIN cc pin selection
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCPIN_CC1           0x0U
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_CCPIN_CC2           UCPD_CR_PHYCCSEL
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_RXMODE rx mode
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXMODE_NORMAL           0x0U
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXMODE_BIST_TEST_DATA   UCPD_CR_RXMODE
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_TXMODE tx mode
 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_TXMODE_NORMAL           0x0U
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_TXMODE_CABLE_RESET      UCPD_CR_TXMODE_0
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_TXMODE_BIST_CARRIER2    UCPD_CR_TXMODE_1
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EC_RXORDSET rx orderset
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOP             0x0U
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOP1            UCPD_RX_ORDSET_RXORDSET_0
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOP2            UCPD_RX_ORDSET_RXORDSET_1
ARM GAS  /tmp/ccjPYDiw.s 			page 23


 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOP1_DEBUG      (UCPD_RX_ORDSET_RXORDSET_0 | UCPD_RX_ORDSET_RXORDSET_1)
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOP2_DEBUG      UCPD_RX_ORDSET_RXORDSET_2
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_CABLE_RESET     (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_0)
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOPEXT1         (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_1)
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_RXORDSET_SOPEXT2         (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_1 | U
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Exported macro ------------------------------------------------------------*/
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_Exported_Macros UCPD Exported Macros
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EM_WRITE_READ Common Write and read registers Macros
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Write a value in UCPD register
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  __INSTANCE__ UCPD Instance
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  __REG__ Register to be written
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  __VALUE__ Value to be written in the register
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VA
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Read a value in UCPD register
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  __INSTANCE__ UCPD Instance
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  __REG__ Register to be read
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval Register value
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** #define LL_UCPD_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /* Exported functions --------------------------------------------------------*/
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_Exported_Functions UCPD Exported Functions
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EF_Configuration Configuration
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EF_CFG1 CFG1 register
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
ARM GAS  /tmp/ccjPYDiw.s 			page 24


 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Enable UCPD peripheral
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          UCPDEN           LL_UCPD_Enable
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_Enable(UCPD_TypeDef *UCPDx)
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Disable UCPD peripheral
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @note   When disabling the UCPD, follow the procedure described in the Reference Manual.
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Check if UCPD peripheral is enabled
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          UCPDEN           LL_UCPD_IsEnabled
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval State of bit (1 or 0).
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE uint32_t LL_UCPD_IsEnabled(UCPD_TypeDef const * const UCPDx)
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN) == (UCPD_CFG1_UCPDEN)) ? 1UL : 0UL);
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set the receiver ordered set detection enable
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          RXORDSETEN          LL_UCPD_SetRxOrderSet
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  OrderSet This parameter can be combination of the following values:
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP1
 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP2
 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_HARDRST
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_CABLERST
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP1_DEBUG
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP2_DEBUG
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
 339              		.loc 2 385 22 view .LVU96
 340              	.LBB15:
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 341              		.loc 2 387 3 view .LVU97
ARM GAS  /tmp/ccjPYDiw.s 			page 25


 342 004c 0D49     		ldr	r1, .L17+12
 343 004e 1A68     		ldr	r2, [r3]
 344              	.LBE15:
 345              	.LBE14:
 198:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 346              		.loc 1 198 5 is_stmt 0 view .LVU98
 347 0050 2000     		movs	r0, r4
 348              	.LBB18:
 349              	.LBB16:
 350              		.loc 2 387 3 view .LVU99
 351 0052 1140     		ands	r1, r2
 352 0054 F822     		movs	r2, #248
 353 0056 5204     		lsls	r2, r2, #17
 354 0058 0A43     		orrs	r2, r1
 355              	.LBE16:
 356              	.LBE18:
 357              	.LBB19:
 358              	.LBB20:
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set the prescaler for ucpd clock
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          UCPDCLK          LL_UCPD_SetPSCClk
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  Psc This parameter can be one of the following values:
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_PSC_DIV1
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_PSC_DIV2
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_PSC_DIV4
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_PSC_DIV8
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_PSC_DIV16
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetPSCClk(UCPD_TypeDef *UCPDx, uint32_t Psc)
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_PSC_UCPDCLK, Psc);
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set the number of cycles (minus 1) of the half bit clock
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          TRANSWIN          LL_UCPD_SetTransWin
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  TransWin a value between Min_Data=0x1 and Max_Data=0x1F
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetTransWin(UCPD_TypeDef *UCPDx, uint32_t TransWin)
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_TRANSWIN, TransWin << UCPD_CFG1_TRANSWIN_Pos);
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set the clock divider value to generate an interframe gap
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          IFRGAP          LL_UCPD_SetIfrGap
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  IfrGap a value between Min_Data=0x1 and Max_Data=0x1F
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetIfrGap(UCPD_TypeDef *UCPDx, uint32_t IfrGap)
ARM GAS  /tmp/ccjPYDiw.s 			page 26


 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_IFRGAP, IfrGap << UCPD_CFG1_IFRGAP_Pos);
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set the clock divider value to generate an interframe gap
 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG1          HBITCLKDIV          LL_UCPD_SetHbitClockDiv
 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  HbitClock a value between Min_Data=0x0 and Max_Data=0x3F
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetHbitClockDiv(UCPD_TypeDef *UCPDx, uint32_t HbitClock)
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_HBITCLKDIV, HbitClock << UCPD_CFG1_HBITCLKDIV_Pos);
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EF_CFG2 CFG2 register
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Enable the wakeup mode
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          WUPEN          LL_UCPD_WakeUpEnable
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_WakeUpEnable(UCPD_TypeDef *UCPDx)
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN);
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Disable the wakeup mode
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          WUPEN          LL_UCPD_WakeUpDisable
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_WakeUpDisable(UCPD_TypeDef *UCPDx)
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN);
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Force clock enable
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          FORCECLK          LL_UCPD_ForceClockEnable
 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_ForceClockEnable(UCPD_TypeDef *UCPDx)
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK);
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 27


 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Force clock disable
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          FORCECLK          LL_UCPD_ForceClockDisable
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_ForceClockDisable(UCPD_TypeDef *UCPDx)
 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK);
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  RxFilter enable
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          RXFILTDIS          LL_UCPD_RxFilterEnable
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_RxFilterEnable(UCPD_TypeDef *UCPDx)
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS);
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  RxFilter disable
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CFG2          RXFILTDIS          LL_UCPD_RxFilterDisable
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_RxFilterDisable(UCPD_TypeDef *UCPDx)
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS);
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EF_CR CR register
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Type C detector for CC2 enable
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          CC2TCDIS          LL_UCPD_TypeCDetectionCC2Enable
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Enable(UCPD_TypeDef *UCPDx)
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Type C detector for CC2 disable
ARM GAS  /tmp/ccjPYDiw.s 			page 28


 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          CC2TCDIS          LL_UCPD_TypeCDetectionCC2Disable
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Disable(UCPD_TypeDef *UCPDx)
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Type C detector for CC1 enable
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          CC1TCDIS          LL_UCPD_TypeCDetectionCC1Enable
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Enable(UCPD_TypeDef *UCPDx)
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Type C detector for CC1 disable
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          CC1TCDIS          LL_UCPD_TypeCDetectionCC1Disable
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Disable(UCPD_TypeDef *UCPDx)
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Source Vconn discharge enable
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          RDCH          LL_UCPD_VconnDischargeEnable
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_VconnDischargeEnable(UCPD_TypeDef *UCPDx)
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_RDCH);
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Source Vconn discharge disable
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          RDCH          LL_UCPD_VconnDischargeDisable
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_VconnDischargeDisable(UCPD_TypeDef *UCPDx)
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_RDCH);
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Signal Fast Role Swap request
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          FRSTX          LL_UCPD_VconnDischargeDisable
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
ARM GAS  /tmp/ccjPYDiw.s 			page 29


 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SignalFRSTX(UCPD_TypeDef *UCPDx)
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Fast Role swap RX detection enable
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          FRSRXEN          LL_UCPD_FRSDetectionEnable
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_FRSDetectionEnable(UCPD_TypeDef *UCPDx)
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Fast Role swap RX detection disable
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          FRSRXEN          LL_UCPD_FRSDetectionDisable
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_FRSDetectionDisable(UCPD_TypeDef *UCPDx)
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set cc enable
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          CC1VCONNEN          LL_UCPD_SetccEnable
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  CCEnable This parameter can be one of the following values:
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCENABLE_NONE
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCENABLE_CC1
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCENABLE_CC2
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 359              		.loc 2 640 3 view .LVU100
 360 005a C021     		movs	r1, #192
 361              	.LBE20:
 362              	.LBE19:
 363              	.LBB22:
 364              	.LBB17:
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 365              		.loc 2 387 3 view .LVU101
 366 005c 1A60     		str	r2, [r3]
 367              	.LVL31:
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 368              		.loc 2 387 3 view .LVU102
 369              	.LBE17:
 370              	.LBE22:
ARM GAS  /tmp/ccjPYDiw.s 			page 30


 177:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #ifdef _LOW_POWER
 371              		.loc 1 177 3 is_stmt 1 view .LVU103
 372              	.LBB23:
 373              	.LBI19:
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 374              		.loc 2 638 22 view .LVU104
 375              	.LBB21:
 376              		.loc 2 640 3 view .LVU105
 377 005e DA68     		ldr	r2, [r3, #12]
 378 0060 0901     		lsls	r1, r1, #4
 379 0062 0A43     		orrs	r2, r1
 380 0064 DA60     		str	r2, [r3, #12]
 381              	.LVL32:
 382              		.loc 2 640 3 is_stmt 0 view .LVU106
 383              	.LBE21:
 384              	.LBE23:
 187:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 385              		.loc 1 187 3 is_stmt 1 view .LVU107
 386              	.LBB24:
 387              	.LBI24:
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 388              		.loc 2 341 22 view .LVU108
 389              	.LBB25:
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 390              		.loc 2 343 3 view .LVU109
 391 0066 8022     		movs	r2, #128
 392 0068 1968     		ldr	r1, [r3]
 393 006a 1206     		lsls	r2, r2, #24
 394 006c 0A43     		orrs	r2, r1
 395 006e 1A60     		str	r2, [r3]
 396              	.LVL33:
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 397              		.loc 2 343 3 is_stmt 0 view .LVU110
 398              	.LBE25:
 399              	.LBE24:
 198:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 400              		.loc 1 198 5 is_stmt 1 view .LVU111
 401 0070 FFF7FEFF 		bl	USBPDM1_AssertRd
 402              	.LVL34:
 205:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 403              		.loc 1 205 1 is_stmt 0 view .LVU112
 404 0074 07B0     		add	sp, sp, #28
 405              		@ sp needed
 406              	.LVL35:
 205:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 407              		.loc 1 205 1 view .LVU113
 408 0076 F0BD     		pop	{r4, r5, r6, r7, pc}
 409              	.L18:
 410              		.align	2
 411              	.L17:
 412 0078 00000000 		.word	Ports
 413 007c 00000000 		.word	.LANCHOR0
 414 0080 F080FFFF 		.word	-32528
 415 0084 FFFF0FE0 		.word	-535822337
 416              		.cfi_endproc
 417              	.LFE829:
 419              		.section	.text.CAD_Enter_ErrorRecovery,"ax",%progbits
ARM GAS  /tmp/ccjPYDiw.s 			page 31


 420              		.align	1
 421              		.global	CAD_Enter_ErrorRecovery
 422              		.syntax unified
 423              		.code	16
 424              		.thumb_func
 425              		.fpu softvfp
 427              	CAD_Enter_ErrorRecovery:
 428              	.LVL36:
 429              	.LFB830:
 213:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* remove the ucpd resistor */
 430              		.loc 1 213 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 215:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
 434              		.loc 1 215 3 view .LVU115
 213:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* remove the ucpd resistor */
 435              		.loc 1 213 1 is_stmt 0 view .LVU116
 436 0000 10B5     		push	{r4, lr}
 437              	.LCFI3:
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 213:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* remove the ucpd resistor */
 441              		.loc 1 213 1 view .LVU117
 442 0002 0400     		movs	r4, r0
 215:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
 443              		.loc 1 215 3 view .LVU118
 444 0004 FFF7FEFF 		bl	USBPDM1_EnterErrorRecovery
 445              	.LVL37:
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 446              		.loc 1 217 3 is_stmt 1 view .LVU119
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 447              		.loc 1 217 49 is_stmt 0 view .LVU120
 448 0008 0C22     		movs	r2, #12
 449 000a 6243     		muls	r2, r4
 450 000c 054B     		ldr	r3, .L20
 218:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 451              		.loc 1 218 17 view .LVU121
 452 000e 0648     		ldr	r0, .L20+4
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 453              		.loc 1 217 49 view .LVU122
 454 0010 9B18     		adds	r3, r3, r2
 455 0012 0122     		movs	r2, #1
 456 0014 9978     		ldrb	r1, [r3, #2]
 218:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 457              		.loc 1 218 17 view .LVU123
 458 0016 A401     		lsls	r4, r4, #6
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 459              		.loc 1 217 49 view .LVU124
 460 0018 0A43     		orrs	r2, r1
 218:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 461              		.loc 1 218 17 view .LVU125
 462 001a 0419     		adds	r4, r0, r4
 217:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   Ports[PortNum].USBPD_CAD_WakeUp();
 463              		.loc 1 217 49 view .LVU126
 464 001c 9A70     		strb	r2, [r3, #2]
ARM GAS  /tmp/ccjPYDiw.s 			page 32


 218:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 465              		.loc 1 218 3 is_stmt 1 view .LVU127
 466 001e 636B     		ldr	r3, [r4, #52]
 467 0020 9847     		blx	r3
 468              	.LVL38:
 219:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 469              		.loc 1 219 1 is_stmt 0 view .LVU128
 470              		@ sp needed
 471 0022 10BD     		pop	{r4, pc}
 472              	.L21:
 473              		.align	2
 474              	.L20:
 475 0024 00000000 		.word	.LANCHOR0
 476 0028 00000000 		.word	Ports
 477              		.cfi_endproc
 478              	.LFE830:
 480              		.section	.text.CAD_Set_ResistorRp,"ax",%progbits
 481              		.align	1
 482              		.global	CAD_Set_ResistorRp
 483              		.syntax unified
 484              		.code	16
 485              		.thumb_func
 486              		.fpu softvfp
 488              	CAD_Set_ResistorRp:
 489              	.LVL39:
 490              	.LFB831:
 228:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 491              		.loc 1 228 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 237:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 496              		.loc 1 237 3 view .LVU130
 238:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 497              		.loc 1 238 1 is_stmt 0 view .LVU131
 498 0000 0020     		movs	r0, #0
 499              	.LVL40:
 238:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 500              		.loc 1 238 1 view .LVU132
 501              		@ sp needed
 502 0002 7047     		bx	lr
 503              		.cfi_endproc
 504              	.LFE831:
 506              		.section	.text.CAD_StateMachine,"ax",%progbits
 507              		.align	1
 508              		.global	CAD_StateMachine
 509              		.syntax unified
 510              		.code	16
 511              		.thumb_func
 512              		.fpu softvfp
 514              	CAD_StateMachine:
 515              	.LVL41:
 516              	.LFB832:
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 517              		.loc 1 248 1 is_stmt 1 view -0
 518              		.cfi_startproc
ARM GAS  /tmp/ccjPYDiw.s 			page 33


 519              		@ args = 0, pretend = 0, frame = 16
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 249:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = 2;
 521              		.loc 1 249 3 view .LVU134
 250:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 522              		.loc 1 250 3 view .LVU135
 253:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 523              		.loc 1 253 3 view .LVU136
 253:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 524              		.loc 1 253 11 is_stmt 0 view .LVU137
 525 0000 0023     		movs	r3, #0
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 526              		.loc 1 248 1 view .LVU138
 527 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 528              	.LCFI4:
 529              		.cfi_def_cfa_offset 20
 530              		.cfi_offset 4, -20
 531              		.cfi_offset 5, -16
 532              		.cfi_offset 6, -12
 533              		.cfi_offset 7, -8
 534              		.cfi_offset 14, -4
 253:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 535              		.loc 1 253 11 view .LVU139
 536 0004 0B70     		strb	r3, [r1]
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 537              		.loc 1 255 3 is_stmt 1 view .LVU140
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 538              		.loc 1 248 1 is_stmt 0 view .LVU141
 539 0006 85B0     		sub	sp, sp, #20
 540              	.LCFI5:
 541              		.cfi_def_cfa_offset 40
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 542              		.loc 1 255 35 view .LVU142
 543 0008 8301     		lsls	r3, r0, #6
 544 000a 0393     		str	r3, [sp, #12]
 545 000c CB4B     		ldr	r3, .L61
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 546              		.loc 1 248 1 view .LVU143
 547 000e 0292     		str	r2, [sp, #8]
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 548              		.loc 1 255 35 view .LVU144
 549 0010 8201     		lsls	r2, r0, #6
 550              	.LVL42:
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 551              		.loc 1 255 35 view .LVU145
 552 0012 9B18     		adds	r3, r3, r2
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 553              		.loc 1 255 18 view .LVU146
 554 0014 1B69     		ldr	r3, [r3, #16]
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 555              		.loc 1 248 1 view .LVU147
 556 0016 0400     		movs	r4, r0
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 557              		.loc 1 255 18 view .LVU148
 558 0018 1B78     		ldrb	r3, [r3]
 248:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 559              		.loc 1 248 1 view .LVU149
ARM GAS  /tmp/ccjPYDiw.s 			page 34


 560 001a 0191     		str	r1, [sp, #4]
 255:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 561              		.loc 1 255 6 view .LVU150
 562 001c DB06     		lsls	r3, r3, #27
 563 001e 03D5     		bpl	.L24
 564              	.LVL43:
 565              	.L57:
 297:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 566              		.loc 1 297 7 is_stmt 1 view .LVU151
 250:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 567              		.loc 1 250 12 is_stmt 0 view .LVU152
 568 0020 0225     		movs	r5, #2
 569              	.LVL44:
 570              	.L23:
 437:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 571              		.loc 1 437 1 view .LVU153
 572 0022 2800     		movs	r0, r5
 573 0024 05B0     		add	sp, sp, #20
 574              		@ sp needed
 575 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 576              	.LVL45:
 577              	.L24:
 260:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 578              		.loc 1 260 3 is_stmt 1 view .LVU154
 260:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 579              		.loc 1 260 37 is_stmt 0 view .LVU155
 580 0028 0C23     		movs	r3, #12
 581 002a 1900     		movs	r1, r3
 582              	.LVL46:
 260:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 583              		.loc 1 260 37 view .LVU156
 584 002c 4143     		muls	r1, r0
 585 002e C44F     		ldr	r7, .L61+4
 586 0030 7A18     		adds	r2, r7, r1
 587 0032 9078     		ldrb	r0, [r2, #2]
 588              	.LVL47:
 260:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 589              		.loc 1 260 5 view .LVU157
 590 0034 C007     		lsls	r0, r0, #31
 591 0036 20D5     		bpl	.L26
 263:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 592              		.loc 1 263 5 is_stmt 1 view .LVU158
 264:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(__DEBUG_CAD) && defined(_TRACE)
 593              		.loc 1 264 5 view .LVU159
 264:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(__DEBUG_CAD) && defined(_TRACE)
 594              		.loc 1 264 21 is_stmt 0 view .LVU160
 595 0038 1068     		ldr	r0, [r2]
 596 003a C249     		ldr	r1, .L61+8
 597 003c 0140     		ands	r1, r0
 598 003e 0B43     		orrs	r3, r1
 599 0040 1360     		str	r3, [r2]
 271:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 600              		.loc 1 271 3 is_stmt 1 view .LVU161
 601              	.L27:
 375:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 602              		.loc 1 375 7 view .LVU162
 603 0042 2000     		movs	r0, r4
ARM GAS  /tmp/ccjPYDiw.s 			page 35


 604 0044 FFF7FEFF 		bl	USBPDM1_EnterErrorRecovery
 605              	.LVL48:
 378:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CCNONE;
 606              		.loc 1 378 7 view .LVU163
 378:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CCNONE;
 607              		.loc 1 378 14 is_stmt 0 view .LVU164
 608 0048 0023     		movs	r3, #0
 379:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 609              		.loc 1 379 19 view .LVU165
 610 004a 0C20     		movs	r0, #12
 378:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CCNONE;
 611              		.loc 1 378 14 view .LVU166
 612 004c 029A     		ldr	r2, [sp, #8]
 379:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 613              		.loc 1 379 19 view .LVU167
 614 004e 4443     		muls	r4, r0
 615              	.LVL49:
 378:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CCNONE;
 616              		.loc 1 378 14 view .LVU168
 617 0050 1360     		str	r3, [r2]
 379:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 618              		.loc 1 379 7 is_stmt 1 view .LVU169
 379:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 619              		.loc 1 379 19 is_stmt 0 view .LVU170
 620 0052 0322     		movs	r2, #3
 621 0054 3D19     		adds	r5, r7, r4
 622 0056 6B78     		ldrb	r3, [r5, #1]
 623 0058 9343     		bics	r3, r2
 624 005a 6B70     		strb	r3, [r5, #1]
 380:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 625              		.loc 1 380 7 is_stmt 1 view .LVU171
 380:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 626              		.loc 1 380 15 is_stmt 0 view .LVU172
 627 005c 0123     		movs	r3, #1
 628 005e 019A     		ldr	r2, [sp, #4]
 629 0060 1370     		strb	r3, [r2]
 383:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TERROR_RECOVERY_TIME;
 630              		.loc 1 383 7 is_stmt 1 view .LVU173
 383:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TERROR_RECOVERY_TIME;
 631              		.loc 1 383 38 is_stmt 0 view .LVU174
 632 0062 FFF7FEFF 		bl	HAL_GetTick
 633              	.LVL50:
 385:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 634              		.loc 1 385 23 view .LVU175
 635 0066 0F22     		movs	r2, #15
 636 0068 3B5D     		ldrb	r3, [r7, r4]
 383:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TERROR_RECOVERY_TIME;
 637              		.loc 1 383 36 view .LVU176
 638 006a 6860     		str	r0, [r5, #4]
 384:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 639              		.loc 1 384 7 is_stmt 1 view .LVU177
 640              	.LVL51:
 385:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 641              		.loc 1 385 7 view .LVU178
 385:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 642              		.loc 1 385 23 is_stmt 0 view .LVU179
 643 006c 9343     		bics	r3, r2
ARM GAS  /tmp/ccjPYDiw.s 			page 36


 644 006e 1A00     		movs	r2, r3
 645 0070 0923     		movs	r3, #9
 646 0072 1343     		orrs	r3, r2
 384:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 647              		.loc 1 384 15 view .LVU180
 648 0074 1A25     		movs	r5, #26
 385:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 649              		.loc 1 385 23 view .LVU181
 650 0076 3B55     		strb	r3, [r7, r4]
 386:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 651              		.loc 1 386 7 is_stmt 1 view .LVU182
 652 0078 D3E7     		b	.L23
 653              	.LVL52:
 654              	.L26:
 271:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 655              		.loc 1 271 3 view .LVU183
 271:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 656              		.loc 1 271 18 is_stmt 0 view .LVU184
 657 007a C85D     		ldrb	r0, [r1, r7]
 658 007c 0007     		lsls	r0, r0, #28
 659 007e 000F     		lsrs	r0, r0, #28
 660 0080 0D28     		cmp	r0, #13
 661 0082 CDD8     		bhi	.L57
 662 0084 FFF7FEFF 		bl	__gnu_thumb1_case_shi
 663              	.L29:
 664 0088 1B00     		.2byte	(.L37-.L29)/2
 665 008a 3300     		.2byte	(.L36-.L29)/2
 666 008c 5600     		.2byte	(.L35-.L29)/2
 667 008e E700     		.2byte	(.L33-.L29)/2
 668 0090 BA00     		.2byte	(.L34-.L29)/2
 669 0092 E700     		.2byte	(.L33-.L29)/2
 670 0094 FE00     		.2byte	(.L32-.L29)/2
 671 0096 2501     		.2byte	(.L31-.L29)/2
 672 0098 0E00     		.2byte	(.L30-.L29)/2
 673 009a 0E00     		.2byte	(.L30-.L29)/2
 674 009c CCFF     		.2byte	(.L57-.L29)/2
 675 009e CCFF     		.2byte	(.L57-.L29)/2
 676 00a0 DDFF     		.2byte	(.L27-.L29)/2
 677 00a2 3801     		.2byte	(.L28-.L29)/2
 678              		.p2align 1
 679              	.L30:
 295:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_DETACHED;
 680              		.loc 1 295 7 is_stmt 1 view .LVU185
 681 00a4 2000     		movs	r0, r4
 682 00a6 FFF7FEFF 		bl	HW_SignalDetachment
 683              	.LVL53:
 684              	.L58:
 296:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 685              		.loc 1 296 7 view .LVU186
 296:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 686              		.loc 1 296 23 is_stmt 0 view .LVU187
 687 00aa 0C20     		movs	r0, #12
 688 00ac 0F22     		movs	r2, #15
 689 00ae 4443     		muls	r4, r0
 690              	.LVL54:
 296:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 691              		.loc 1 296 23 view .LVU188
ARM GAS  /tmp/ccjPYDiw.s 			page 37


 692 00b0 3B5D     		ldrb	r3, [r7, r4]
 693 00b2 9343     		bics	r3, r2
 694 00b4 1A00     		movs	r2, r3
 695 00b6 0123     		movs	r3, #1
 696              	.L59:
 296:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 697              		.loc 1 296 23 view .LVU189
 698 00b8 1343     		orrs	r3, r2
 699 00ba 3B55     		strb	r3, [r7, r4]
 700 00bc B0E7     		b	.L57
 701              	.LVL55:
 702              	.L37:
 303:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 703              		.loc 1 303 7 is_stmt 1 view .LVU190
 704 00be 9F4B     		ldr	r3, .L61
 705 00c0 A201     		lsls	r2, r4, #6
 706 00c2 9B58     		ldr	r3, [r3, r2]
 707              	.LVL56:
 708              	.LBB46:
 709              	.LBI46:
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set UCPD SNK role
 645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        ANAMODE          LL_UCPD_SetSNKRole
 646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetSNKRole(UCPD_TypeDef *UCPDx)
 650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set UCPD SRC role
 656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        ANAMODE          LL_UCPD_SetSRCRole
 657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetSRCRole(UCPD_TypeDef *UCPDx)
 661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Get UCPD Role
 667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR          ANAMODE          LL_UCPD_GetRole
 668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval Returned value can be one of the following values:
 670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ROLE_SNK
 671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_ROLE_SRC
 672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE uint32_t LL_UCPD_GetRole(UCPD_TypeDef const * const UCPDx)
 674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   return (uint32_t)(READ_BIT(UCPDx->CR, UCPD_CR_ANAMODE));
 676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 38


 678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set Rp resistor
 680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        ANASUBMODE          LL_UCPD_SetRpResistor
 681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  Resistor This parameter can be one of the following values:
 683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RESISTOR_DEFAULT
 684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RESISTOR_1_5A
 685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RESISTOR_3_0A
 686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RESISTOR_NONE
 687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetRpResistor(UCPD_TypeDef *UCPDx, uint32_t Resistor)
 690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set CC pin
 696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        PHYCCSEL          LL_UCPD_SetCCPin
 697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  CCPin This parameter can be one of the following values:
 699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCPIN_CC1
 700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_CCPIN_CC2
 701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetCCPin(UCPD_TypeDef *UCPDx, uint32_t CCPin)
 704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Rx enable
 710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        PHYRXEN          LL_UCPD_RxEnable
 711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_RxEnable(UCPD_TypeDef *UCPDx)
 715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Rx disable
 721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
 722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
 726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set Rx mode
 732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        RXMODE          LL_UCPD_SetRxMode
 733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  RxMode This parameter can be one of the following values:
ARM GAS  /tmp/ccjPYDiw.s 			page 39


 735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RXMODE_NORMAL
 736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_RXMODE_BIST_TEST_DATA
 737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetRxMode(UCPD_TypeDef *UCPDx, uint32_t RxMode)
 740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Send Hard Reset
 746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        TXHRST          LL_UCPD_SendHardReset
 747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SendHardReset(UCPD_TypeDef *UCPDx)
 751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Send message
 757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        TXSEND          LL_UCPD_SendMessage
 758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SendMessage(UCPD_TypeDef *UCPDx)
 762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Set Tx mode
 768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll CR        TXMODE          LL_UCPD_SetTxMode
 769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  TxMode This parameter can be one of the following values:
 771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_TXMODE_NORMAL
 772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_TXMODE_CABLE_RESET
 773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   *         @arg @ref LL_UCPD_TXMODE_BIST_CARRIER2
 774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_SetTxMode(UCPD_TypeDef *UCPDx, uint32_t TxMode)
 777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @}
 783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /** @defgroup UCPD_LL_EF_IT_Management Interrupt Management
 786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @{
 787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Enable FRS interrupt
 791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll IMR          FRSEVTIE         LL_UCPD_EnableIT_FRS
ARM GAS  /tmp/ccjPYDiw.s 			page 40


 792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_EnableIT_FRS(UCPD_TypeDef *UCPDx)
 796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE);
 798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Enable type c event on CC2
 802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
 803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
 710              		.loc 2 806 22 view .LVU191
 711              	.LBB47:
 807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 712              		.loc 2 808 3 view .LVU192
 713 00c4 8022     		movs	r2, #128
 714 00c6 1969     		ldr	r1, [r3, #16]
 715 00c8 1202     		lsls	r2, r2, #8
 716 00ca 0A43     		orrs	r2, r1
 717 00cc 1A61     		str	r2, [r3, #16]
 718              	.LVL57:
 719              		.loc 2 808 3 is_stmt 0 view .LVU193
 720              	.LBE47:
 721              	.LBE46:
 304:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 722              		.loc 1 304 7 is_stmt 1 view .LVU194
 723              	.LBB48:
 724              	.LBI48:
 809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** }
 810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** 
 811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** /**
 812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @brief  Enable type c event on CC1
 813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
 814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @param  UCPDx UCPD Instance
 815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   * @retval None
 816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   */
 817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** __STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
 725              		.loc 2 817 22 view .LVU195
 726              	.LBB49:
 818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h **** {
 819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h ****   SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 727              		.loc 2 819 3 view .LVU196
 728 00ce 8022     		movs	r2, #128
 729 00d0 1969     		ldr	r1, [r3, #16]
 730 00d2 D201     		lsls	r2, r2, #7
 731 00d4 0A43     		orrs	r2, r1
 732              	.LBE49:
 733              	.LBE48:
 734              	.LBB51:
 735              	.LBB52:
 736              		.file 3 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
ARM GAS  /tmp/ccjPYDiw.s 			page 41


   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.6
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccjPYDiw.s 			page 42


  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
ARM GAS  /tmp/ccjPYDiw.s 			page 43


 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
ARM GAS  /tmp/ccjPYDiw.s 			page 44


 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 45


 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 46


 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 47


 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 48


 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
ARM GAS  /tmp/ccjPYDiw.s 			page 49


 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccjPYDiw.s 			page 50


 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
ARM GAS  /tmp/ccjPYDiw.s 			page 51


 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccjPYDiw.s 			page 52


 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
ARM GAS  /tmp/ccjPYDiw.s 			page 53


 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
ARM GAS  /tmp/ccjPYDiw.s 			page 54


 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 746:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 747:Drivers/CMSIS/Include/core_cm0plus.h **** }
 748:Drivers/CMSIS/Include/core_cm0plus.h **** 
 749:Drivers/CMSIS/Include/core_cm0plus.h **** 
 750:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 751:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 752:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 758:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 759:Drivers/CMSIS/Include/core_cm0plus.h **** {
 760:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 761:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 764:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 766:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 768:Drivers/CMSIS/Include/core_cm0plus.h **** }
 769:Drivers/CMSIS/Include/core_cm0plus.h **** 
 770:Drivers/CMSIS/Include/core_cm0plus.h **** 
 771:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 772:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 773:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 777:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 778:Drivers/CMSIS/Include/core_cm0plus.h **** {
 779:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 780:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 782:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 784:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 785:Drivers/CMSIS/Include/core_cm0plus.h **** }
 786:Drivers/CMSIS/Include/core_cm0plus.h **** 
 787:Drivers/CMSIS/Include/core_cm0plus.h **** 
 788:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 789:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 790:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 796:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 797:Drivers/CMSIS/Include/core_cm0plus.h **** {
 798:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 799:Drivers/CMSIS/Include/core_cm0plus.h ****   {
ARM GAS  /tmp/ccjPYDiw.s 			page 55


 800:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 804:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 806:Drivers/CMSIS/Include/core_cm0plus.h **** }
 807:Drivers/CMSIS/Include/core_cm0plus.h **** 
 808:Drivers/CMSIS/Include/core_cm0plus.h **** 
 809:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 810:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 811:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 815:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 816:Drivers/CMSIS/Include/core_cm0plus.h **** {
 817:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 818:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 821:Drivers/CMSIS/Include/core_cm0plus.h **** }
 822:Drivers/CMSIS/Include/core_cm0plus.h **** 
 823:Drivers/CMSIS/Include/core_cm0plus.h **** 
 824:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 825:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 826:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 830:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 831:Drivers/CMSIS/Include/core_cm0plus.h **** {
 832:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 833:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 836:Drivers/CMSIS/Include/core_cm0plus.h **** }
 837:Drivers/CMSIS/Include/core_cm0plus.h **** 
 838:Drivers/CMSIS/Include/core_cm0plus.h **** 
 839:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 840:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 841:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 842:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 843:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 845:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 848:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 849:Drivers/CMSIS/Include/core_cm0plus.h **** {
 850:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 851:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 737              		.loc 3 852 52 is_stmt 0 view .LVU197
 738 00d6 C221     		movs	r1, #194
 739              		.loc 3 852 33 view .LVU198
 740 00d8 FF20     		movs	r0, #255
ARM GAS  /tmp/ccjPYDiw.s 			page 56


 741              	.LBE52:
 742              	.LBE51:
 743              	.LBB54:
 744              	.LBB50:
 745              		.loc 2 819 3 view .LVU199
 746 00da 1A61     		str	r2, [r3, #16]
 747              	.LVL58:
 748              		.loc 2 819 3 view .LVU200
 749              	.LBE50:
 750              	.LBE54:
 311:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if USBPD_PORT_COUNT == 2
 751              		.loc 1 311 7 is_stmt 1 view .LVU201
 311:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if USBPD_PORT_COUNT == 2
 752              		.loc 1 311 7 view .LVU202
 753              	.LBB55:
 754              	.LBI51:
 848:Drivers/CMSIS/Include/core_cm0plus.h **** {
 755              		.loc 3 848 22 view .LVU203
 756              	.LBB53:
 850:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 757              		.loc 3 850 3 view .LVU204
 758              		.loc 3 852 5 view .LVU205
 759              		.loc 3 852 52 is_stmt 0 view .LVU206
 760 00dc 9A4B     		ldr	r3, .L61+12
 761 00de 8900     		lsls	r1, r1, #2
 762 00e0 5A58     		ldr	r2, [r3, r1]
 763              		.loc 3 852 33 view .LVU207
 764 00e2 8243     		bics	r2, r0
 765              		.loc 3 852 30 view .LVU208
 766 00e4 5A50     		str	r2, [r3, r1]
 767              	.LVL59:
 768              		.loc 3 852 30 view .LVU209
 769              	.LBE53:
 770              	.LBE55:
 311:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if USBPD_PORT_COUNT == 2
 771              		.loc 1 311 7 is_stmt 1 view .LVU210
 772              	.LBB56:
 773              	.LBI56:
 741:Drivers/CMSIS/Include/core_cm0plus.h **** {
 774              		.loc 3 741 22 view .LVU211
 775              	.LBB57:
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 776              		.loc 3 743 3 view .LVU212
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 777              		.loc 3 745 5 view .LVU213
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 778              		.loc 3 745 20 is_stmt 0 view .LVU214
 779 00e6 8022     		movs	r2, #128
 780 00e8 5200     		lsls	r2, r2, #1
 781 00ea 1A60     		str	r2, [r3]
 782              	.LVL60:
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 783              		.loc 3 745 20 view .LVU215
 784              	.LBE57:
 785              	.LBE56:
 311:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if USBPD_PORT_COUNT == 2
 786              		.loc 1 311 7 is_stmt 1 view .LVU216
ARM GAS  /tmp/ccjPYDiw.s 			page 57


 315:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 787              		.loc 1 315 7 view .LVU217
 788 00ec DDE7     		b	.L58
 789              	.L36:
 320:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       break;
 790              		.loc 1 320 7 view .LVU218
 791              	.LVL61:
 792              	.LBB58:
 793              	.LBI58:
 572:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 573:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateDetached(uint8_t PortNum)
 794              		.loc 1 573 17 view .LVU219
 795              	.LBB59:
 574:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 575:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = 2;
 796              		.loc 1 575 3 view .LVU220
 576:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 797              		.loc 1 576 3 view .LVU221
 577:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 578:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 579:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if((_handle->CAD_ResistorUpdateflag == USBPD_TRUE) && (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].
 580:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 581:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* update the reistor value */
 582:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     USBPDM1_AssertRp(PortNum);
 583:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 584:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 585:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* let time to internal state machine update */
 586:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     HAL_Delay(1);
 587:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 588:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SRC */
 589:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 590:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 798              		.loc 1 590 3 view .LVU222
 799              		.loc 1 590 17 is_stmt 0 view .LVU223
 800 00ee 2000     		movs	r0, r4
 801 00f0 FFF7FEFF 		bl	CAD_Check_HW
 802              	.LVL62:
 803              		.loc 1 590 15 view .LVU224
 804 00f4 0C23     		movs	r3, #12
 805 00f6 0322     		movs	r2, #3
 806 00f8 5C43     		muls	r4, r3
 807              	.LVL63:
 808              		.loc 1 590 15 view .LVU225
 809 00fa 0300     		movs	r3, r0
 810 00fc 3D19     		adds	r5, r7, r4
 811 00fe 6878     		ldrb	r0, [r5, #1]
 812 0100 1340     		ands	r3, r2
 813 0102 9043     		bics	r0, r2
 814 0104 1843     		orrs	r0, r3
 591:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 592:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if (_handle->CurrentHWcondition == HW_Detachment)
 815              		.loc 1 592 35 view .LVU226
 816 0106 0100     		movs	r1, r0
 817 0108 1C23     		movs	r3, #28
 590:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 818              		.loc 1 590 15 view .LVU227
 819 010a 6870     		strb	r0, [r5, #1]
ARM GAS  /tmp/ccjPYDiw.s 			page 58


 820              		.loc 1 592 3 is_stmt 1 view .LVU228
 821              		.loc 1 592 35 is_stmt 0 view .LVU229
 822 010c 1940     		ands	r1, r3
 823              		.loc 1 592 6 view .LVU230
 824 010e 1842     		tst	r0, r3
 825 0110 02D1     		bne	.L38
 826              	.LVL64:
 827              	.L49:
 828              		.loc 1 592 6 view .LVU231
 829              	.LBE59:
 830              	.LBE58:
 831              	.LBB61:
 832              	.LBB62:
 593:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 594:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 595:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* check if role switch must be perform and set the correct sleep time allowed */
 596:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 597:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 598:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       switch (Ports[PortNum].params->PE_PowerRole)
 599:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 600:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       case USBPD_PORTPOWERROLE_SRC :
 601:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if ((HAL_GetTick() - _handle->CAD_tToogle_start) > Ports[PortNum].settings->CAD_SRCToggleTi
 602:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 603:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->CAD_tToogle_start = HAL_GetTick();
 604:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 605:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 606:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRd(PortNum);
 607:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 608:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 609:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       case USBPD_PORTPOWERROLE_SNK :
 610:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if ((HAL_GetTick() - _handle->CAD_tToogle_start) > Ports[PortNum].settings->CAD_SNKToggleTi
 611:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 612:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->CAD_tToogle_start = HAL_GetTick();
 613:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 614:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 615:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           USBPDM1_AssertRp(PortNum);
 616:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 617:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 618:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       default:
 619:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         break;
 620:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 621:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 622:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else
 623:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 624:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 625:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_INFINITE_TIME;
 626:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 627:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 628:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   else
 629:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 630:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 631:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 632:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_EMC;
 633:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 634:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else
 635:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 636:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
ARM GAS  /tmp/ccjPYDiw.s 			page 59


 637:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Get the time of this event */
 638:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CAD_tDebounce_start = HAL_GetTick();
 639:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TCCDEBOUCE_THRESHOLD + 1u;
 640:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 641:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 642:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return _timing;
 643:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 644:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 645:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateAttachedWait(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *p
 646:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 647:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = 2;
 648:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 649:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 650:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Evaluate elapsed time in Attach_Wait state */
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 652:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 653:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 654:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable
 655:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 656:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 657:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if ((BSP_PWR_VBUSGetVoltage(PortNum) > BSP_PWR_LOW_VBUS_THRESHOLD)
 658:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         && (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole))
 659:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 660:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 661:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Get the time of this event */
 662:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CAD_tDebounce_start = HAL_GetTick();
 663:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       return CAD_TCCDEBOUCE_THRESHOLD;
 664:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 665:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SRC */
 666:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 667:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* Check tCCDebounce */
 668:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (_handle->CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 669:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 670:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 671:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* if tCCDebounce has expired state must be changed*/
 672:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 673:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 674:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         switch (_handle->CurrentHWcondition)
 675:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 676:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_Attachment:
 677:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             HW_SignalAttachement(PortNum, _handle->cc);
 678:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 679:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pEvent = USBPD_CAD_EVENT_ATTACHED;
 680:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pCCXX = _handle->cc;
 681:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
 682:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 683:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_PwrCable_NoSink_Attachment:
 684:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             _handle->cstate = USBPD_CAD_STATE_EMC;
 685:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pEvent = USBPD_CAD_EVENT_EMC;
 686:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pCCXX = _handle->cc;
 687:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
 688:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 689:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_PwrCable_Sink_Attachment:
 690:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             HW_SignalAttachement(PortNum, _handle->cc);
 691:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 692:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pEvent = USBPD_CAD_EVENT_ATTEMC;
 693:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
ARM GAS  /tmp/ccjPYDiw.s 			page 60


 694:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 695:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_Debug_Attachment:
 696:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             _handle->cstate = USBPD_CAD_STATE_DEBUG;
 697:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pEvent = USBPD_CAD_EVENT_DEBUG;
 698:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
 699:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 700:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_AudioAdapter_Attachment:
 701:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             _handle->cstate = USBPD_CAD_STATE_ACCESSORY;
 702:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             *pEvent = USBPD_CAD_EVENT_ACCESSORY;
 703:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
 704:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 705:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           case HW_Detachment:
 706:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           default:
 707:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****             break;
 708:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         } /* end of switch */
 709:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = _handle->cc;
 710:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = 2;
 711:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 712:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 713:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       else /* Check state transition for SNK role */
 714:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 715:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SRC */
 716:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 717:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 718:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = 2;
 719:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (1u == CAD_Check_VBus(PortNum)) /* Check if Vbus is on */
 720:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 721:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 722:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pEvent = USBPD_CAD_EVENT_ATTACHED;
 723:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pCCXX = _handle->cc;
 724:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           HW_SignalAttachement(PortNum, _handle->cc);
 725:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 726:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 727:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SNK */
 728:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 729:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else
 730:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 731:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TCCDEBOUCE_THRESHOLD - _handle->CAD_tDebounce;
 732:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 733:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* reset the flag for CAD_tDebounce */
 734:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->CAD_tDebounce_flag = USBPD_FALSE;
 735:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 736:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   else /* CAD_HW_Condition[PortNum] = HW_Detachment */
 737:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 738:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 740:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 741:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* start counting of CAD_tDebounce */
 742:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 743:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 744:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_start = HAL_GetTick();
 745:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag = USBPD_TRUE;
 746:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = CAD_TPDDEBOUCE_THRESHOLD;
 747:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 748:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       else /* CAD_tDebounce already running */
 749:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 750:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         /* evaluate CAD_tDebounce */
ARM GAS  /tmp/ccjPYDiw.s 			page 61


 751:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 752:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((_handle->CAD_tDebounce > CAD_TPDDEBOUCE_THRESHOLD))
 753:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 754:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->CAD_tDebounce_flag = USBPD_FALSE;
 755:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->cstate             = USBPD_CAD_STATE_SWITCH_TO_SRC;
 756:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 757:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 758:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 759:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 760:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else /* (hcad->PortPowerRole != USBPD_PORTPOWERROLE_SNK)*/
 761:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 762:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SNK */
 763:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 764:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 765:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* start counting of CAD_tDebounce */
 766:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 767:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 768:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_start  = HAL_GetTick();
 769:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 770:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 771:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 772:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       else /* CAD_tDebounce already running */
 773:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 774:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         /* evaluate CAD_tDebounce */
 775:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 776:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if(_handle->CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 777:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 778:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->CAD_tDebounce_flag = USBPD_FALSE;
 779:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->cstate             = USBPD_CAD_STATE_SWITCH_TO_SNK;
 780:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 781:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 782:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 783:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP || _SRC */
 784:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 785:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 786:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return _timing;
 787:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 788:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 789:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
 790:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 791:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = CAD_INFINITE_TIME;
 792:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 793:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 794:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 795:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 796:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   switch(_handle->CurrentHWcondition)
 833              		.loc 1 796 3 view .LVU232
 834 0112 0125     		movs	r5, #1
 835 0114 6D42     		rsbs	r5, r5, #0
 836 0116 84E7     		b	.L23
 837              	.LVL65:
 838              	.L38:
 839              		.loc 1 796 3 view .LVU233
 840              	.LBE62:
 841              	.LBE61:
 842              	.LBB64:
 843              	.LBB60:
ARM GAS  /tmp/ccjPYDiw.s 			page 62


 630:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 844              		.loc 1 630 5 is_stmt 1 view .LVU234
 845 0118 0F22     		movs	r2, #15
 846 011a 3B5D     		ldrb	r3, [r7, r4]
 632:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 847              		.loc 1 632 23 is_stmt 0 view .LVU235
 848 011c 9343     		bics	r3, r2
 849 011e 0B3A     		subs	r2, r2, #11
 630:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 850              		.loc 1 630 8 view .LVU236
 851 0120 0829     		cmp	r1, #8
 852 0122 C9D0     		beq	.L59
 636:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Get the time of this event */
 853              		.loc 1 636 7 is_stmt 1 view .LVU237
 636:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Get the time of this event */
 854              		.loc 1 636 23 is_stmt 0 view .LVU238
 855 0124 0222     		movs	r2, #2
 856 0126 1343     		orrs	r3, r2
 857 0128 3B55     		strb	r3, [r7, r4]
 638:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TCCDEBOUCE_THRESHOLD + 1u;
 858              		.loc 1 638 7 is_stmt 1 view .LVU239
 638:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TCCDEBOUCE_THRESHOLD + 1u;
 859              		.loc 1 638 38 is_stmt 0 view .LVU240
 860 012a FFF7FEFF 		bl	HAL_GetTick
 861              	.LVL66:
 638:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_TCCDEBOUCE_THRESHOLD + 1u;
 862              		.loc 1 638 36 view .LVU241
 863 012e 6860     		str	r0, [r5, #4]
 639:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 864              		.loc 1 639 7 is_stmt 1 view .LVU242
 865              	.LVL67:
 639:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 866              		.loc 1 639 15 is_stmt 0 view .LVU243
 867 0130 6525     		movs	r5, #101
 868 0132 76E7     		b	.L23
 869              	.LVL68:
 870              	.L35:
 639:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 871              		.loc 1 639 15 view .LVU244
 872              	.LBE60:
 873              	.LBE64:
 325:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 874              		.loc 1 325 5 is_stmt 1 view .LVU245
 875              	.LBB65:
 876              	.LBI65:
 645:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 877              		.loc 1 645 17 view .LVU246
 878              	.LBB66:
 647:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 879              		.loc 1 647 3 view .LVU247
 648:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 880              		.loc 1 648 3 view .LVU248
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 881              		.loc 1 651 3 view .LVU249
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 882              		.loc 1 651 26 is_stmt 0 view .LVU250
 883 0134 0C25     		movs	r5, #12
ARM GAS  /tmp/ccjPYDiw.s 			page 63


 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 884              		.loc 1 651 28 view .LVU251
 885 0136 FFF7FEFF 		bl	HAL_GetTick
 886              	.LVL69:
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 887              		.loc 1 651 26 view .LVU252
 888 013a 2B00     		movs	r3, r5
 889 013c 6343     		muls	r3, r4
 890 013e FE18     		adds	r6, r7, r3
 891 0140 0393     		str	r3, [sp, #12]
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 892              		.loc 1 651 42 view .LVU253
 893 0142 7368     		ldr	r3, [r6, #4]
 894 0144 C01A     		subs	r0, r0, r3
 651:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   _handle->cc = CAD_Check_HW(PortNum);
 895              		.loc 1 651 26 view .LVU254
 896 0146 B060     		str	r0, [r6, #8]
 652:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 897              		.loc 1 652 3 is_stmt 1 view .LVU255
 652:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 898              		.loc 1 652 17 is_stmt 0 view .LVU256
 899 0148 2000     		movs	r0, r4
 900 014a FFF7FEFF 		bl	CAD_Check_HW
 901              	.LVL70:
 652:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 902              		.loc 1 652 15 view .LVU257
 903 014e 0322     		movs	r2, #3
 904 0150 7378     		ldrb	r3, [r6, #1]
 905 0152 1040     		ands	r0, r2
 906 0154 9343     		bics	r3, r2
 907 0156 0343     		orrs	r3, r0
 654:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 908              		.loc 1 654 6 view .LVU258
 909 0158 1132     		adds	r2, r2, #17
 652:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 910              		.loc 1 652 15 view .LVU259
 911 015a 7370     		strb	r3, [r6, #1]
 654:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 912              		.loc 1 654 3 is_stmt 1 view .LVU260
 654:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 913              		.loc 1 654 6 is_stmt 0 view .LVU261
 914 015c 1342     		tst	r3, r2
 915 015e 2AD0     		beq	.L40
 668:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 916              		.loc 1 668 5 is_stmt 1 view .LVU262
 668:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 917              		.loc 1 668 16 is_stmt 0 view .LVU263
 918 0160 B368     		ldr	r3, [r6, #8]
 668:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 919              		.loc 1 668 8 view .LVU264
 920 0162 642B     		cmp	r3, #100
 921 0164 24D9     		bls	.L41
 718:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (1u == CAD_Check_VBus(PortNum)) /* Check if Vbus is on */
 922              		.loc 1 718 9 is_stmt 1 view .LVU265
 719:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 923              		.loc 1 719 9 view .LVU266
 924              	.LVL71:
ARM GAS  /tmp/ccjPYDiw.s 			page 64


 925              	.LBB67:
 926              	.LBI67:
 453:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 927              		.loc 1 453 9 view .LVU267
 928              	.LBB68:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 929              		.loc 1 455 3 view .LVU268
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 930              		.loc 1 455 12 is_stmt 0 view .LVU269
 931 0166 2000     		movs	r0, r4
 932 0168 FFF7FEFF 		bl	HW_IF_PWR_GetVoltage
 933              	.LVL72:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 934              		.loc 1 455 86 view .LVU270
 935 016c 774B     		ldr	r3, .L61+16
 936              	.LBE68:
 937              	.LBE67:
 718:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if (1u == CAD_Check_VBus(PortNum)) /* Check if Vbus is on */
 938              		.loc 1 718 17 view .LVU271
 939 016e 0A3D     		subs	r5, r5, #10
 940              	.LBB70:
 941              	.LBB69:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 942              		.loc 1 455 86 view .LVU272
 943 0170 9842     		cmp	r0, r3
 944 0172 14D9     		bls	.L42
 945              	.LVL73:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 946              		.loc 1 455 86 view .LVU273
 947              	.LBE69:
 948              	.LBE70:
 721:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pEvent = USBPD_CAD_EVENT_ATTACHED;
 949              		.loc 1 721 11 is_stmt 1 view .LVU274
 721:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pEvent = USBPD_CAD_EVENT_ATTACHED;
 950              		.loc 1 721 27 is_stmt 0 view .LVU275
 951 0174 0F22     		movs	r2, #15
 952 0176 039B     		ldr	r3, [sp, #12]
 724:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 953              		.loc 1 724 11 view .LVU276
 954 0178 2000     		movs	r0, r4
 721:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pEvent = USBPD_CAD_EVENT_ATTACHED;
 955              		.loc 1 721 27 view .LVU277
 956 017a FB5C     		ldrb	r3, [r7, r3]
 957 017c 9343     		bics	r3, r2
 958 017e 0C3A     		subs	r2, r2, #12
 959 0180 1343     		orrs	r3, r2
 960 0182 039A     		ldr	r2, [sp, #12]
 961 0184 BB54     		strb	r3, [r7, r2]
 722:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pCCXX = _handle->cc;
 962              		.loc 1 722 11 is_stmt 1 view .LVU278
 722:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pCCXX = _handle->cc;
 963              		.loc 1 722 19 is_stmt 0 view .LVU279
 964 0186 019B     		ldr	r3, [sp, #4]
 723:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           HW_SignalAttachement(PortNum, _handle->cc);
 965              		.loc 1 723 27 view .LVU280
 966 0188 029A     		ldr	r2, [sp, #8]
 722:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pCCXX = _handle->cc;
ARM GAS  /tmp/ccjPYDiw.s 			page 65


 967              		.loc 1 722 19 view .LVU281
 968 018a 1D70     		strb	r5, [r3]
 723:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           HW_SignalAttachement(PortNum, _handle->cc);
 969              		.loc 1 723 11 is_stmt 1 view .LVU282
 723:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           HW_SignalAttachement(PortNum, _handle->cc);
 970              		.loc 1 723 27 is_stmt 0 view .LVU283
 971 018c 7378     		ldrb	r3, [r6, #1]
 972 018e 9B07     		lsls	r3, r3, #30
 973 0190 9B0F     		lsrs	r3, r3, #30
 974 0192 1360     		str	r3, [r2]
 724:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 975              		.loc 1 724 11 is_stmt 1 view .LVU284
 724:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 976              		.loc 1 724 48 is_stmt 0 view .LVU285
 977 0194 7178     		ldrb	r1, [r6, #1]
 978 0196 8907     		lsls	r1, r1, #30
 724:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 979              		.loc 1 724 11 view .LVU286
 980 0198 890F     		lsrs	r1, r1, #30
 981 019a FFF7FEFF 		bl	HW_SignalAttachement
 982              	.LVL74:
 983              	.L42:
 734:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 984              		.loc 1 734 5 is_stmt 1 view .LVU287
 734:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 985              		.loc 1 734 33 is_stmt 0 view .LVU288
 986 019e 0C20     		movs	r0, #12
 987 01a0 7F22     		movs	r2, #127
 988 01a2 6043     		muls	r0, r4
 989 01a4 664C     		ldr	r4, .L61+4
 990              	.LVL75:
 734:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 991              		.loc 1 734 33 view .LVU289
 992 01a6 2418     		adds	r4, r4, r0
 993 01a8 6378     		ldrb	r3, [r4, #1]
 994 01aa 1340     		ands	r3, r2
 995 01ac 6370     		strb	r3, [r4, #1]
 996 01ae 38E7     		b	.L23
 997              	.LVL76:
 998              	.L41:
 731:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 999              		.loc 1 731 7 is_stmt 1 view .LVU290
 731:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 1000              		.loc 1 731 15 is_stmt 0 view .LVU291
 1001 01b0 6425     		movs	r5, #100
 1002 01b2 ED1A     		subs	r5, r5, r3
 1003              	.LVL77:
 731:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 1004              		.loc 1 731 15 view .LVU292
 1005 01b4 F3E7     		b	.L42
 1006              	.LVL78:
 1007              	.L40:
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 1008              		.loc 1 739 5 is_stmt 1 view .LVU293
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 1009              		.loc 1 739 50 is_stmt 0 view .LVU294
 1010 01b6 614A     		ldr	r2, .L61
ARM GAS  /tmp/ccjPYDiw.s 			page 66


 1011 01b8 A401     		lsls	r4, r4, #6
 1012              	.LVL79:
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 1013              		.loc 1 739 50 view .LVU295
 1014 01ba 1419     		adds	r4, r2, r4
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 1015              		.loc 1 739 33 view .LVU296
 1016 01bc 2269     		ldr	r2, [r4, #16]
 1017 01be 1278     		ldrb	r2, [r2]
 739:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 1018              		.loc 1 739 8 view .LVU297
 1019 01c0 5207     		lsls	r2, r2, #29
 1020 01c2 00D5     		bpl	.LCB912
 1021 01c4 2CE7     		b	.L57	@long jump
 1022              	.LCB912:
 742:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1023              		.loc 1 742 7 is_stmt 1 view .LVU298
 742:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1024              		.loc 1 742 10 is_stmt 0 view .LVU299
 1025 01c6 5BB2     		sxtb	r3, r3
 1026 01c8 002B     		cmp	r3, #0
 1027 01ca 08DB     		blt	.L44
 744:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag = USBPD_TRUE;
 1028              		.loc 1 744 9 is_stmt 1 view .LVU300
 744:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag = USBPD_TRUE;
 1029              		.loc 1 744 40 is_stmt 0 view .LVU301
 1030 01cc FFF7FEFF 		bl	HAL_GetTick
 1031              	.LVL80:
 745:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = CAD_TPDDEBOUCE_THRESHOLD;
 1032              		.loc 1 745 37 view .LVU302
 1033 01d0 8023     		movs	r3, #128
 1034 01d2 7278     		ldrb	r2, [r6, #1]
 1035 01d4 5B42     		rsbs	r3, r3, #0
 1036 01d6 1343     		orrs	r3, r2
 744:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag = USBPD_TRUE;
 1037              		.loc 1 744 38 view .LVU303
 1038 01d8 7060     		str	r0, [r6, #4]
 745:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = CAD_TPDDEBOUCE_THRESHOLD;
 1039              		.loc 1 745 9 is_stmt 1 view .LVU304
 745:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing = CAD_TPDDEBOUCE_THRESHOLD;
 1040              		.loc 1 745 37 is_stmt 0 view .LVU305
 1041 01da 7370     		strb	r3, [r6, #1]
 746:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1042              		.loc 1 746 9 is_stmt 1 view .LVU306
 1043              	.LVL81:
 746:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1044              		.loc 1 746 9 is_stmt 0 view .LVU307
 1045 01dc 21E7     		b	.L23
 1046              	.LVL82:
 1047              	.L44:
 751:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((_handle->CAD_tDebounce > CAD_TPDDEBOUCE_THRESHOLD))
 1048              		.loc 1 751 9 is_stmt 1 view .LVU308
 751:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((_handle->CAD_tDebounce > CAD_TPDDEBOUCE_THRESHOLD))
 1049              		.loc 1 751 34 is_stmt 0 view .LVU309
 1050 01de FFF7FEFF 		bl	HAL_GetTick
 1051              	.LVL83:
 751:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((_handle->CAD_tDebounce > CAD_TPDDEBOUCE_THRESHOLD))
ARM GAS  /tmp/ccjPYDiw.s 			page 67


 1052              		.loc 1 751 48 view .LVU310
 1053 01e2 7368     		ldr	r3, [r6, #4]
 1054 01e4 C01A     		subs	r0, r0, r3
 751:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if((_handle->CAD_tDebounce > CAD_TPDDEBOUCE_THRESHOLD))
 1055              		.loc 1 751 32 view .LVU311
 1056 01e6 B060     		str	r0, [r6, #8]
 752:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 1057              		.loc 1 752 9 is_stmt 1 view .LVU312
 752:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 1058              		.loc 1 752 11 is_stmt 0 view .LVU313
 1059 01e8 0C28     		cmp	r0, #12
 1060 01ea 00D8     		bhi	.LCB943
 1061 01ec 18E7     		b	.L57	@long jump
 1062              	.LCB943:
 754:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->cstate             = USBPD_CAD_STATE_SWITCH_TO_SRC;
 1063              		.loc 1 754 11 is_stmt 1 view .LVU314
 755:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1064              		.loc 1 755 11 view .LVU315
 755:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1065              		.loc 1 755 39 is_stmt 0 view .LVU316
 1066 01ee 3388     		ldrh	r3, [r6]
 1067 01f0 574A     		ldr	r2, .L61+20
 1068 01f2 1A40     		ands	r2, r3
 1069 01f4 0823     		movs	r3, #8
 1070 01f6 1343     		orrs	r3, r2
 1071 01f8 3380     		strh	r3, [r6]
 1072 01fa 11E7     		b	.L57
 1073              	.LVL84:
 1074              	.L34:
 755:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1075              		.loc 1 755 39 view .LVU317
 1076              	.LBE66:
 1077              	.LBE65:
 330:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 1078              		.loc 1 330 5 is_stmt 1 view .LVU318
 1079              	.LBB71:
 1080              	.LBI61:
 789:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 1081              		.loc 1 789 17 view .LVU319
 1082              	.LBB63:
 791:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 1083              		.loc 1 791 3 view .LVU320
 792:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 1084              		.loc 1 792 3 view .LVU321
 794:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 1085              		.loc 1 794 3 view .LVU322
 794:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 1086              		.loc 1 794 17 is_stmt 0 view .LVU323
 1087 01fc 2000     		movs	r0, r4
 1088 01fe FFF7FEFF 		bl	CAD_Check_HW
 1089              	.LVL85:
 794:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 1090              		.loc 1 794 15 view .LVU324
 1091 0202 0C23     		movs	r3, #12
 1092 0204 0322     		movs	r2, #3
 1093 0206 5C43     		muls	r4, r3
 1094              	.LVL86:
ARM GAS  /tmp/ccjPYDiw.s 			page 68


 794:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   /* Change the status on the basis of the HW event given by CAD_Check_HW() */
 1095              		.loc 1 794 15 view .LVU325
 1096 0208 3E19     		adds	r6, r7, r4
 1097 020a 7378     		ldrb	r3, [r6, #1]
 1098 020c 1040     		ands	r0, r2
 1099 020e 9343     		bics	r3, r2
 1100 0210 0343     		orrs	r3, r0
 1101 0212 7370     		strb	r3, [r6, #1]
 1102              		.loc 1 796 3 is_stmt 1 view .LVU326
 1103              		.loc 1 796 17 is_stmt 0 view .LVU327
 1104 0214 DB06     		lsls	r3, r3, #27
 1105 0216 5B0F     		lsrs	r3, r3, #29
 1106              		.loc 1 796 3 view .LVU328
 1107 0218 0225     		movs	r5, #2
 1108 021a 1A00     		movs	r2, r3
 1109 021c AA43     		bics	r2, r5
 1110 021e 012A     		cmp	r2, #1
 1111 0220 0FD0     		beq	.L45
 1112 0222 002B     		cmp	r3, #0
 1113 0224 00D0     		beq	.LCB1004
 1114 0226 74E7     		b	.L49	@long jump
 1115              	.LCB1004:
 797:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 798:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case HW_Detachment :
 799:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 1116              		.loc 1 799 5 is_stmt 1 view .LVU329
 1117              		.loc 1 799 21 is_stmt 0 view .LVU330
 1118 0228 0F21     		movs	r1, #15
 1119 022a 3A5D     		ldrb	r2, [r7, r4]
 800:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     *pEvent = USBPD_CAD_EVENT_DETACHED;
 1120              		.loc 1 800 13 view .LVU331
 1121 022c 013D     		subs	r5, r5, #1
 799:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     *pEvent = USBPD_CAD_EVENT_DETACHED;
 1122              		.loc 1 799 21 view .LVU332
 1123 022e 8A43     		bics	r2, r1
 1124 0230 1100     		movs	r1, r2
 1125 0232 0922     		movs	r2, #9
 1126 0234 0A43     		orrs	r2, r1
 1127 0236 3A55     		strb	r2, [r7, r4]
 1128              		.loc 1 800 5 is_stmt 1 view .LVU333
 1129              		.loc 1 800 13 is_stmt 0 view .LVU334
 1130 0238 019A     		ldr	r2, [sp, #4]
 1131 023a 1570     		strb	r5, [r2]
 801:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     *pCCXX = CCNONE;
 1132              		.loc 1 801 5 is_stmt 1 view .LVU335
 1133              		.loc 1 801 12 is_stmt 0 view .LVU336
 1134 023c 029A     		ldr	r2, [sp, #8]
 1135 023e 1360     		str	r3, [r2]
 802:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _timing = 1;
 1136              		.loc 1 802 5 is_stmt 1 view .LVU337
 1137              	.LVL87:
 803:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 1138              		.loc 1 803 5 view .LVU338
 1139 0240 EFE6     		b	.L23
 1140              	.LVL88:
 1141              	.L45:
 804:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case HW_PwrCable_Sink_Attachment:
ARM GAS  /tmp/ccjPYDiw.s 			page 69


 805:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case HW_Attachment :
 806:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 1142              		.loc 1 806 5 view .LVU339
 1143              		.loc 1 806 21 is_stmt 0 view .LVU340
 1144 0242 0F22     		movs	r2, #15
 1145 0244 3B5D     		ldrb	r3, [r7, r4]
 1146 0246 9343     		bics	r3, r2
 1147 0248 2B43     		orrs	r3, r5
 1148 024a 3B55     		strb	r3, [r7, r4]
 807:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* this is only to check cable presence */
 1149              		.loc 1 807 5 is_stmt 1 view .LVU341
 1150              		.loc 1 807 36 is_stmt 0 view .LVU342
 1151 024c FFF7FEFF 		bl	HAL_GetTick
 1152              	.LVL89:
 1153              		.loc 1 807 50 view .LVU343
 1154 0250 0538     		subs	r0, r0, #5
 1155              		.loc 1 807 34 view .LVU344
 1156 0252 7060     		str	r0, [r6, #4]
 808:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     _timing = 2;
 1157              		.loc 1 808 5 is_stmt 1 view .LVU345
 1158              	.LVL90:
 809:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 1159              		.loc 1 809 5 view .LVU346
 1160 0254 E5E6     		b	.L23
 1161              	.LVL91:
 1162              	.L33:
 1163              		.loc 1 809 5 is_stmt 0 view .LVU347
 1164              	.LBE63:
 1165              	.LBE71:
 336:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 1166              		.loc 1 336 5 is_stmt 1 view .LVU348
 1167              	.LBB72:
 1168              	.LBI72:
 810:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   case HW_PwrCable_NoSink_Attachment:
 811:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   default :
 812:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     /* nothing to do still the same status */
 813:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 814:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if(USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 815:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 816:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if((HAL_GetTick() - _handle->CAD_tToogle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 817:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 818:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 819:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 820:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 0;
 821:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 822:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 823:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     break;
 824:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 825:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   return _timing;
 826:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 827:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 828:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** static uint32_t ManageStateAttached(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX
 1169              		.loc 1 828 17 view .LVU349
 1170              	.LBB73:
 829:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 830:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   uint32_t _timing = 2;
 1171              		.loc 1 830 3 view .LVU350
ARM GAS  /tmp/ccjPYDiw.s 			page 70


 831:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 1172              		.loc 1 831 3 view .LVU351
 832:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 833:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SRC)
 834:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   if(USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 835:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 836:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? Ports[PortNum].PIN_CC1: Ports[PortNum].PIN_CC2;
 837:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_OPEN: LL_UCPD_SRC_CC2_OPEN;
 838:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** 
 839:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (comp == ccx)
 840:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 841:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* start counting of CAD_tDebounce */
 842:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 843:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 844:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_start  = HAL_GetTick();
 845:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 846:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 847:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 848:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       else /* CAD_tDebounce already running */
 849:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 850:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         /* evaluate CAD_tDebounce */
 851:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 852:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         if(_handle->CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 853:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         {
 854:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->CAD_tDebounce_flag = USBPD_FALSE;
 855:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           /* move inside state DETACH to avoid wrong VCONN level*/
 856:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _handle->cstate             = USBPD_CAD_STATE_SWITCH_TO_SNK;
 857:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 858:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           *pCCXX                      = CCNONE;
 859:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           _timing                     = 0;
 860:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 861:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 862:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 863:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else
 864:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 865:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* Reset tPDDebounce flag*/
 866:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 867:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = CAD_INFINITE_TIME;
 868:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 869:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   }
 870:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 871:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   else /* USBPD_PORTPOWERROLE_SNK case */
 872:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 873:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /*_DRP || _SRC */
 874:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP) || defined(_SNK)
 875:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****   {
 876:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     if (CAD_Check_VBus(PortNum) == 0u) /* Check if Vbus is off */
 1173              		.loc 1 876 5 view .LVU352
 1174              	.LBB74:
 1175              	.LBI74:
 453:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** {
 1176              		.loc 1 453 9 view .LVU353
 1177              	.LBB75:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 1178              		.loc 1 455 3 view .LVU354
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 1179              		.loc 1 455 12 is_stmt 0 view .LVU355
ARM GAS  /tmp/ccjPYDiw.s 			page 71


 1180 0256 2000     		movs	r0, r4
 1181 0258 FFF7FEFF 		bl	HW_IF_PWR_GetVoltage
 1182              	.LVL92:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 1183              		.loc 1 455 86 view .LVU356
 1184 025c 3B4B     		ldr	r3, .L61+16
 1185              	.LBE75:
 1186              	.LBE74:
 877:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 878:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CurrentHWcondition = HW_Detachment;
 879:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* restart the toggle time */
 880:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #if defined(_DRP)
 881:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->CAD_tToogle_start = HAL_GetTick();
 882:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** #endif /* _DRP */
 883:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 884:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 885:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pCCXX = CCNONE;
 886:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 0;
 887:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 888:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     else
 889:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     {
 890:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 10;
 1187              		.loc 1 890 15 view .LVU357
 1188 025e 0A25     		movs	r5, #10
 1189              	.LBB77:
 1190              	.LBB76:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 1191              		.loc 1 455 86 view .LVU358
 1192 0260 9842     		cmp	r0, r3
 1193 0262 00D9     		bls	.LCB1081
 1194 0264 DDE6     		b	.L23	@long jump
 1195              	.LCB1081:
 1196              	.LVL93:
 455:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c **** }
 1197              		.loc 1 455 86 view .LVU359
 1198              	.LBE76:
 1199              	.LBE77:
 878:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       /* restart the toggle time */
 1200              		.loc 1 878 7 is_stmt 1 view .LVU360
 883:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 1201              		.loc 1 883 7 view .LVU361
 1202 0266 0C20     		movs	r0, #12
 1203 0268 4443     		muls	r4, r0
 1204              	.LVL94:
 883:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 1205              		.loc 1 883 23 is_stmt 0 view .LVU362
 1206 026a 3A4A     		ldr	r2, .L61+24
 1207 026c 3B5B     		ldrh	r3, [r7, r4]
 885:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 0;
 1208              		.loc 1 885 14 view .LVU363
 1209 026e 0025     		movs	r5, #0
 883:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pEvent = USBPD_CAD_EVENT_DETACHED;
 1210              		.loc 1 883 23 view .LVU364
 1211 0270 1A40     		ands	r2, r3
 1212 0272 0823     		movs	r3, #8
 1213 0274 1343     		orrs	r3, r2
 1214 0276 3B53     		strh	r3, [r7, r4]
ARM GAS  /tmp/ccjPYDiw.s 			page 72


 884:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pCCXX = CCNONE;
 1215              		.loc 1 884 7 is_stmt 1 view .LVU365
 884:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       *pCCXX = CCNONE;
 1216              		.loc 1 884 15 is_stmt 0 view .LVU366
 1217 0278 0123     		movs	r3, #1
 1218 027a 019A     		ldr	r2, [sp, #4]
 1219 027c 1370     		strb	r3, [r2]
 885:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 0;
 1220              		.loc 1 885 7 is_stmt 1 view .LVU367
 885:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _timing = 0;
 1221              		.loc 1 885 14 is_stmt 0 view .LVU368
 1222 027e 029B     		ldr	r3, [sp, #8]
 1223 0280 1D60     		str	r5, [r3]
 886:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 1224              		.loc 1 886 7 is_stmt 1 view .LVU369
 1225              	.LVL95:
 886:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 1226              		.loc 1 886 7 is_stmt 0 view .LVU370
 1227 0282 CEE6     		b	.L23
 1228              	.LVL96:
 1229              	.L32:
 886:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****     }
 1230              		.loc 1 886 7 view .LVU371
 1231              	.LBE73:
 1232              	.LBE72:
 342:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CAD_Check_HW(PortNum);
 1233              		.loc 1 342 7 is_stmt 1 view .LVU372
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 1234              		.loc 1 343 7 view .LVU373
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 1235              		.loc 1 343 19 is_stmt 0 view .LVU374
 1236 0284 0C25     		movs	r5, #12
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 1237              		.loc 1 343 21 view .LVU375
 1238 0286 2000     		movs	r0, r4
 1239 0288 FFF7FEFF 		bl	CAD_Check_HW
 1240              	.LVL97:
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 1241              		.loc 1 343 19 view .LVU376
 1242 028c 0323     		movs	r3, #3
 1243 028e 0322     		movs	r2, #3
 1244 0290 6543     		muls	r5, r4
 1245 0292 7E19     		adds	r6, r7, r5
 1246 0294 0340     		ands	r3, r0
 1247 0296 7078     		ldrb	r0, [r6, #1]
 1248 0298 9043     		bics	r0, r2
 1249 029a 1843     		orrs	r0, r3
 344:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1250              		.loc 1 344 10 view .LVU377
 1251 029c 1C23     		movs	r3, #28
 343:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_AudioAdapter_Attachment)
 1252              		.loc 1 343 19 view .LVU378
 1253 029e 7070     		strb	r0, [r6, #1]
 344:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1254              		.loc 1 344 7 is_stmt 1 view .LVU379
 344:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1255              		.loc 1 344 10 is_stmt 0 view .LVU380
ARM GAS  /tmp/ccjPYDiw.s 			page 73


 1256 02a0 1840     		ands	r0, r3
 1257 02a2 1428     		cmp	r0, #20
 1258 02a4 00D1     		bne	.LCB1146
 1259 02a6 34E7     		b	.L49	@long jump
 1260              	.LCB1146:
 1261              	.L60:
 362:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 1262              		.loc 1 362 9 is_stmt 1 view .LVU381
 1263 02a8 2000     		movs	r0, r4
 1264 02aa FFF7FEFF 		bl	HW_SignalDetachment
 1265              	.LVL98:
 363:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = CCNONE;
 1266              		.loc 1 363 9 view .LVU382
 363:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = CCNONE;
 1267              		.loc 1 363 25 is_stmt 0 view .LVU383
 1268 02ae 0F22     		movs	r2, #15
 1269 02b0 7B5D     		ldrb	r3, [r7, r5]
 364:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 1270              		.loc 1 364 16 view .LVU384
 1271 02b2 0299     		ldr	r1, [sp, #8]
 363:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pCCXX = CCNONE;
 1272              		.loc 1 363 25 view .LVU385
 1273 02b4 9343     		bics	r3, r2
 1274 02b6 1A00     		movs	r2, r3
 1275 02b8 0923     		movs	r3, #9
 1276 02ba 1343     		orrs	r3, r2
 1277 02bc 7B55     		strb	r3, [r7, r5]
 364:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 1278              		.loc 1 364 9 is_stmt 1 view .LVU386
 364:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 1279              		.loc 1 364 16 is_stmt 0 view .LVU387
 1280 02be 0023     		movs	r3, #0
 365:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pEvent = USBPD_CAD_EVENT_DETACHED;
 1281              		.loc 1 365 21 view .LVU388
 1282 02c0 0322     		movs	r2, #3
 364:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cc = CCNONE;
 1283              		.loc 1 364 16 view .LVU389
 1284 02c2 0B60     		str	r3, [r1]
 365:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pEvent = USBPD_CAD_EVENT_DETACHED;
 1285              		.loc 1 365 9 is_stmt 1 view .LVU390
 365:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         *pEvent = USBPD_CAD_EVENT_DETACHED;
 1286              		.loc 1 365 21 is_stmt 0 view .LVU391
 1287 02c4 7378     		ldrb	r3, [r6, #1]
 1288 02c6 9343     		bics	r3, r2
 1289 02c8 7370     		strb	r3, [r6, #1]
 366:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1290              		.loc 1 366 9 is_stmt 1 view .LVU392
 366:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1291              		.loc 1 366 17 is_stmt 0 view .LVU393
 1292 02ca 0123     		movs	r3, #1
 1293 02cc 019A     		ldr	r2, [sp, #4]
 1294 02ce 1370     		strb	r3, [r2]
 1295 02d0 1FE7     		b	.L49
 1296              	.LVL99:
 1297              	.L31:
 358:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       _handle->cc = CAD_Check_HW(PortNum);
 1298              		.loc 1 358 7 is_stmt 1 view .LVU394
ARM GAS  /tmp/ccjPYDiw.s 			page 74


 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 1299              		.loc 1 359 7 view .LVU395
 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 1300              		.loc 1 359 19 is_stmt 0 view .LVU396
 1301 02d2 0C25     		movs	r5, #12
 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 1302              		.loc 1 359 21 view .LVU397
 1303 02d4 2000     		movs	r0, r4
 1304 02d6 FFF7FEFF 		bl	CAD_Check_HW
 1305              	.LVL100:
 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 1306              		.loc 1 359 19 view .LVU398
 1307 02da 0323     		movs	r3, #3
 1308 02dc 0322     		movs	r2, #3
 1309 02de 6543     		muls	r5, r4
 1310 02e0 7E19     		adds	r6, r7, r5
 1311 02e2 0340     		ands	r3, r0
 1312 02e4 7078     		ldrb	r0, [r6, #1]
 1313 02e6 9043     		bics	r0, r2
 1314 02e8 1843     		orrs	r0, r3
 360:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1315              		.loc 1 360 10 view .LVU399
 1316 02ea 1C23     		movs	r3, #28
 359:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       if (_handle->CurrentHWcondition != HW_Debug_Attachment)
 1317              		.loc 1 359 19 view .LVU400
 1318 02ec 7070     		strb	r0, [r6, #1]
 360:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1319              		.loc 1 360 7 is_stmt 1 view .LVU401
 360:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1320              		.loc 1 360 10 is_stmt 0 view .LVU402
 1321 02ee 1840     		ands	r0, r3
 1322 02f0 1028     		cmp	r0, #16
 1323 02f2 00D1     		bne	.LCB1206
 1324 02f4 0DE7     		b	.L49	@long jump
 1325              	.LCB1206:
 1326 02f6 D7E7     		b	.L60
 1327              	.LVL101:
 1328              	.L28:
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1329              		.loc 1 391 7 is_stmt 1 view .LVU403
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1330              		.loc 1 391 34 is_stmt 0 view .LVU404
 1331 02f8 0C25     		movs	r5, #12
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1332              		.loc 1 391 11 view .LVU405
 1333 02fa FFF7FEFF 		bl	HAL_GetTick
 1334              	.LVL102:
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1335              		.loc 1 391 34 view .LVU406
 1336 02fe 6543     		muls	r5, r4
 1337 0300 7E19     		adds	r6, r7, r5
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1338              		.loc 1 391 25 view .LVU407
 1339 0302 7368     		ldr	r3, [r6, #4]
 1340 0304 C01A     		subs	r0, r0, r3
 391:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       {
 1341              		.loc 1 391 9 view .LVU408
ARM GAS  /tmp/ccjPYDiw.s 			page 75


 1342 0306 1A28     		cmp	r0, #26
 1343 0308 00D8     		bhi	.LCB1223
 1344 030a 89E6     		b	.L57	@long jump
 1345              	.LCB1223:
 409:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****           Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 1346              		.loc 1 409 11 is_stmt 1 view .LVU409
 1347 030c 2000     		movs	r0, r4
 1348 030e FFF7FEFF 		bl	USBPDM1_AssertRd
 1349              	.LVL103:
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1350              		.loc 1 410 11 view .LVU410
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1351              		.loc 1 410 25 is_stmt 0 view .LVU411
 1352 0312 0A4A     		ldr	r2, .L61
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1353              		.loc 1 410 47 view .LVU412
 1354 0314 0421     		movs	r1, #4
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1355              		.loc 1 410 25 view .LVU413
 1356 0316 9446     		mov	ip, r2
 1357 0318 039B     		ldr	r3, [sp, #12]
 1358 031a 6344     		add	r3, r3, ip
 410:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         }
 1359              		.loc 1 410 47 view .LVU414
 1360 031c 1A69     		ldr	r2, [r3, #16]
 1361 031e 1378     		ldrb	r3, [r2]
 1362 0320 8B43     		bics	r3, r1
 1363 0322 1370     		strb	r3, [r2]
 414:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_DETACHED;
 1364              		.loc 1 414 9 is_stmt 1 view .LVU415
 414:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_DETACHED;
 1365              		.loc 1 414 40 is_stmt 0 view .LVU416
 1366 0324 FFF7FEFF 		bl	HAL_GetTick
 1367              	.LVL104:
 415:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1368              		.loc 1 415 25 view .LVU417
 1369 0328 0F22     		movs	r2, #15
 1370 032a 7B5D     		ldrb	r3, [r7, r5]
 414:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****         _handle->cstate = USBPD_CAD_STATE_DETACHED;
 1371              		.loc 1 414 38 view .LVU418
 1372 032c 7060     		str	r0, [r6, #4]
 415:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1373              		.loc 1 415 9 is_stmt 1 view .LVU419
 415:Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/src/usbpd_cad_hw_if.c ****       }
 1374              		.loc 1 415 25 is_stmt 0 view .LVU420
 1375 032e 9343     		bics	r3, r2
 1376 0330 1A00     		movs	r2, r3
 1377 0332 0123     		movs	r3, #1
 1378 0334 1343     		orrs	r3, r2
 1379 0336 7B55     		strb	r3, [r7, r5]
 1380 0338 72E6     		b	.L57
 1381              	.L62:
 1382 033a C046     		.align	2
 1383              	.L61:
 1384 033c 00000000 		.word	Ports
 1385 0340 00000000 		.word	.LANCHOR0
 1386 0344 F0FFFEFF 		.word	-65552
ARM GAS  /tmp/ccjPYDiw.s 			page 76


 1387 0348 00E100E0 		.word	-536813312
 1388 034c 94110000 		.word	4500
 1389 0350 F07F0000 		.word	32752
 1390 0354 F0E3FFFF 		.word	-7184
 1391              		.cfi_endproc
 1392              	.LFE832:
 1394              		.section	.bss.CAD_HW_Handles,"aw",%nobits
 1395              		.align	2
 1396              		.set	.LANCHOR0,. + 0
 1399              	CAD_HW_Handles:
 1400 0000 00000000 		.space	12
 1400      00000000 
 1400      00000000 
 1401              		.text
 1402              	.Letext0:
 1403              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 1404              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1405              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 1406              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1407              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 1408              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 1409              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 1410              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h"
 1411              		.file 12 "Middlewares/ST/STM32_USBPD_Library/Core/inc/usbpd_def.h"
 1412              		.file 13 "Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/inc/usbpd_hw_if.h"
 1413              		.file 14 "Middlewares/ST/STM32_USBPD_Library/Core/inc/usbpd_core.h"
 1414              		.file 15 "Middlewares/ST/STM32_USBPD_Library/Devices/STM32G0XX/inc/usbpd_hw.h"
ARM GAS  /tmp/ccjPYDiw.s 			page 77


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usbpd_cad_hw_if.c
     /tmp/ccjPYDiw.s:16     .text.CAD_Check_HW:0000000000000000 $t
     /tmp/ccjPYDiw.s:23     .text.CAD_Check_HW:0000000000000000 CAD_Check_HW
     /tmp/ccjPYDiw.s:226    .text.CAD_Check_HW:00000000000000c8 $d
     /tmp/ccjPYDiw.s:232    .text.CAD_Init:0000000000000000 $t
     /tmp/ccjPYDiw.s:239    .text.CAD_Init:0000000000000000 CAD_Init
     /tmp/ccjPYDiw.s:412    .text.CAD_Init:0000000000000078 $d
     /tmp/ccjPYDiw.s:420    .text.CAD_Enter_ErrorRecovery:0000000000000000 $t
     /tmp/ccjPYDiw.s:427    .text.CAD_Enter_ErrorRecovery:0000000000000000 CAD_Enter_ErrorRecovery
     /tmp/ccjPYDiw.s:475    .text.CAD_Enter_ErrorRecovery:0000000000000024 $d
     /tmp/ccjPYDiw.s:481    .text.CAD_Set_ResistorRp:0000000000000000 $t
     /tmp/ccjPYDiw.s:488    .text.CAD_Set_ResistorRp:0000000000000000 CAD_Set_ResistorRp
     /tmp/ccjPYDiw.s:507    .text.CAD_StateMachine:0000000000000000 $t
     /tmp/ccjPYDiw.s:514    .text.CAD_StateMachine:0000000000000000 CAD_StateMachine
     /tmp/ccjPYDiw.s:664    .text.CAD_StateMachine:0000000000000088 $d
     /tmp/ccjPYDiw.s:678    .text.CAD_StateMachine:00000000000000a4 $t
     /tmp/ccjPYDiw.s:1384   .text.CAD_StateMachine:000000000000033c $d
     /tmp/ccjPYDiw.s:1395   .bss.CAD_HW_Handles:0000000000000000 $d
     /tmp/ccjPYDiw.s:1399   .bss.CAD_HW_Handles:0000000000000000 CAD_HW_Handles

UNDEFINED SYMBOLS
Ports
USBPD_HW_GetUSPDInstance
LL_UCPD_StructInit
LL_UCPD_Init
USBPDM1_AssertRd
USBPDM1_EnterErrorRecovery
HAL_GetTick
__gnu_thumb1_case_shi
HW_SignalDetachment
HW_IF_PWR_GetVoltage
HW_SignalAttachement
