<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="minisculeComputer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CRenc4bin.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CRenc4bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU_ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CU_ALU.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU_Misc.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CU_Misc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU_Read.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CU_Read.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU_Read_MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CU_Read_MUX.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU_Write.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CU_Write.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ControlUnit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DCM_50M.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DisplayModule.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DisplayModule.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MM_Decode_MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MM_signal_MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MM_signal_MUX.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MainMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MainMemory.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mem32xBank.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mem32xBank.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Registers.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Registers.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SSD_1dig.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSD_1dig.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bin2BCD3en.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2BCD3en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="inputProcessor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="minisculComputer.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="minisculComputer.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="minisculComputer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="minisculComputer.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="minisculComputer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="minisculComputer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="minisculComputer.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="minisculComputer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="minisculComputer_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="minisculComputer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="minisculComputer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux4SSD.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4SSD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="programCounter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="programCounter.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sel_strobeB.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sel_strobeB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sevenSeg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sevenSeg.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="signalMux_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="signalMux_32.vhf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513207917" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513207916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513270196" xil_pn:in_ck="-8806442938558793410" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1310553701813273253" xil_pn:start_ts="1513270193">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CU_ALU.vhf"/>
      <outfile xil_pn:name="CU_Misc.vhf"/>
      <outfile xil_pn:name="CU_Read.vhf"/>
      <outfile xil_pn:name="CU_Read_MUX.vhf"/>
      <outfile xil_pn:name="CU_Write.vhf"/>
      <outfile xil_pn:name="DisplayModule.vhf"/>
      <outfile xil_pn:name="MM_signal_MUX.vhf"/>
      <outfile xil_pn:name="MainMemory.vhf"/>
      <outfile xil_pn:name="Mem32xBank.vhf"/>
      <outfile xil_pn:name="Registers.vhf"/>
      <outfile xil_pn:name="minisculComputer.vhf"/>
      <outfile xil_pn:name="programCounter.vhf"/>
      <outfile xil_pn:name="sevenSeg.vhf"/>
      <outfile xil_pn:name="signalMux_32.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1513207926" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4849855945544407957" xil_pn:start_ts="1513207926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513207926" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513207926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513207926" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3150920463594959705" xil_pn:start_ts="1513207926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513268016" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1513268016">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1513268016" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2690112418818672715" xil_pn:start_ts="1513268016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1513268020" xil_pn:in_ck="-7834932682713785239" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8089048525156231093" xil_pn:start_ts="1513268016">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1513268020" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6160946175456529301" xil_pn:start_ts="1513268020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
