

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_2'
================================================================
* Date:           Thu Nov  2 17:53:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_0 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln137_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln137_1"   --->   Operation 7 'read' 'trunc_ln137_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln144_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_ln144"   --->   Operation 8 'read' 'sub_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln151_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151"   --->   Operation 9 'read' 'sext_ln151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln151_cast = sext i62 %sext_ln151_read"   --->   Operation 10 'sext' 'sext_ln151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_0"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_0_load = load i8 %loop_index_0"   --->   Operation 14 'load' 'loop_index_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%exitcond348 = icmp_eq  i8 %loop_index_0_load, i8 255"   --->   Operation 15 'icmp' 'exitcond348' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_0_load, i8 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_0_cast1 = zext i8 %loop_index_0_load"   --->   Operation 18 'zext' 'loop_index_0_cast1' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%empty_52 = add i13 %sub_ln144_read, i13 %loop_index_0_cast1"   --->   Operation 19 'add' 'empty_52' <Predicate = (!exitcond348)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i13 %empty_52"   --->   Operation 20 'zext' 'p_cast' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast"   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast"   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40"   --->   Operation 25 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41"   --->   Operation 26 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42"   --->   Operation 27 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43"   --->   Operation 28 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_0"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond348)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln151_cast" [src/conv1.cpp:151]   --->   Operation 30 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40"   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41"   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42"   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43"   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47, i2 %trunc_ln137_1_read"   --->   Operation 36 'mux' 'tmp_1' <Predicate = (!exitcond348)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (exitcond348)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %tmp_1"   --->   Operation 38 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (7.30ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_53, i4 15" [src/conv1.cpp:151]   --->   Operation 39 'write' 'write_ln151' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln151]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln137_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_0                                              (alloca           ) [ 0100]
trunc_ln137_1_read                                        (read             ) [ 0110]
sub_ln144_read                                            (read             ) [ 0000]
sext_ln151_read                                           (read             ) [ 0000]
sext_ln151_cast                                           (sext             ) [ 0110]
specinterface_ln0                                         (specinterface    ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_load                                         (load             ) [ 0000]
exitcond348                                               (icmp             ) [ 0110]
empty                                                     (add              ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_cast1                                        (zext             ) [ 0000]
empty_52                                                  (add              ) [ 0000]
p_cast                                                    (zext             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 (getelementptr    ) [ 0110]
store_ln0                                                 (store            ) [ 0000]
i2_addr                                                   (getelementptr    ) [ 0101]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 (load             ) [ 0000]
tmp_1                                                     (mux              ) [ 0101]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000]
empty_53                                                  (bitcast          ) [ 0000]
write_ln151                                               (write            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
ret_ln0                                                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln151">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln144">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln137_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="loop_index_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln137_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln137_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_ln144_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="13" slack="0"/>
<pin id="78" dir="0" index="1" bw="13" slack="0"/>
<pin id="79" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln144_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln151_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="62" slack="0"/>
<pin id="84" dir="0" index="1" bw="62" slack="0"/>
<pin id="85" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln151_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln151_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln151/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="13" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln151_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="62" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="loop_index_0_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_0_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond348_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond348/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="loop_index_0_cast1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_0_cast1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_52_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i2_addr_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="62" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="0" index="4" bw="32" slack="0"/>
<pin id="206" dir="0" index="5" bw="2" slack="1"/>
<pin id="207" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_53_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="loop_index_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_0 "/>
</bind>
</comp>

<comp id="224" class="1005" name="trunc_ln137_1_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln137_1_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="sext_ln151_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="exitcond348_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond348 "/>
</bind>
</comp>

<comp id="238" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="1"/>
<pin id="240" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 "/>
</bind>
</comp>

<comp id="243" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="1"/>
<pin id="245" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 "/>
</bind>
</comp>

<comp id="248" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 "/>
</bind>
</comp>

<comp id="253" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="1"/>
<pin id="255" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i2_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="96" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="103" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="110" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="117" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="82" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="76" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="194"><net_src comp="166" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="124" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="130" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="136" pin="3"/><net_sink comp="200" pin=3"/></net>

<net id="212"><net_src comp="142" pin="3"/><net_sink comp="200" pin=4"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="220"><net_src comp="66" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="227"><net_src comp="70" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="232"><net_src comp="148" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="237"><net_src comp="160" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="96" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="246"><net_src comp="103" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="251"><net_src comp="110" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="256"><net_src comp="117" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="261"><net_src comp="195" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="266"><net_src comp="200" pin="6"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {3 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_2 : sext_ln151 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : sub_ln144 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : trunc_ln137_1 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_0_load : 1
		exitcond348 : 2
		empty : 2
		br_ln0 : 3
		loop_index_0_cast1 : 2
		empty_52 : 3
		p_cast : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 : 6
		store_ln0 : 3
	State 2
		tmp_1 : 1
	State 3
		write_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_166         |    0    |    15   |
|          |        empty_52_fu_176        |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_1_fu_200         |    0    |    20   |
|----------|-------------------------------|---------|---------|
|   icmp   |       exitcond348_fu_160      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          | trunc_ln137_1_read_read_fu_70 |    0    |    0    |
|   read   |   sub_ln144_read_read_fu_76   |    0    |    0    |
|          |   sext_ln151_read_read_fu_82  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln151_write_fu_88    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln151_cast_fu_148    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |   loop_index_0_cast1_fu_172   |    0    |    0    |
|          |         p_cast_fu_182         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    70   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40_reg_238|   13   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41_reg_243|   13   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42_reg_248|   13   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43_reg_253|   13   |
|                       exitcond348_reg_234                       |    1   |
|                         i2_addr_reg_258                         |   32   |
|                       loop_index_0_reg_217                      |    8   |
|                     sext_ln151_cast_reg_229                     |   64   |
|                          tmp_1_reg_263                          |   32   |
|                    trunc_ln137_1_read_reg_224                   |    2   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   191  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   191  |   106  |
+-----------+--------+--------+--------+
