<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PER Firmware: common/phal_F4_F7/rcc/rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PER Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('phal__F4__F7_2rcc_2rcc_8c_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rcc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="phal__F4__F7_2rcc_2rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="phal__F4__F7_2rcc_2rcc_8h.html">common/phal_F4_F7/rcc/rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/* Globals for Clock Rates */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="a__box_2main_8c.html#ae3f547c0ac514dd12e5bab27a6b60bec">   15</a></span>uint32_t <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#ae3f547c0ac514dd12e5bab27a6b60bec">APB1ClockRateHz</a>;</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="a__box_2main_8c.html#afdc1120bbc54485ac4c735d8f9756743">   16</a></span>uint32_t <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#afdc1120bbc54485ac4c735d8f9756743">APB2ClockRateHz</a>;</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="a__box_2main_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">   17</a></span>uint32_t <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">AHBClockRateHz</a>;</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="a__box_2main_8c.html#aac132aa42c20a1d3744db9df04f31c54">   18</a></span>uint32_t <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#aac132aa42c20a1d3744db9df04f31c54">PLLClockRateHz</a>;</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="foldopen" id="foldopen00020" data-start="{" data-end="}">
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#a7e9d115c0ba7b71bc58eafed17751479">   20</a></span>uint8_t <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a7e9d115c0ba7b71bc58eafed17751479">PHAL_configureClockRates</a>(<a class="code hl_struct" href="structClockRateConfig__t.html">ClockRateConfig_t</a>* <a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>) {</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    <span class="comment">// Nonzero Bit Encoded Error Code Indicates Error</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    uint8_t ret_code = 0;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    <span class="comment">/* Configure System Clock */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;clock_source == <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">CLOCK_SOURCE_HSE</a>) {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#ac2cfc3641ee4abbb3480dc5f401a7235">PHAL_configureHSESystemClock</a>()) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c">RCC_ERROR_HSE_INIT</a>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a29b119d6f21bf411f02442d651ac4ff9">PHAL_configureHSISystemClock</a>()) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e">RCC_ERROR_HSI_INIT</a>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    }</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">/* Configure PLL */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;use_pll) {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#ae8e3a1b142cf74b1b38984c805673cf5">PHAL_configurePLLVCO</a>(<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;pll_src, <a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;vco_output_rate_target_hz)) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e">RCC_ERROR_PLLVCO_INIT</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>        ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#abd0ea1bcc85ce9ff20dc37966d0286d0">PHAL_configurePLLSystemClock</a>(<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;system_clock_target_hz)) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20">RCC_ERROR_PLLSYS_INIT</a>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    }</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="comment">/* No PLL */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;clock_source == <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">CLOCK_SOURCE_HSE</a>) {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>            <a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;system_clock_target_hz = <a class="code hl_define" href="phal__F4__F7_2rcc_2rcc_8h.html#a6f4ca605cce4be908b761c7a5bb90692">HSE_CLOCK_RATE_HZ</a>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>            <a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;system_clock_target_hz = <a class="code hl_define" href="phal__F4__F7_2rcc_2rcc_8h.html#a931e4bece2bc8e45e95492702b1a79db">HSI_CLOCK_RATE_HZ</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        }</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    }</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a1509d2e2c10b134bcc26f1465881db33">PHAL_configureAHBClock</a>(<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;ahb_clock_target_hz)) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227">RCC_ERROR_AHB_INIT</a>; <span class="comment">// Configure AHB Clock</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a0bbab857de2d2d1e08975dc977b68342">PHAL_configureAPB1Clock</a>(<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;apb1_clock_target_hz)) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13">RCC_ERROR_APB1_INIT</a>; <span class="comment">// Configure APB1 Clock</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    ret_code |= (!<a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#acb32cd6570e5e56268df32a141c188f0">PHAL_configureAPB2Clock</a>(<a class="code hl_variable" href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>-&gt;apb2_clock_target_hz)) &lt;&lt; <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a">RCC_ERROR_APB2_INIT</a>; <span class="comment">// Configure APB2 Clock</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keywordflow">return</span> ret_code;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>}</div>
</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="}">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#ae8e3a1b142cf74b1b38984c805673cf5">   52</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#ae8e3a1b142cf74b1b38984c805673cf5">PHAL_configurePLLVCO</a>(<a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a> pll_source, uint32_t vco_output_rate_target_hz) {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// Ensure range for PLL output is 100Mhz &lt;= PLL_CLK &lt;= 432Mhz</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    vco_output_rate_target_hz = vco_output_rate_target_hz &gt; RCC_MAX_VCO_RATE_HZ ? RCC_MAX_VCO_RATE_HZ : vco_output_rate_target_hz;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    vco_output_rate_target_hz = vco_output_rate_target_hz &lt; RCC_MIN_VCO_RATE_HZ ? RCC_MIN_VCO_RATE_HZ : vco_output_rate_target_hz;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// Turn off and wait for PLL to disable</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    RCC-&gt;CR &amp;= ~RCC_CR_PLLON;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keywordflow">while</span> ((RCC-&gt;CR &amp; RCC_CR_PLLRDY))</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        ; <span class="comment">// Wait for PLL to turn off</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    RCC-&gt;PLLCFGR &amp;= ~(RCC_PLLCFGR_PLLSRC_Msk | RCC_PLLCFGR_PLLN_Msk | RCC_PLLCFGR_PLLM_Msk); <span class="comment">// Clear any PLL source, N, and M configuration</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// Select the PLL source and determine a desired input clock rate</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    uint32_t pll_input_f_hz;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="keywordflow">switch</span> (pll_source) {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        <span class="comment">// 16 MHz HSI</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a">PLL_SRC_HSI16</a>:</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            RCC-&gt;PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; <span class="comment">// Select HSI source</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY)) <span class="comment">// Wait for HSI to enable</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                ;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>            pll_input_f_hz = <a class="code hl_define" href="phal__F4__F7_2rcc_2rcc_8h.html#a931e4bece2bc8e45e95492702b1a79db">HSI_CLOCK_RATE_HZ</a>; <span class="comment">// Set local for PLL input clock rate</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078">PLL_SRC_HSE</a>:</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>            RCC-&gt;PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                ;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            pll_input_f_hz = <a class="code hl_define" href="phal__F4__F7_2rcc_2rcc_8h.html#a6f4ca605cce4be908b761c7a5bb90692">HSE_CLOCK_RATE_HZ</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Invalid PLL source</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">/* Search for a possible PLL configuration */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    uint8_t pll_input_divisor     = RCC_MIN_PLL_INPUT_DIVISOR; <span class="comment">// PLLM</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    uint8_t pll_output_multiplier = RCC_MIN_PLL_OUTPUT_MULTIPLIER; <span class="comment">// PLLN</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keywordtype">bool</span> valid_rate               = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="keywordflow">for</span> (; pll_input_divisor &lt;= RCC_MAX_PLL_INPUT_DIVISOR; pll_input_divisor++) <span class="comment">// PLLM must be 2 to 63 (Pg. 227)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    {</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        <span class="comment">// VCO input frequency = PLL input clock frequency / PLLM with 2 &lt;= PLLM &lt;= 63</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        uint32_t pll_vco_in_rate = pll_input_f_hz / pll_input_divisor;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        <span class="keywordflow">if</span> (pll_vco_in_rate &lt; 1000000 || pll_vco_in_rate &gt; 2000000) <span class="comment">// VCO input rate must be 1MHz to 2MHz (Pg. 227 PLLM)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>        {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        <span class="comment">// VCO output frequency = VCO input * PLLN</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>        <span class="keywordflow">for</span> (; pll_output_multiplier &lt;= RCC_MAX_PLL_OUTPUT_MULTIPLIER; pll_output_multiplier++) <span class="comment">// PLLN must be 50 to 432 (Pg. 227)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>        {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>            <span class="keywordflow">if</span> ((pll_input_f_hz / pll_input_divisor) * pll_output_multiplier == vco_output_rate_target_hz) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                valid_rate = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>            }</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <span class="keywordflow">if</span> (valid_rate)</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    }</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="keywordflow">if</span> (!valid_rate)</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Unable to find a valid clock rate!</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    RCC-&gt;PLLCFGR |= ((pll_input_divisor) &lt;&lt; RCC_PLLCFGR_PLLM_Pos) &amp; RCC_PLLCFGR_PLLM_Msk; <span class="comment">// Set PLLM</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    RCC-&gt;PLLCFGR |= ((pll_output_multiplier) &lt;&lt; RCC_PLLCFGR_PLLN_Pos) &amp; RCC_PLLCFGR_PLLN_Msk; <span class="comment">// Set PLLN</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// Update global variable used to reference the PLL</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#aac132aa42c20a1d3744db9df04f31c54">PLLClockRateHz</a> = ((pll_input_f_hz / pll_input_divisor) * pll_output_multiplier);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    SystemCoreClockUpdate(); <span class="comment">// Must be called each time the core clock HCLK changes</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>}</div>
</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="foldopen" id="foldopen00121" data-start="{" data-end="}">
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#abd0ea1bcc85ce9ff20dc37966d0286d0">  121</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#abd0ea1bcc85ce9ff20dc37966d0286d0">PHAL_configurePLLSystemClock</a>(uint32_t system_clock_target_hz) {</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// Ensure sysetm clock target is valid (Must be under 168 MHz)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordflow">if</span> (system_clock_target_hz &gt; RCC_MAX_SYSCLK_TARGET_HZ) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        system_clock_target_hz = RCC_MAX_SYSCLK_TARGET_HZ;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    }</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// Valid number for PLLP divisor are 2,4,6,8 (2 bit encoded)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    uint8_t pll_p_divisor = <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#aac132aa42c20a1d3744db9df04f31c54">PLLClockRateHz</a> / system_clock_target_hz;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keywordflow">if</span> (pll_p_divisor == 0 || pll_p_divisor % 2 != 0 || pll_p_divisor &gt; 8) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    }</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    uint8_t pll_q_divisor = <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#aac132aa42c20a1d3744db9df04f31c54">PLLClockRateHz</a> / 48000000;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">if</span> (pll_q_divisor &lt;= 1 || pll_q_divisor &gt; 15) {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="comment">// Set the PLLP and PLLQ divisors</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    RCC-&gt;PLLCFGR &amp;= ~(RCC_PLLCFGR_PLLP_Msk | RCC_PLLCFGR_PLLQ_Msk);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    RCC-&gt;PLLCFGR |= (((pll_p_divisor / 2) - 1) &lt;&lt; RCC_PLLCFGR_PLLP_Pos) &amp; RCC_PLLCFGR_PLLP_Msk; <span class="comment">// Divisor value to PLLP bits (Pg. 227)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    RCC-&gt;PLLCFGR |= (pll_q_divisor &lt;&lt; RCC_PLLCFGR_PLLQ_Pos) &amp; RCC_PLLCFGR_PLLQ_Msk;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#if defined STM32F732xx</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordtype">bool</span> enable_overdrive = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    RCC-&gt;APB1ENR |= RCC_APB1ENR_PWREN;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">// Voltage regulator scaling based on system clock, see p. 14: https://www.st.com/resource/en/product_training/STM32F7_System_PWR.pdf</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">if</span> (system_clock_target_hz &gt; 180000000) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        PWR-&gt;CR1 &amp;= ~PWR_CR1_VOS;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        PWR-&gt;CR1 |= PWR_CR1_VOS;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        enable_overdrive = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt; 168000000) {</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        PWR-&gt;CR1 &amp;= ~PWR_CR1_VOS; <span class="comment">//No need to use overdrive, but select scale 1 on voltage regulator</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        PWR-&gt;CR1 |= PWR_CR1_VOS;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt; 144000000) {</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        PWR-&gt;CR1 &amp;= ~PWR_CR1_VOS; <span class="comment">//No need to use overdrive, but select scale 2 on voltage regulator</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        PWR-&gt;CR1 |= PWR_CR1_VOS_1;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        PWR-&gt;CR1 &amp;= ~PWR_CR1_VOS; <span class="comment">//No need to use overdrive, but select scale 3 on voltage regulator</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        PWR-&gt;CR1 |= PWR_CR1_VOS_0;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    RCC-&gt;CR |= RCC_CR_PLLON; <span class="comment">// Enable PLL</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        ; <span class="comment">// Wait for PLL to turn on</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    __DSB();</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//Set Level of Internal Voltage Regulator, see ST RM 0090/0431</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#if defined STM32F732xx</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keywordflow">if</span> (enable_overdrive) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        PWR-&gt;CR1 |= PWR_CR1_ODEN;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        <span class="keywordflow">while</span> (!(PWR-&gt;CSR1 &amp; PWR_CSR1_ODRDY)) <span class="comment">//Wait for regulator output to turn on</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            ;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>        PWR-&gt;CR1 |= PWR_CR1_ODSWEN; <span class="comment">//Enable Overdrive</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>        <span class="keywordflow">while</span> (!(PWR-&gt;CSR1 &amp; PWR_CSR1_ODSWRDY))</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>            ; <span class="comment">//Wait for overdrive to turn on</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    }</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">//Flash latency adjustment, see ST RM 0090 Pg. 80, ST RM 0431 Pg. 69</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    uint32_t flash_acr_temp = FLASH-&gt;ACR;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    flash_acr_temp &amp;= ~(FLASH_ACR_LATENCY_Msk);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 210000000)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        flash_acr_temp |= FLASH_ACR_LATENCY_7WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 180000000)</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        flash_acr_temp |= FLASH_ACR_LATENCY_6WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 150000000)</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        flash_acr_temp |= FLASH_ACR_LATENCY_5WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 120000000)</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        flash_acr_temp |= FLASH_ACR_LATENCY_4WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 90000000)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        flash_acr_temp |= FLASH_ACR_LATENCY_3WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 60000000)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        flash_acr_temp |= FLASH_ACR_LATENCY_2WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (system_clock_target_hz &gt;= 30000000)</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        flash_acr_temp |= FLASH_ACR_LATENCY_1WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        flash_acr_temp |= FLASH_ACR_LATENCY_0WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    FLASH-&gt;ACR = flash_acr_temp;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    RCC-&gt;CFGR &amp;= ~RCC_CFGR_SW;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    RCC-&gt;CFGR |= RCC_CFGR_SW_PLL; <span class="comment">// Set system clock switch register to PLL</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL) <span class="comment">// Wait for PLL to be the new system clock</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        ;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    SystemCoreClockUpdate(); <span class="comment">// Must be called each time the core clock HCLK changes</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>}</div>
</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="foldopen" id="foldopen00215" data-start="{" data-end="}">
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#a29b119d6f21bf411f02442d651ac4ff9">  215</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a29b119d6f21bf411f02442d651ac4ff9">PHAL_configureHSISystemClock</a>() {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// Turn on and wait for HSI to enable</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    RCC-&gt;CR |= RCC_CR_HSION;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        ;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="comment">//Flash latency adjustment, see ST RM 0090 Pg. 80</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    uint32_t flash_acr_temp = FLASH-&gt;ACR;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    flash_acr_temp &amp;= ~(FLASH_ACR_LATENCY_Msk);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    flash_acr_temp |= FLASH_ACR_LATENCY_0WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    FLASH-&gt;ACR = flash_acr_temp;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    RCC-&gt;CFGR |= RCC_CFGR_SW_HSI; <span class="comment">// Set system clock switch register to HSI</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS_HSI) != RCC_CFGR_SWS_HSI) <span class="comment">// Wait until the system clock switch register indicates that HSI is selected</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        ;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    SystemCoreClockUpdate(); <span class="comment">// Must be called each time the core clock HCLK changes</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Return true upon completion</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>}</div>
</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="foldopen" id="foldopen00237" data-start="{" data-end="}">
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#ac2cfc3641ee4abbb3480dc5f401a7235">  237</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#ac2cfc3641ee4abbb3480dc5f401a7235">PHAL_configureHSESystemClock</a>() {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="comment">/* Turn on and wait for HSE to enable */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    RCC-&gt;CR |= (RCC_CR_HSEON | RCC_CR_HSEBYP);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        ;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="comment">//Flash latency adjustment, see ST RM 0090 Pg. 80</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    uint32_t flash_acr_temp = FLASH-&gt;ACR;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    flash_acr_temp &amp;= ~(FLASH_ACR_LATENCY_Msk);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    flash_acr_temp |= FLASH_ACR_LATENCY_0WS &lt;&lt; FLASH_ACR_LATENCY_Pos;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    FLASH-&gt;ACR = flash_acr_temp;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    RCC-&gt;CFGR |= RCC_CFGR_SW_HSE; <span class="comment">// Set system clock switch register to HSE</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS_HSE) != RCC_CFGR_SWS_HSE) <span class="comment">// Wait until the system clock switch register indicates that HSE is selected</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        ;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    __DSB(); <span class="comment">// Wait for explicit memory accesses to finish</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="comment">/* Turn off HSI */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    __DSB();</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    RCC-&gt;CR &amp;= ~(RCC_CR_HSION);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <span class="keywordflow">while</span> ((RCC-&gt;CR &amp; RCC_CR_HSION))</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>        ;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    __DSB();</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    SystemCoreClockUpdate(); <span class="comment">// Must be called each time the core clock HCLK changes</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="foldopen" id="foldopen00267" data-start="{" data-end="}">
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#a1509d2e2c10b134bcc26f1465881db33">  267</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a1509d2e2c10b134bcc26f1465881db33">PHAL_configureAHBClock</a>(uint32_t ahb_clock_target_hz) {</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <span class="comment">// Map a required prescaler to achieve the target AHB clock speed from the SystemCoreClock</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="comment">// HCLK has a maximum frequency of 144MHz VOS = 0 and 168 MHz VOS = 1 RM 0090 pg. 80</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    uint32_t desired_psc = SystemCoreClock / ahb_clock_target_hz;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    uint32_t sys_clk_div;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="comment">// CPU Clock Prescalar (1,2,4,8,16,64,128,256,512 allowed)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keywordflow">switch</span> (desired_psc) <span class="comment">// ST RM0090 pg. 230</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    {</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>            sys_clk_div = RCC_CFGR_HPRE_DIV1;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>            sys_clk_div = RCC_CFGR_HPRE_DIV2;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>            sys_clk_div = RCC_CFGR_HPRE_DIV4;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>            sys_clk_div = RCC_CFGR_HPRE_DIV8;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>            sys_clk_div = RCC_CFGR_HPRE_DIV16;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>            sys_clk_div = RCC_CFGR_HPRE_DIV64;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>            sys_clk_div = RCC_CFGR_HPRE_DIV128;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>            sys_clk_div = RCC_CFGR_HPRE_DIV256;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        <span class="keywordflow">case</span> 512:</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>            sys_clk_div = RCC_CFGR_HPRE_DIV512;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Return if invalid prescalar value</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="comment">// Modify the RCC-&gt;CFGR HPRE bits to select prescaler</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    uint32_t rcc_cfgr_temp = RCC-&gt;CFGR;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    rcc_cfgr_temp &amp;= ~(RCC_CFGR_HPRE_Msk);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    rcc_cfgr_temp |= (sys_clk_div);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    RCC-&gt;CFGR = rcc_cfgr_temp;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">AHBClockRateHz</a> = ahb_clock_target_hz; <span class="comment">// Set global for AHB Clock Rate</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>}</div>
</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">// Low speed peripheral bus (Max speed 42 MHz)</span></div>
<div class="foldopen" id="foldopen00318" data-start="{" data-end="}">
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#a0bbab857de2d2d1e08975dc977b68342">  318</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#a0bbab857de2d2d1e08975dc977b68342">PHAL_configureAPB1Clock</a>(uint32_t apb1_clock_target_hz) {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="comment">// Map a required prescaler to achieve the target APB1 clock speed from AHB</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    uint32_t desired_psc = <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">AHBClockRateHz</a> / apb1_clock_target_hz;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    uint32_t ahb_clk_div;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="comment">// APB1 Prescaler (1,2,4,8,16 allowed)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keywordflow">switch</span> (desired_psc) <span class="comment">// ST RM0090 pg. 229</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>            ahb_clk_div = RCC_CFGR_PPRE1_DIV1;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>            ahb_clk_div = RCC_CFGR_PPRE1_DIV2;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>            ahb_clk_div = RCC_CFGR_PPRE1_DIV4;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>        <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>            ahb_clk_div = RCC_CFGR_PPRE1_DIV8;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>            ahb_clk_div = RCC_CFGR_PPRE1_DIV16;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Return if invalid prescaler value</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="comment">// Modify the RCC-&gt;CFGR PPRE1 bits to select prescaler</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    uint32_t rcc_cfgr_temp = RCC-&gt;CFGR;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    rcc_cfgr_temp &amp;= ~(RCC_CFGR_PPRE1_Msk);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    rcc_cfgr_temp |= (ahb_clk_div);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    RCC-&gt;CFGR = rcc_cfgr_temp;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#ae3f547c0ac514dd12e5bab27a6b60bec">APB1ClockRateHz</a> = apb1_clock_target_hz; <span class="comment">// Set global for APB1</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// High speed peripheral bus (Max speed 84 MHz)</span></div>
<div class="foldopen" id="foldopen00356" data-start="{" data-end="}">
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#acb32cd6570e5e56268df32a141c188f0">  356</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#acb32cd6570e5e56268df32a141c188f0">PHAL_configureAPB2Clock</a>(uint32_t apb2_clock_target_hz) {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="comment">// Map a required prescaler to achieve the target APB2 clock speed from AHB</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    uint32_t desired_psc = <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">AHBClockRateHz</a> / apb2_clock_target_hz;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    uint32_t ahb_clk_div;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="comment">// APB1 Prescaler (1,2,4,8,16 allowed)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">switch</span> (desired_psc) <span class="comment">// ST RM0090 pg. 229</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    {</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>            ahb_clk_div = RCC_CFGR_PPRE2_DIV1;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>            ahb_clk_div = RCC_CFGR_PPRE2_DIV2;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>            ahb_clk_div = RCC_CFGR_PPRE2_DIV4;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>            ahb_clk_div = RCC_CFGR_PPRE2_DIV8;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>            ahb_clk_div = RCC_CFGR_PPRE2_DIV16;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Invalid prescaler value</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    }</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="comment">// Modify the RCC-&gt;CFGR PPRE2 bits to select prescaler</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    uint32_t rcc_cfgr_temp = RCC-&gt;CFGR;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    rcc_cfgr_temp &amp;= ~(RCC_CFGR_PPRE2_Msk);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    rcc_cfgr_temp |= ahb_clk_div;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    RCC-&gt;CFGR = rcc_cfgr_temp;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_variable" href="phal__F4__F7_2rcc_2rcc_8c.html#afdc1120bbc54485ac4c735d8f9756743">APB2ClockRateHz</a> = apb2_clock_target_hz; <span class="comment">// Set global for APB2</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>}</div>
</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="foldopen" id="foldopen00393" data-start="{" data-end="}">
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#af4ee0c309b609633dd82c31c95a11d61">  393</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#af4ee0c309b609633dd82c31c95a11d61">PHAL_trimHSI</a>(uint8_t trim_val) {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="keywordflow">if</span> (trim_val &gt; 31)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    uint32_t reg = RCC-&gt;CR;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    reg &amp;= ~(RCC_CR_HSITRIM);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    reg |= trim_val &lt;&lt; RCC_CR_HSITRIM_Pos;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    RCC-&gt;CR = reg;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>}</div>
</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="foldopen" id="foldopen00402" data-start="{" data-end="}">
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8c.html#aa3380d024468d5f414c910a81b965c58">  402</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8c.html#aa3380d024468d5f414c910a81b965c58">PHAL_enableMCO1</a>(GPIO_TypeDef* bank, uint8_t pin, <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">MCO1Source_t</a> source, <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">MCODivisor_t</a> division) {</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">if</span> ((bank == GPIOA) &amp;&amp; (pin == <a class="code hl_define" href="phal__F4__F7_2rcc_2rcc_8h.html#a2e83112285247a22f8b4caa6740395b4">MCO_OUT_PIN</a>)) {</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        <span class="comment">/* Clear Previous MCO1 Source */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        RCC-&gt;CFGR &amp;= ~(RCC_CFGR_MCO1_Msk);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>        <span class="comment">/* Select MCO1 Source*/</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        RCC-&gt;CFGR |= (source &lt;&lt; RCC_CFGR_MCO1_Pos);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        <span class="comment">/* Clear Previous Prescaler */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        RCC-&gt;CFGR &amp;= ~(RCC_CFGR_MCO1PRE_Msk);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>        <span class="comment">/* Select MCO1 Prescaler */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        RCC-&gt;CFGR |= (division &lt;&lt; RCC_CFGR_MCO1PRE_Pos);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    }</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>} <span class="comment">/* PHAL_enableMCO1() */</span></div>
</div>
<div class="ttc" id="adaq_8c_html_a25ce4b69d296fc9a3324b494542c2420"><div class="ttname"><a href="daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a></div><div class="ttdeci">config_t config</div><div class="ttdef"><b>Definition</b> <a href="daq_8c_source.html#l00039">daq.c:39</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_a0bbab857de2d2d1e08975dc977b68342"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#a0bbab857de2d2d1e08975dc977b68342">PHAL_configureAPB1Clock</a></div><div class="ttdeci">bool PHAL_configureAPB1Clock(uint32_t apb1_clock_target_hz)</div><div class="ttdoc">Configure APB1 Clock rate by modifying the APB1 prescaler value.</div><div class="ttdef"><b>Definition</b> <a href="#l00318">rcc.c:318</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_a1509d2e2c10b134bcc26f1465881db33"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#a1509d2e2c10b134bcc26f1465881db33">PHAL_configureAHBClock</a></div><div class="ttdeci">bool PHAL_configureAHBClock(uint32_t ahb_clock_target_hz)</div><div class="ttdoc">Configure AHB Clock rate by modifying the AHB prescaler value.</div><div class="ttdef"><b>Definition</b> <a href="#l00267">rcc.c:267</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_a29b119d6f21bf411f02442d651ac4ff9"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#a29b119d6f21bf411f02442d651ac4ff9">PHAL_configureHSISystemClock</a></div><div class="ttdeci">bool PHAL_configureHSISystemClock()</div><div class="ttdoc">Configure HSI CLK as the System Clock. SHOULD BE DONE BEFORE ANY OF THE AHB OR APB CLOCKS ARE CHANGED...</div><div class="ttdef"><b>Definition</b> <a href="#l00215">rcc.c:215</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_a2c40deeaa6aeb002bafb0bc892484e0c"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#a2c40deeaa6aeb002bafb0bc892484e0c">AHBClockRateHz</a></div><div class="ttdeci">uint32_t AHBClockRateHz</div><div class="ttdef"><b>Definition</b> <a href="#l00017">rcc.c:17</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_a7e9d115c0ba7b71bc58eafed17751479"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#a7e9d115c0ba7b71bc58eafed17751479">PHAL_configureClockRates</a></div><div class="ttdeci">uint8_t PHAL_configureClockRates(ClockRateConfig_t *config)</div><div class="ttdoc">Configure all AHB/APB/System clocks from the provided configuration.</div><div class="ttdef"><b>Definition</b> <a href="#l00020">rcc.c:20</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_aa3380d024468d5f414c910a81b965c58"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#aa3380d024468d5f414c910a81b965c58">PHAL_enableMCO1</a></div><div class="ttdeci">bool PHAL_enableMCO1(GPIO_TypeDef *bank, uint8_t pin, MCO1Source_t source, MCODivisor_t division)</div><div class="ttdoc">Enable the Clock Out Pin 1 It is highly recommended to change this only after reset before enabling t...</div><div class="ttdef"><b>Definition</b> <a href="#l00402">rcc.c:402</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_aac132aa42c20a1d3744db9df04f31c54"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#aac132aa42c20a1d3744db9df04f31c54">PLLClockRateHz</a></div><div class="ttdeci">uint32_t PLLClockRateHz</div><div class="ttdef"><b>Definition</b> <a href="#l00018">rcc.c:18</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_abd0ea1bcc85ce9ff20dc37966d0286d0"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#abd0ea1bcc85ce9ff20dc37966d0286d0">PHAL_configurePLLSystemClock</a></div><div class="ttdeci">bool PHAL_configurePLLSystemClock(uint32_t system_clock_target_hz)</div><div class="ttdoc">Configure PLL CLK as the System Clock at the desired target frequency. SHOULD BE DONE BEFORE ANY OF T...</div><div class="ttdef"><b>Definition</b> <a href="#l00121">rcc.c:121</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_ac2cfc3641ee4abbb3480dc5f401a7235"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#ac2cfc3641ee4abbb3480dc5f401a7235">PHAL_configureHSESystemClock</a></div><div class="ttdeci">bool PHAL_configureHSESystemClock()</div><div class="ttdoc">Configure HSE CLK as the System Clock. SHOULD BE DONE BEFORE ANY OF THE AHB OR APB CLOCKS ARE CHANGED...</div><div class="ttdef"><b>Definition</b> <a href="#l00237">rcc.c:237</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_acb32cd6570e5e56268df32a141c188f0"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#acb32cd6570e5e56268df32a141c188f0">PHAL_configureAPB2Clock</a></div><div class="ttdeci">bool PHAL_configureAPB2Clock(uint32_t apb2_clock_target_hz)</div><div class="ttdoc">Configure APB1 Clock rate by modifying the APB2 prescaler value.</div><div class="ttdef"><b>Definition</b> <a href="#l00356">rcc.c:356</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_ae3f547c0ac514dd12e5bab27a6b60bec"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#ae3f547c0ac514dd12e5bab27a6b60bec">APB1ClockRateHz</a></div><div class="ttdeci">uint32_t APB1ClockRateHz</div><div class="ttdef"><b>Definition</b> <a href="#l00015">rcc.c:15</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_ae8e3a1b142cf74b1b38984c805673cf5"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#ae8e3a1b142cf74b1b38984c805673cf5">PHAL_configurePLLVCO</a></div><div class="ttdeci">bool PHAL_configurePLLVCO(PLLSrc_t pll_source, uint32_t vco_output_rate_target_hz)</div><div class="ttdoc">Configure PLL VCO Clock rate The VCO clock is the input clock for the different PLL outputs....</div><div class="ttdef"><b>Definition</b> <a href="#l00052">rcc.c:52</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_af4ee0c309b609633dd82c31c95a11d61"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#af4ee0c309b609633dd82c31c95a11d61">PHAL_trimHSI</a></div><div class="ttdeci">void PHAL_trimHSI(uint8_t trim_val)</div><div class="ttdoc">Trim the HSI clock 0 &lt;= trim_val &lt;= 31 17 = increase speed by ~0.2% 15 = decrease speed by ~0....</div><div class="ttdef"><b>Definition</b> <a href="#l00393">rcc.c:393</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8c_html_afdc1120bbc54485ac4c735d8f9756743"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8c.html#afdc1120bbc54485ac4c735d8f9756743">APB2ClockRateHz</a></div><div class="ttdeci">uint32_t APB2ClockRateHz</div><div class="ttdef"><b>Definition</b> <a href="#l00016">rcc.c:16</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html">rcc.h</a></div><div class="ttdoc">RCC Configuration Driver for STM32F4 Devices.</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">CLOCK_SOURCE_HSE</a></div><div class="ttdeci">@ CLOCK_SOURCE_HSE</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00075">rcc.h:75</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a2e83112285247a22f8b4caa6740395b4"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a2e83112285247a22f8b4caa6740395b4">MCO_OUT_PIN</a></div><div class="ttdeci">#define MCO_OUT_PIN</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00024">rcc.h:24</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">MCO1Source_t</a></div><div class="ttdeci">MCO1Source_t</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00056">rcc.h:56</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8f"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">MCODivisor_t</a></div><div class="ttdeci">MCODivisor_t</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00064">rcc.h:64</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a6f4ca605cce4be908b761c7a5bb90692"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a6f4ca605cce4be908b761c7a5bb90692">HSE_CLOCK_RATE_HZ</a></div><div class="ttdeci">#define HSE_CLOCK_RATE_HZ</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00016">rcc.h:16</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a931e4bece2bc8e45e95492702b1a79db"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a931e4bece2bc8e45e95492702b1a79db">HSI_CLOCK_RATE_HZ</a></div><div class="ttdeci">#define HSI_CLOCK_RATE_HZ</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00023">rcc.h:23</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c">RCC_ERROR_HSE_INIT</a></div><div class="ttdeci">@ RCC_ERROR_HSE_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00085">rcc.h:85</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a">RCC_ERROR_APB2_INIT</a></div><div class="ttdeci">@ RCC_ERROR_APB2_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00081">rcc.h:81</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e">RCC_ERROR_PLLVCO_INIT</a></div><div class="ttdeci">@ RCC_ERROR_PLLVCO_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00084">rcc.h:84</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e">RCC_ERROR_HSI_INIT</a></div><div class="ttdeci">@ RCC_ERROR_HSI_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00082">rcc.h:82</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227">RCC_ERROR_AHB_INIT</a></div><div class="ttdeci">@ RCC_ERROR_AHB_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00079">rcc.h:79</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13">RCC_ERROR_APB1_INIT</a></div><div class="ttdeci">@ RCC_ERROR_APB1_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00080">rcc.h:80</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20">RCC_ERROR_PLLSYS_INIT</a></div><div class="ttdeci">@ RCC_ERROR_PLLSYS_INIT</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00083">rcc.h:83</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a></div><div class="ttdeci">PLLSrc_t</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00051">rcc.h:51</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a">PLL_SRC_HSI16</a></div><div class="ttdeci">@ PLL_SRC_HSI16</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00052">rcc.h:52</a></div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078">PLL_SRC_HSE</a></div><div class="ttdeci">@ PLL_SRC_HSE</div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00054">rcc.h:53</a></div></div>
<div class="ttc" id="astructClockRateConfig__t_html"><div class="ttname"><a href="structClockRateConfig__t.html">ClockRateConfig_t</a></div><div class="ttdef"><b>Definition</b> <a href="phal__F4__F7_2rcc_2rcc_8h_source.html#l00088">rcc.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_a828499ce5b3216570db528e38974466.html">phal_F4_F7</a></li><li class="navelem"><a class="el" href="dir_ca0569005e9160c8885651e059d864db.html">rcc</a></li><li class="navelem"><a class="el" href="phal__F4__F7_2rcc_2rcc_8c.html">rcc.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
