--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 15.508 ns
From           : SWITCH1
To             : T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]
From Clock     : --
To Clock       : 50MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.698 ns
From           : T8052:inst|T51_Port:tp1|Port_Output[1]
To             : LED[1]
From Clock     : 50MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 1.879 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.978 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
Slack          : 10.681 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 34.11 MHz ( period = 29.319 ns )
From           : T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ram_block1a7~portb_address_reg7
To             : T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~porta_address_reg8
From Clock     : altpll0:inst1|altpll:altpll_component|_clk0
To Clock       : altpll0:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 105.26 MHz ( period = 9.500 ns )
From           : T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~portb_address_reg11
To             : T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
Slack          : 0.727 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : T8052:inst|rom_data_reg[2]
To             : T8052:inst|rom_data_reg[2]
From Clock     : altpll0:inst1|altpll:altpll_component|_clk0
To Clock       : altpll0:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

