{"vcs1":{"timestamp_begin":1682888193.972408139, "rt":0.56, "ut":0.28, "st":0.12}}
{"vcselab":{"timestamp_begin":1682888194.589498430, "rt":0.43, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1682888195.068880995, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682888193.636163430}
{"VCS_COMP_START_TIME": 1682888193.636163430}
{"VCS_COMP_END_TIME": 1682888195.359965433}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340996}}
{"stitch_vcselab": {"peak_mem": 239060}}
