## Memory Map Summary
| HW address | Type | Name | HDL Name |
|------------|------|------|----------|
| 0x00-0x1f | BLOCK | repA | repA |
| 0x00-0x07 | BLOCK | repA.0 | repA_0 |
| 0x00-0x07 | BLOCK | repA.0.block1 | repA_0_block1 |
| 0x00-0x07 | BLOCK | repA.0.block1.repB | repA_0_block1_repB |
| 0x00-0x03 | BLOCK | repA.0.block1.repB.0 | repA_0_block1_repB_0 |
| 0x00 | REG | repA.0.block1.repB.0.reg1 | repA_0_block1_repB_0_reg1 |
| 0x04-0x07 | BLOCK | repA.0.block1.repB.1 | repA_0_block1_repB_1 |
| 0x04 | REG | repA.0.block1.repB.1.reg1 | repA_0_block1_repB_1_reg1 |
| 0x08-0x0f | BLOCK | repA.1 | repA_1 |
| 0x08-0x0f | BLOCK | repA.1.block1 | repA_1_block1 |
| 0x08-0x0f | BLOCK | repA.1.block1.repB | repA_1_block1_repB |
| 0x08-0x0b | BLOCK | repA.1.block1.repB.0 | repA_1_block1_repB_0 |
| 0x08 | REG | repA.1.block1.repB.0.reg1 | repA_1_block1_repB_0_reg1 |
| 0x0c-0x0f | BLOCK | repA.1.block1.repB.1 | repA_1_block1_repB_1 |
| 0x0c | REG | repA.1.block1.repB.1.reg1 | repA_1_block1_repB_1_reg1 |
| 0x10-0x17 | BLOCK | repA.2 | repA_2 |
| 0x10-0x17 | BLOCK | repA.2.block1 | repA_2_block1 |
| 0x10-0x17 | BLOCK | repA.2.block1.repB | repA_2_block1_repB |
| 0x10-0x13 | BLOCK | repA.2.block1.repB.0 | repA_2_block1_repB_0 |
| 0x10 | REG | repA.2.block1.repB.0.reg1 | repA_2_block1_repB_0_reg1 |
| 0x14-0x17 | BLOCK | repA.2.block1.repB.1 | repA_2_block1_repB_1 |
| 0x14 | REG | repA.2.block1.repB.1.reg1 | repA_2_block1_repB_1_reg1 |
| 0x18-0x1f | BLOCK | repA.3 | repA_3 |
| 0x18-0x1f | BLOCK | repA.3.block1 | repA_3_block1 |
| 0x18-0x1f | BLOCK | repA.3.block1.repB | repA_3_block1_repB |
| 0x18-0x1b | BLOCK | repA.3.block1.repB.0 | repA_3_block1_repB_0 |
| 0x18 | REG | repA.3.block1.repB.0.reg1 | repA_3_block1_repB_0_reg1 |
| 0x1c-0x1f | BLOCK | repA.3.block1.repB.1 | repA_3_block1_repB_1 |
| 0x1c | REG | repA.3.block1.repB.1.reg1 | repA_3_block1_repB_1_reg1 |

## Registers Description
### Register: repA.0.block1.repB.0.reg1

- **HW Prefix**: repA_0_block1_repB_0_reg1
- **HW Address**: 0x0
- **C Prefix**: repA.0.block1.repB.0.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.0.block1.repB.1.reg1

- **HW Prefix**: repA_0_block1_repB_1_reg1
- **HW Address**: 0x4
- **C Prefix**: repA.0.block1.repB.1.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.1.block1.repB.0.reg1

- **HW Prefix**: repA_1_block1_repB_0_reg1
- **HW Address**: 0x8
- **C Prefix**: repA.1.block1.repB.0.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.1.block1.repB.1.reg1

- **HW Prefix**: repA_1_block1_repB_1_reg1
- **HW Address**: 0xc
- **C Prefix**: repA.1.block1.repB.1.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.2.block1.repB.0.reg1

- **HW Prefix**: repA_2_block1_repB_0_reg1
- **HW Address**: 0x10
- **C Prefix**: repA.2.block1.repB.0.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.2.block1.repB.1.reg1

- **HW Prefix**: repA_2_block1_repB_1_reg1
- **HW Address**: 0x14
- **C Prefix**: repA.2.block1.repB.1.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.3.block1.repB.0.reg1

- **HW Prefix**: repA_3_block1_repB_0_reg1
- **HW Address**: 0x18
- **C Prefix**: repA.3.block1.repB.0.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

### Register: repA.3.block1.repB.1.reg1

- **HW Prefix**: repA_3_block1_repB_1_reg1
- **HW Address**: 0x1c
- **C Prefix**: repA.3.block1.repB.1.reg1
- **C Block Offset**: 0x0
- **Access**: read/write

<table>
  <tr>
    <td><b>7</b></td>
    <td><b>6</b></td>
    <td><b>5</b></td>
    <td><b>4</b></td>
    <td><b>3</b></td>
    <td><b>2</b></td>
    <td><b>1</b></td>
    <td><b>0</b></td>
  </tr>
  <tr>
    <td colspan="8" style="text-align: center;">reg1[7:0]</td>
  </tr>
</table>

| Bits | Name | Description |
|------|------|------------|
| 7:0 | reg1 |  |

