##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_2                    | Frequency: 31.74 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 55.09 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk               | N/A                   | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        1e+008           99968497    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          23513       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SAIO_0(0)_PAD:in  27210         Clock_2:R         
SDIO_0(0)_PAD:in  28060         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
MODX_1_TXD(0)_PAD  30136         Clock_2:R         
MODX_2_TXD(0)_PAD  30332         Clock_2:R         
MODX_3_TXD(0)_PAD  33067         Clock_2:R         
SAIO_1(0)_PAD      31006         Clock_2:R         
SDIO_1(0)_PAD      31076         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
LIO_0(0)_PAD        LED_B(0)_PAD             40521  
KEY_1(0)_PAD        LED_R(0)_PAD             29827  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 31.74 MHz | Target: 0.01 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99968497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell38  19225  20475  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell38   3350  23825  99968497  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell    2318  26143  99968497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5428   8424  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  11774  23513  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14683  23513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5428   8424  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  11774  23513  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14683  23513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99968497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell38  19225  20475  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell38   3350  23825  99968497  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell    2318  26143  99968497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5428   8424  23513  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  11774  23513  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14683  23513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13704
-------------------------------------   ----- 
End-of-path arrival time (ps)           13704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                               iocell51        2051   2051  24492  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/main_0         macrocell15     5995   8046  24492  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/q              macrocell15     3350  11396  24492  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  13704  24492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25000p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13197
-------------------------------------   ----- 
End-of-path arrival time (ps)           13197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell49        2485   2485  25000  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell7      5045   7530  25000  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell7      3350  10880  25000  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  13197  25000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 28936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell52      2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_5  macrocell82   6225   9221  28936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 28954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell52      2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_5  macrocell79   6206   9202  28954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 28954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                        iocell52      2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_5  macrocell87   6206   9202  28954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_last\/clock_0
Path slack     : 29719p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                    iocell49      2485   2485  25000  RISE       1
\UART_MODX_1:BUART:rx_last\/main_0  macrocell58   5953   8438  29719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 29733p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell52      2996   2996  23513  RISE       1
MODIN9_1/main_2   macrocell85   5428   8424  29733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 29733p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell52      2996   2996  23513  RISE       1
MODIN9_0/main_2   macrocell86   5428   8424  29733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_last\/clock_0
Path slack     : 29733p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                    iocell52      2996   2996  23513  RISE       1
\UART_MODX_2:BUART:rx_last\/main_0  macrocell88   5428   8424  29733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 29752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell49      2485   2485  25000  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_0  macrocell52   5920   8405  29752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 29882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell49      2485   2485  25000  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_0  macrocell49   5789   8274  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 29882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                        iocell49      2485   2485  25000  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_0  macrocell57   5789   8274  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell51      2051   2051  24492  RISE       1
MODIN5_1/main_0   macrocell70   5995   8046  30111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell51      2051   2051  24492  RISE       1
MODIN5_0/main_0   macrocell71   5995   8046  30111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_last\/clock_0
Path slack     : 30111p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                    iocell51      2051   2051  24492  RISE       1
\UART_MODX_0:BUART:rx_last\/main_0  macrocell73   5995   8046  30111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell49      2485   2485  25000  RISE       1
MODIN1_1/main_0   macrocell55   5045   7530  30627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell49      2485   2485  25000  RISE       1
MODIN1_0/main_0   macrocell56   5045   7530  30627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 30952p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell51      2051   2051  24492  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_1  macrocell67   5154   7205  30952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 30960p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell51      2051   2051  24492  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_1  macrocell64   5145   7196  30960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 30960p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                        iocell51      2051   2051  24492  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_1  macrocell72   5145   7196  30960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99968497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell38  19225  20475  99968497  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell38   3350  23825  99968497  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell    2318  26143  99968497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23417
-------------------------------------   ----- 
End-of-path arrival time (ps)           23417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell30  16485  17735  99971223  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell30   3350  21085  99971223  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2331  23417  99971223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99973242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20568
-------------------------------------   ----- 
End-of-path arrival time (ps)           20568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                      macrocell105     1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_0           macrocell35      8339   9589  99973242  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell35      3350  12939  99973242  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   7629  20568  99973242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99973647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20993
-------------------------------------   ----- 
End-of-path arrival time (ps)           20993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell22  13456  14706  99973647  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell22   3350  18056  99973647  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2937  20993  99973647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99973922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20068
-------------------------------------   ----- 
End-of-path arrival time (ps)           20068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48      1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15  18818  20068  99973922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99974904p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19086
-------------------------------------   ----- 
End-of-path arrival time (ps)           19086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48      1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12  17836  19086  99974904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99975452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_1    macrocell109  19788  21038  99975452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99975452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_0  macrocell110  19788  21038  99975452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99975452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_0    macrocell111  19788  21038  99975452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99975452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_1   macrocell117  19788  21038  99975452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99976015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20475
-------------------------------------   ----- 
End-of-path arrival time (ps)           20475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_1    macrocell112  19225  20475  99976015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99976015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20475
-------------------------------------   ----- 
End-of-path arrival time (ps)           20475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_0  macrocell114  19225  20475  99976015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99977601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16389
-------------------------------------   ----- 
End-of-path arrival time (ps)           16389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  15139  16389  99977601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99977603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16387
-------------------------------------   ----- 
End-of-path arrival time (ps)           16387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  15137  16387  99977603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99978680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15310
-------------------------------------   ----- 
End-of-path arrival time (ps)           15310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9  14060  15310  99978680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99978755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_0  macrocell95  16485  17735  99978755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99978755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_1    macrocell97  16485  17735  99978755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99978755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_0  macrocell99  16485  17735  99978755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99979059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17431
-------------------------------------   ----- 
End-of-path arrival time (ps)           17431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_1    macrocell94  16181  17431  99979059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99979059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17431
-------------------------------------   ----- 
End-of-path arrival time (ps)           17431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_0    macrocell96  16181  17431  99979059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99979059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17431
-------------------------------------   ----- 
End-of-path arrival time (ps)           17431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48    1250   1250  99968497  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_1   macrocell102  16181  17431  99979059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99979115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell14   8045   9295  99979115  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell14   3350  12645  99979115  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2881  15525  99979115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99979459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15181
-------------------------------------   ----- 
End-of-path arrival time (ps)           15181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell6    7712   8962  99979459  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell6    3350  12312  99979459  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2869  15181  99979459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99980483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16007
-------------------------------------   ----- 
End-of-path arrival time (ps)           16007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_0    macrocell79  14757  16007  99980483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99980483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16007
-------------------------------------   ----- 
End-of-path arrival time (ps)           16007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_0  macrocell80  14757  16007  99980483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99980483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16007
-------------------------------------   ----- 
End-of-path arrival time (ps)           16007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_0    macrocell81  14757  16007  99980483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99980483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16007
-------------------------------------   ----- 
End-of-path arrival time (ps)           16007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_0   macrocell87  14757  16007  99980483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99981784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_0    macrocell82  13456  14706  99981784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99981784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_0  macrocell84  13456  14706  99981784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                      macrocell60     1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:counter_load_not\/main_0           macrocell11     4493   5743  99981820  RISE       1
\UART_MODX_0:BUART:counter_load_not\/q                macrocell11     3350   9093  99981820  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2896  11990  99981820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99981908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14622
-------------------------------------   ----- 
End-of-path arrival time (ps)           14622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q              macrocell116     1250   1250  99981908  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/main_2         macrocell39      3801   5051  99981908  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/q              macrocell39      3350   8401  99981908  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   6221  14622  99981908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11631
-------------------------------------   ----- 
End-of-path arrival time (ps)           11631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q                      macrocell92      1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_3           macrocell27      4112   5362  99982179  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell27      3350   8712  99982179  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2919  11631  99982179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q                      macrocell46     1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:counter_load_not\/main_3           macrocell3      3744   4994  99982551  RISE       1
\UART_MODX_1:BUART:counter_load_not\/q                macrocell3      3350   8344  99982551  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  11259  99982551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99983205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q                      macrocell77     1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:counter_load_not\/main_3           macrocell19     3752   5002  99983205  RISE       1
\UART_MODX_2:BUART:counter_load_not\/q                macrocell19     3350   8352  99983205  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2253  10605  99983205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxSts\/clock
Path slack     : 99983409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16091
-------------------------------------   ----- 
End-of-path arrival time (ps)           16091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99983409  RISE       1
\UART_STIM_1:BUART:tx_status_0\/main_3                 macrocell36      6835  10415  99983409  RISE       1
\UART_STIM_1:BUART:tx_status_0\/q                      macrocell36      3350  13765  99983409  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/status_0                 statusicell9     2326  16091  99983409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/clock                        statusicell9        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99984331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12199
-------------------------------------   ----- 
End-of-path arrival time (ps)           12199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
MODIN13_0/q                                    macrocell101     1250   1250  99984331  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/main_2         macrocell31      3183   4433  99984331  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/q              macrocell31      3350   7783  99984331  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   4416  12199  99984331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99984347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                macrocell106     1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   8393   9643  99984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99984425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15075
-------------------------------------   ----- 
End-of-path arrival time (ps)           15075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  99984425  RISE       1
\UART_STIM_1:BUART:rx_status_4\/main_1                 macrocell40      2938   6518  99984425  RISE       1
\UART_STIM_1:BUART:rx_status_4\/q                      macrocell40      3350   9868  99984425  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_4                 statusicell10    5207  15075  99984425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99984537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14963
-------------------------------------   ----- 
End-of-path arrival time (ps)           14963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  99984537  RISE       1
\UART_MODX_0:BUART:rx_status_4\/main_1                 macrocell16     3667   7247  99984537  RISE       1
\UART_MODX_0:BUART:rx_status_4\/q                      macrocell16     3350  10597  99984537  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_4                 statusicell4    4366  14963  99984537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99985059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  99985059  RISE       1
\UART_STIM_0:BUART:rx_status_4\/main_1                 macrocell32      2288   5868  99985059  RISE       1
\UART_STIM_0:BUART:rx_status_4\/q                      macrocell32      3350   9218  99985059  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_4                 statusicell8     5223  14441  99985059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99985242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11248
-------------------------------------   ----- 
End-of-path arrival time (ps)           11248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99985242  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_5  macrocell105   9998  11248  99985242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99985242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11248
-------------------------------------   ----- 
End-of-path arrival time (ps)           11248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99985242  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_5  macrocell107   9998  11248  99985242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99985470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14030
-------------------------------------   ----- 
End-of-path arrival time (ps)           14030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99985470  RISE       1
\UART_MODX_1:BUART:rx_status_4\/main_1                 macrocell8      2897   6477  99985470  RISE       1
\UART_MODX_1:BUART:rx_status_4\/q                      macrocell8      3350   9827  99985470  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_4                 statusicell2    4204  14030  99985470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99985567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q      macrocell105   1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_0  macrocell108   9673  10923  99985567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q          macrocell113     1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   7066   8316  99985674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:txn\/main_6
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99985818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q  macrocell108   1250   1250  99985242  RISE       1
\UART_STIM_1:BUART:txn\/main_6   macrocell104   9422  10672  99985818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99986075p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10415
-------------------------------------   ----- 
End-of-path arrival time (ps)           10415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99983409  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_3                  macrocell106     6835  10415  99986075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99986418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q                macrocell109     1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   6322   7572  99986418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxSts\/clock
Path slack     : 99986551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12949
-------------------------------------   ----- 
End-of-path arrival time (ps)           12949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99986551  RISE       1
\UART_MODX_0:BUART:tx_status_0\/main_3                 macrocell12     3693   7273  99986551  RISE       1
\UART_MODX_0:BUART:tx_status_0\/q                      macrocell12     3350  10623  99986551  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/status_0                 statusicell3    2326  12949  99986551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99986606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  99986606  RISE       1
\UART_MODX_2:BUART:rx_status_4\/main_1                 macrocell24     3647   7227  99986606  RISE       1
\UART_MODX_2:BUART:rx_status_4\/q                      macrocell24     3350  10577  99986606  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_4                 statusicell6    2317  12894  99986606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxSts\/clock
Path slack     : 99986647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986647  RISE       1
\UART_MODX_1:BUART:tx_status_0\/main_3                 macrocell4      3599   7179  99986647  RISE       1
\UART_MODX_1:BUART:tx_status_0\/q                      macrocell4      3350  10529  99986647  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/status_0                 statusicell1    2324  12853  99986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxSts\/clock
Path slack     : 99986755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99986755  RISE       1
\UART_STIM_0:BUART:tx_status_0\/main_3                 macrocell28      3492   7072  99986755  RISE       1
\UART_STIM_0:BUART:tx_status_0\/q                      macrocell28      3350  10422  99986755  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/status_0                 statusicell7     2323  12745  99986755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxSts\/clock
Path slack     : 99986821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986821  RISE       1
\UART_MODX_2:BUART:tx_status_0\/main_3                 macrocell20     3497   7077  99986821  RISE       1
\UART_MODX_2:BUART:tx_status_0\/q                      macrocell20     3350  10427  99986821  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/status_0                 statusicell5    2252  12679  99986821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99986855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_1  macrocell105   8385   9635  99986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99986855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_1  macrocell107   8385   9635  99986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:txn\/main_2
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99986877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q  macrocell106   1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:txn\/main_2    macrocell104   8363   9613  99986877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99986901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_0  macrocell106   8339   9589  99986901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99986923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9567
-------------------------------------   ---- 
End-of-path arrival time (ps)           9567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q      macrocell107   1250   1250  99974180  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_3  macrocell108   8317   9567  99986923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99987195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_0    macrocell67   8045   9295  99987195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99987195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_0  macrocell69   8045   9295  99987195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q          macrocell98      1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   5499   6749  99987241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99987460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99974726  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_2                macrocell108     8840   9030  99987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99987520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_0    macrocell64   7720   8970  99987520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99987520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_0  macrocell65   7720   8970  99987520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99987520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_0    macrocell66   7720   8970  99987520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99987520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_0   macrocell72   7720   8970  99987520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99987528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_1    macrocell52   7712   8962  99987528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99987528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_0  macrocell54   7712   8962  99987528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99987664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_1    macrocell49   7576   8826  99987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99987664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_0  macrocell50   7576   8826  99987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99987664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_0    macrocell51   7576   8826  99987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99987664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  99968497  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_1   macrocell57   7576   8826  99987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q                macrocell94      1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   4991   6241  99987749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q                macrocell49     1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4934   6184  99987806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99987839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99974180  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_4  macrocell106   7401   8651  99987839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99987872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8618
-------------------------------------   ---- 
End-of-path arrival time (ps)           8618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                             macrocell85   1250   1250  99985827  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_6  macrocell79   7368   8618  99987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99987872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8618
-------------------------------------   ---- 
End-of-path arrival time (ps)           8618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                              macrocell85   1250   1250  99985827  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_6  macrocell87   7368   8618  99987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q          macrocell83     1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4654   5904  99988086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                macrocell76     1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4639   5889  99988101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99988200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_3   macrocell109   7040   8290  99988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99988200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q   macrocell113   1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_2  macrocell110   7040   8290  99988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99988200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_2   macrocell111   7040   8290  99988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99988200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_3  macrocell117   7040   8290  99988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4511   5761  99988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99988255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  99988255  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_2   macrocell113   6295   8235  99988255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99988319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell113   1250   1250  99985674  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_3   macrocell112   6921   8171  99988319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99988341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99988341  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_0   macrocell113   6209   8149  99988341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99988341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99988341  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_1        macrocell115   6209   8149  99988341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99988341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99988341  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_1        macrocell116   6209   8149  99988341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99988351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_2  macrocell109   6889   8139  99988351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99988351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q         macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_1  macrocell110   6889   8139  99988351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99988351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_1  macrocell111   6889   8139  99988351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99988351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q        macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_2  macrocell117   6889   8139  99988351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99988385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99974726  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_2               macrocell106     7915   8105  99988385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99988439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99988439  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_1   macrocell113   6111   8051  99988439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell113        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99988439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99988439  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_2        macrocell115   6111   8051  99988439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99988439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99988439  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_2        macrocell116   6111   8051  99988439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                macrocell105     1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   4237   5487  99988503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99988569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99981908  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_10  macrocell109   6671   7921  99988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99988569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99981908  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_7  macrocell117   6671   7921  99988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                macrocell60     1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4087   5337  99988653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99988670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q      macrocell115   1250   1250  99981909  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_9  macrocell109   6570   7820  99988670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99988670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell115   1250   1250  99981909  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_6  macrocell117   6570   7820  99988670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q                macrocell79     1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4066   5316  99988674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99988886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_1  macrocell79   6354   7604  99988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99988886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q         macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_1  macrocell80   6354   7604  99988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99988886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_1  macrocell81   6354   7604  99988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99988886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q        macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_1  macrocell87   6354   7604  99988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99988890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q      macrocell106   1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_1  macrocell108   6350   7600  99988890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99988930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell108   1250   1250  99985242  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_5  macrocell106   6310   7560  99988930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99983192  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4861   5051  99988939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q                macrocell64     1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3784   5034  99988956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99989001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_4  macrocell64   6239   7489  99989001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99989001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q         macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_3  macrocell65   6239   7489  99989001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99989001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_3  macrocell66   6239   7489  99989001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99989001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q        macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_4  macrocell72   6239   7489  99989001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99989154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_2   macrocell79   6086   7336  99989154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99989154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q   macrocell83   1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_2  macrocell80   6086   7336  99989154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99989154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_2   macrocell81   6086   7336  99989154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99989154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_2  macrocell87   6086   7336  99989154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99989163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_4  macrocell82   6077   7327  99989163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99989163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q               macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_3  macrocell84   6077   7327  99989163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_1:BUART:txn\/main_3
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  99989195  RISE       1
\UART_MODX_1:BUART:txn\/main_3                macrocell43     2925   7295  99989195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989196p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99983322  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4604   4794  99989196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99989217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99986551  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_3                  macrocell61     3693   7273  99989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99989307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_4  macrocell94   5933   7183  99989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99989307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_3  macrocell96   5933   7183  99989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99989307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q        macrocell96    1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_4  macrocell102   5933   7183  99989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99989311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986647  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_3                  macrocell45     3599   7179  99989311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                macrocell90      1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3421   4671  99989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986821  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_3                  macrocell76     3497   7077  99989413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99989418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99986755  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_3                  macrocell91      3492   7072  99989418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                macrocell91      1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3230   4480  99989510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                macrocell61     1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3206   4456  99989534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99974726  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4219   4409  99989581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q                macrocell75     1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3128   4378  99989612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                macrocell44     1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3090   4340  99989650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99982882  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4086   4276  99989714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_0:BUART:txn\/main_3
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99989786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  99989786  RISE       1
\UART_STIM_0:BUART:txn\/main_3                macrocell89      2334   6704  99989786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_1:BUART:txn\/main_3
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99989800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  99989800  RISE       1
\UART_STIM_1:BUART:txn\/main_3                macrocell104     2320   6690  99989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_0:BUART:txn\/main_3
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  99989801  RISE       1
\UART_MODX_0:BUART:txn\/main_3                macrocell59     2319   6689  99989801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                macrocell45     1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2892   4142  99989848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:txn\/main_4
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q  macrocell46   1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:txn\/main_4    macrocell43   5365   6615  99989875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_2:BUART:txn\/main_3
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99989893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  99989893  RISE       1
\UART_MODX_2:BUART:txn\/main_3                macrocell74     2227   6597  99989893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                            macrocell101   1250   1250  99984331  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_7  macrocell94    5234   6484  99990006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99990006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                             macrocell101   1250   1250  99984331  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_7  macrocell102   5234   6484  99990006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_3   macrocell94   5205   6455  99990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99990035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_2   macrocell96   5205   6455  99990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99990035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98    1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_3  macrocell102   5205   6455  99990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q   macrocell98   1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_2  macrocell95   5195   6445  99990045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99990045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  99987241  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_3   macrocell97   5195   6445  99990045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990088  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_9         macrocell82   4462   6402  99990088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990092  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_8         macrocell82   4458   6398  99990092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990095  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_7         macrocell82   4455   6395  99990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_0  macrocell61   5043   6293  99990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q      macrocell60   1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_0  macrocell63   5043   6293  99990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990201  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_8         macrocell67   4349   6289  99990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99990227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990227  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_8         macrocell49   4323   6263  99990227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990227  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_5       macrocell50   4323   6263  99990227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990227  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_5         macrocell51   4323   6263  99990227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990231  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_9         macrocell52   4319   6259  99990231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_load_fifo\/q            macrocell50     1250   1250  99985799  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5379   6629  99990241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990257  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_8         macrocell64   4293   6233  99990257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990257  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_5       macrocell65   4293   6233  99990257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990257  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_5         macrocell66   4293   6233  99990257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99990320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_2  macrocell112   4920   6170  99990320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q               macrocell109   1250   1250  99982801  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_1  macrocell114   4920   6170  99990320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981990  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_4  macrocell61   4878   6128  99990362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q      macrocell62   1250   1250  99981990  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_3  macrocell63   4878   6128  99990362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99990366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990366  RISE       1
MODIN5_1/main_2                               macrocell70   4184   6124  99990366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99990366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990366  RISE       1
MODIN5_0/main_2                               macrocell71   4184   6124  99990366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                             macrocell71   1250   1250  99986434  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_7  macrocell64   4820   6070  99990420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                              macrocell71   1250   1250  99986434  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_7  macrocell72   4820   6070  99990420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2317   3567  99990423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99990543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99990543  RISE       1
MODIN13_1/main_2                              macrocell100   4007   5947  99990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99990543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99990543  RISE       1
MODIN13_0/main_2                              macrocell101   4007   5947  99990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99990550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell106   1250   1250  99976891  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_1  macrocell106   4690   5940  99990550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99990551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99990551  RISE       1
MODIN13_1/main_1                              macrocell100   3999   5939  99990551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99990551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99990551  RISE       1
MODIN13_0/main_1                              macrocell101   3999   5939  99990551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99990563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_3  macrocell90   4677   5927  99990563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99990563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_3  macrocell92   4677   5927  99990563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q      macrocell92   1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_3  macrocell93   4677   5927  99990563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  99988086  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_2   macrocell82   4646   5896  99990594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_4  macrocell67   4625   5875  99990615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q               macrocell66   1250   1250  99982534  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_2  macrocell69   4625   5875  99990615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990088  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_10        macrocell79   3901   5841  99990649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990088  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_7       macrocell80   3901   5841  99990649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99990649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990088  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_7         macrocell81   3901   5841  99990649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990092  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_9         macrocell79   3882   5822  99990668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990092  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_6       macrocell80   3882   5822  99990668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99990668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990092  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_6         macrocell81   3882   5822  99990668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990095  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_8         macrocell79   3879   5819  99990671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990095  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_5       macrocell80   3879   5819  99990671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99990671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990095  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_5         macrocell81   3879   5819  99990671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99990701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990701  RISE       1
MODIN9_1/main_1                               macrocell85   3849   5789  99990701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99990701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990701  RISE       1
MODIN9_0/main_1                               macrocell86   3849   5789  99990701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99990703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990703  RISE       1
MODIN9_1/main_0                               macrocell85   3847   5787  99990703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99990703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990703  RISE       1
MODIN9_0/main_0                               macrocell86   3847   5787  99990703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990201  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_9         macrocell64   3820   5760  99990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990201  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_6       macrocell65   3820   5760  99990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990201  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_6         macrocell66   3820   5760  99990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:txn\/main_4
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99990734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q  macrocell107   1250   1250  99974180  RISE       1
\UART_STIM_1:BUART:txn\/main_4    macrocell104   4506   5756  99990734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:txn\/main_1
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q  macrocell60   1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:txn\/main_1    macrocell59   4493   5743  99990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990227  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_7         macrocell52   3799   5739  99990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99990762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990231  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_10        macrocell49   3788   5728  99990762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990231  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_7       macrocell50   3788   5728  99990762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990231  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_7         macrocell51   3788   5728  99990762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990257  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_7         macrocell67   3750   5690  99990800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99990819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3171
-------------------------------------   ---- 
End-of-path arrival time (ps)           3171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985031  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   2981   3171  99990819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q         macrocell96   1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_3  macrocell95   4368   5618  99990872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99990872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell96   1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_4  macrocell97   4368   5618  99990872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q               macrocell96   1250   1250  99983341  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_2  macrocell99   4368   5618  99990872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_status_3\/q
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99990898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_status_3\/q       macrocell117    1250   1250  99990898  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_3  statusicell10   7352   8602  99990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_2  macrocell64   4329   5579  99990911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q         macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_1  macrocell65   4329   5579  99990911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_1  macrocell66   4329   5579  99990911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q        macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_2  macrocell72   4329   5579  99990911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:txn\/main_4
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q  macrocell62   1250   1250  99981990  RISE       1
\UART_MODX_0:BUART:txn\/main_4    macrocell59   4324   5574  99990916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99990922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990366  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_1   macrocell68   3628   5568  99990922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99990953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99990953  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_5  macrocell76   4287   5537  99990953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:txn\/main_4
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99990954p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q  macrocell77   1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:txn\/main_4    macrocell74   4286   5536  99990954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:txn\/main_1
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99990994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q  macrocell105   1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:txn\/main_1    macrocell104   4246   5496  99990994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_4  macrocell109   4194   5444  99991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q         macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_3  macrocell110   4194   5444  99991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_3  macrocell111   4194   5444  99991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99991046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q        macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_4  macrocell117   4194   5444  99991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell92   1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_4  macrocell91   4112   5362  99991128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_1  macrocell76   4095   5345  99991145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q      macrocell76   1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_1  macrocell78   4095   5345  99991145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_1  macrocell82   4057   5307  99991183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q               macrocell79   1250   1250  99983046  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_1  macrocell84   4057   5307  99991183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_2  macrocell49   4022   5272  99991218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q         macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_1  macrocell50   4022   5272  99991218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_1  macrocell51   4022   5272  99991218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q        macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_2  macrocell57   4022   5272  99991218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_load_fifo\/q            macrocell95      1250   1250  99985854  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4401   5651  99991219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_3   macrocell49   4019   5269  99991221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q   macrocell53   1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_2  macrocell50   4019   5269  99991221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_2   macrocell51   4019   5269  99991221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_3  macrocell57   4019   5269  99991221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  99988229  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_3   macrocell52   4011   5261  99991229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99982882  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_2               macrocell61     5066   5256  99991234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99982882  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_2                macrocell63     5066   5256  99991234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_4  macrocell49   3994   5244  99991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q         macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_3  macrocell50   3994   5244  99991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_3  macrocell51   3994   5244  99991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q        macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_4  macrocell57   3994   5244  99991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                            macrocell100   1250   1250  99985217  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_6  macrocell94    3942   5192  99991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99991298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                             macrocell100   1250   1250  99985217  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_6  macrocell102   3942   5192  99991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99991310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99974180  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_3  macrocell105   3930   5180  99991310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99991310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell107   1250   1250  99974180  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_3  macrocell107   3930   5180  99991310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990543  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_1   macrocell98   3231   5171  99991319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990551  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_0   macrocell98   3224   5164  99991326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:txn\/main_1
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q  macrocell44   1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:txn\/main_1    macrocell43   3838   5088  99991402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_2  macrocell67   3804   5054  99991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q               macrocell64   1250   1250  99983356  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_1  macrocell69   3804   5054  99991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99983192  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_2               macrocell44     4861   5051  99991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99983192  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_2               macrocell46     4861   5051  99991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99983192  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_2                macrocell47     4861   5051  99991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99991439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99981908  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_4  macrocell115   3801   5051  99991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99991439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell116   1250   1250  99981908  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_3  macrocell116   3801   5051  99991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell116        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99991441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell115   1250   1250  99981909  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_3  macrocell115   3799   5049  99991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:txn\/main_2
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q  macrocell45   1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:txn\/main_2    macrocell43   3795   5045  99991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_4  macrocell79   3780   5030  99991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q         macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_4  macrocell80   3780   5030  99991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_4  macrocell81   3780   5030  99991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q        macrocell82   1250   1250  99981027  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_4  macrocell87   3780   5030  99991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991467  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_10        macrocell64   3083   5023  99991467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991467  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_7       macrocell65   3083   5023  99991467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991467  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_7         macrocell66   3083   5023  99991467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991474  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_9         macrocell49   3076   5016  99991474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991474  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_6       macrocell50   3076   5016  99991474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991474  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_6         macrocell51   3076   5016  99991474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991467  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_9         macrocell67   3071   5011  99991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991474  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_8         macrocell52   3063   5003  99991487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_3  macrocell75   3752   5002  99991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_3  macrocell77   3752   5002  99991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_4  macrocell45   3744   4994  99991496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99990953  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_5  macrocell75   3737   4987  99991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell78   1250   1250  99990953  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_5  macrocell77   3737   4987  99991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_1  macrocell60   3724   4974  99991516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_1  macrocell62   3724   4974  99991516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99991522  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_5  macrocell60   3718   4968  99991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99991522  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_5  macrocell62   3718   4968  99991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:txn\/main_6
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q  macrocell47   1250   1250  99991552  RISE       1
\UART_MODX_1:BUART:txn\/main_6   macrocell43   3688   4938  99991552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q         macrocell94   1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_1  macrocell95   3644   4894  99991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_2  macrocell97   3644   4894  99991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q               macrocell94   1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_1  macrocell99   3644   4894  99991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_last\/q          macrocell58   1250   1250  99991605  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_6  macrocell52   3635   4885  99991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991613  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_2   macrocell83   2937   4877  99991613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990701  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_1   macrocell83   2936   4876  99991614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990703  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_0   macrocell83   2936   4876  99991614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell83         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_4  macrocell112   3614   4864  99991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q               macrocell111   1250   1250  99984107  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_2  macrocell114   3614   4864  99991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991653  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_2   macrocell98   2897   4837  99991653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell98         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99991671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_0  macrocell105   3569   4819  99991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99991671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell105   1250   1250  99973242  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_0  macrocell107   3569   4819  99991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_0  macrocell90   3567   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_0  macrocell92   3567   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q      macrocell90   1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_0  macrocell93   3567   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:txn\/main_1
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99991674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q  macrocell90   1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:txn\/main_1    macrocell89   3566   4816  99991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991720  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_6         macrocell109   2830   4770  99991720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991720  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_5       macrocell110   2830   4770  99991720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991720  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_5         macrocell111   2830   4770  99991720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991722  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_8         macrocell109   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991722  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_7       macrocell110   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991722  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_7         macrocell111   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991736  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_7         macrocell109   2814   4754  99991736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991736  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_6       macrocell110   2814   4754  99991736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991736  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_6         macrocell111   2814   4754  99991736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991737  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_10        macrocell94   2813   4753  99991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991737  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_7         macrocell96   2813   4753  99991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991722  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_8         macrocell112   2809   4749  99991741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991720  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_6         macrocell112   2799   4739  99991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_2  macrocell52   3489   4739  99991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q               macrocell49   1250   1250  99983683  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_1  macrocell54   3489   4739  99991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991753  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_9         macrocell94   2797   4737  99991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991753  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_6         macrocell96   2797   4737  99991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991753  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_6       macrocell95   2794   4734  99991756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991753  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_8         macrocell97   2794   4734  99991756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991737  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_7       macrocell95   2792   4732  99991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991737  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_9         macrocell97   2792   4732  99991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:txn\/main_5
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99991760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99991760  RISE       1
\UART_STIM_0:BUART:txn\/main_5                      macrocell89      4540   4730  99991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991736  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_7         macrocell112   2790   4730  99991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_4  macrocell52   3445   4695  99991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q               macrocell51   1250   1250  99983726  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_2  macrocell54   3445   4695  99991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:txn\/main_2
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q  macrocell76   1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:txn\/main_2    macrocell74   3425   4675  99991815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_1  macrocell75   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell76   1250   1250  99983535  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_1  macrocell77   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell90   1250   1250  99982871  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_0  macrocell91   3419   4669  99991821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_3   macrocell64   3372   4622  99991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_2  macrocell65   3372   4622  99991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_2   macrocell66   3372   4622  99991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_3  macrocell72   3372   4622  99991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:txn\/main_6
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q  macrocell78   1250   1250  99990953  RISE       1
\UART_MODX_2:BUART:txn\/main_6   macrocell74   3363   4613  99991877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  99990423  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_3   macrocell67   3359   4609  99991881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell77   1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_4  macrocell76   3357   4607  99991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q      macrocell77   1250   1250  99983205  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_3  macrocell78   3357   4607  99991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991931  RISE       1
MODIN5_1/main_1                               macrocell70   2619   4559  99991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991931  RISE       1
MODIN5_0/main_1                               macrocell71   2619   4559  99991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991931  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_8         macrocell94   2619   4559  99991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991931  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_5         macrocell96   2619   4559  99991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991931  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_0   macrocell68   2615   4555  99991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991931  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_5       macrocell95   2610   4550  99991940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991931  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_7         macrocell97   2610   4550  99991940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991958p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_3  macrocell44   3282   4532  99991958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991958p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell46   1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_3  macrocell46   3282   4532  99991958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991958p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q      macrocell46   1250   1250  99982551  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_3  macrocell47   3282   4532  99991958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:txn\/main_4
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99991959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q  macrocell92   1250   1250  99982179  RISE       1
\UART_STIM_0:BUART:txn\/main_4    macrocell89   3281   4531  99991959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_1  macrocell91   3224   4474  99992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:txn\/main_2
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q  macrocell91   1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:txn\/main_2    macrocell89   3222   4472  99992018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_1  macrocell90   3221   4471  99992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell91   1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_1  macrocell92   3221   4471  99992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q      macrocell91   1250   1250  99983066  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_1  macrocell93   3221   4471  99992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:txn\/main_2
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q  macrocell61   1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:txn\/main_2    macrocell59   3204   4454  99992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                             macrocell86   1250   1250  99986712  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_7  macrocell79   3204   4454  99992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                              macrocell86   1250   1250  99986712  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_7  macrocell87   3204   4454  99992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell56   1250   1250  99987303  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_7  macrocell49   3202   4452  99992038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell56   1250   1250  99987303  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_7  macrocell57   3202   4452  99992038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell85   1250   1250  99985827  RISE       1
MODIN9_1/main_3  macrocell85   3193   4443  99992047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell61   1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_1  macrocell61   3193   4443  99992047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q      macrocell61   1250   1250  99983110  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_1  macrocell63   3193   4443  99992047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell55   1250   1250  99987311  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_6  macrocell49   3192   4442  99992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell55   1250   1250  99987311  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_6  macrocell57   3192   4442  99992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                             macrocell70   1250   1250  99987325  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_6  macrocell64   3187   4437  99992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                              macrocell70   1250   1250  99987325  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_6  macrocell72   3187   4437  99992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  99986434  RISE       1
MODIN5_1/main_4  macrocell70   3187   4437  99992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  99986434  RISE       1
MODIN5_0/main_3  macrocell71   3187   4437  99992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell101   1250   1250  99984331  RISE       1
MODIN13_1/main_4  macrocell100   3183   4433  99992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99992057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell101   1250   1250  99984331  RISE       1
MODIN13_0/main_3  macrocell101   3183   4433  99992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99974726  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_2               macrocell105     4229   4419  99992071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99974726  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_2               macrocell107     4229   4419  99992071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:txn\/main_1
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q  macrocell75   1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:txn\/main_1    macrocell74   3122   4372  99992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_0  macrocell75   3120   4370  99992120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_0  macrocell77   3120   4370  99992120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell75   1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_0  macrocell76   3111   4361  99992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q      macrocell75   1250   1250  99983837  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_0  macrocell78   3111   4361  99992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_2  macrocell94   3110   4360  99992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell94   1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_1  macrocell96   3110   4360  99992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q        macrocell94    1250   1250  99984065  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_2  macrocell102   3110   4360  99992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99983192  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_2               macrocell45     4164   4354  99992136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99992144  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_5  macrocell90   3096   4346  99992144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99992144  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_5  macrocell92   3096   4346  99992144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:txn\/main_6
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q  macrocell93   1250   1250  99992144  RISE       1
\UART_STIM_0:BUART:txn\/main_6   macrocell89   3094   4344  99992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_0  macrocell44   3079   4329  99992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_0  macrocell46   3079   4329  99992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q      macrocell44   1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_0  macrocell47   3079   4329  99992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99992224  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_2   macrocell53   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992228p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99992228  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_2   macrocell68   2322   4262  99992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_1   macrocell53   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
MODIN1_1/main_2                               macrocell55   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
MODIN1_0/main_2                               macrocell56   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992238  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_0   macrocell53   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell53         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992238  RISE       1
MODIN1_1/main_1                               macrocell55   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992238  RISE       1
MODIN1_0/main_1                               macrocell56   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99983322  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_2               macrocell91      4029   4219  99992271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell93   1250   1250  99992144  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_5  macrocell91   2940   4190  99992300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell44   1250   1250  99983370  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_0  macrocell45   2925   4175  99992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_last\/q          macrocell88   1250   1250  99992321  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_6  macrocell82   2919   4169  99992321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_last\/q          macrocell73   1250   1250  99992345  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_6  macrocell67   2895   4145  99992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_1  macrocell45   2886   4136  99992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_1  macrocell44   2880   4130  99992360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell45   1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_1  macrocell46   2880   4130  99992360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q      macrocell45   1250   1250  99983409  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_1  macrocell47   2880   4130  99992360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:txn\/main_6
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q  macrocell63   1250   1250  99991522  RISE       1
\UART_MODX_0:BUART:txn\/main_6   macrocell59   2810   4060  99992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_5  macrocell109   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q         macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_4  macrocell110   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_4  macrocell111   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q        macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_5  macrocell117   2800   4050  99992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:txn\/main_5
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992443  RISE       1
\UART_MODX_1:BUART:txn\/main_5                      macrocell43     3857   4047  99992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_5  macrocell112   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q               macrocell112   1250   1250  99984930  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_3  macrocell114   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell114        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell63   1250   1250  99991522  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_5  macrocell61   2791   4041  99992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991552  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_5  macrocell44   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991552  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_5  macrocell46   2790   4040  99992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_5  macrocell94   2786   4036  99992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_4  macrocell96   2786   4036  99992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q        macrocell97    1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_5  macrocell102   2786   4036  99992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q         macrocell97   1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_4  macrocell95   2785   4035  99992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell97   1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_5  macrocell97   2785   4035  99992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q               macrocell97   1250   1250  99984923  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_3  macrocell99   2785   4035  99992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell99         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell47   1250   1250  99991552  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_5  macrocell45   2775   4025  99992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_5  macrocell67   2701   3951  99992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q               macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_3  macrocell69   2701   3951  99992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_5  macrocell64   2700   3950  99992540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q         macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_4  macrocell65   2700   3950  99992540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_4  macrocell66   2700   3950  99992540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q        macrocell67   1250   1250  99984458  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_5  macrocell72   2700   3950  99992540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_0  macrocell60   2644   3894  99992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell60   1250   1250  99981820  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_0  macrocell62   2644   3894  99992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_3  macrocell82   2620   3870  99992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q               macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_2  macrocell84   2620   3870  99992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981990  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_3  macrocell60   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell62   1250   1250  99981990  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_3  macrocell62   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_3  macrocell79   2615   3865  99992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q         macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_3  macrocell80   2615   3865  99992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_3  macrocell81   2615   3865  99992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q        macrocell81   1250   1250  99984484  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_3  macrocell87   2615   3865  99992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:txn\/q
Path End       : \UART_MODX_0:BUART:txn\/main_0
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:txn\/q       macrocell59   1250   1250  99992633  RISE       1
\UART_MODX_0:BUART:txn\/main_0  macrocell59   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99983322  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_2               macrocell90      3633   3823  99992667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99983322  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_2               macrocell92      3633   3823  99992667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99983322  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_2                macrocell93      3633   3823  99992667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_5  macrocell52   2528   3778  99992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q               macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_3  macrocell54   2528   3778  99992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_5  macrocell49   2526   3776  99992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q         macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_4  macrocell50   2526   3776  99992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_4  macrocell51   2526   3776  99992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q        macrocell52   1250   1250  99984643  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_5  macrocell57   2526   3776  99992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99991760  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_4               macrocell90      3580   3770  99992720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99991760  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_4               macrocell92      3580   3770  99992720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_load_fifo\/q            macrocell65     1250   1250  99986015  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2865   4115  99992755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_last\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_last\/q          macrocell103   1250   1250  99992920  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_6  macrocell97    2320   3570  99992920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell56   1250   1250  99987303  RISE       1
MODIN1_1/main_4  macrocell55   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell56   1250   1250  99987303  RISE       1
MODIN1_0/main_3  macrocell56   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  99986712  RISE       1
MODIN9_1/main_4  macrocell85   2309   3559  99992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99992931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  99986712  RISE       1
MODIN9_0/main_3  macrocell86   2309   3559  99992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_last\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_last\/q          macrocell118   1250   1250  99992937  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_9  macrocell112   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell55   1250   1250  99987311  RISE       1
MODIN1_1/main_3  macrocell55   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:txn\/q
Path End       : \UART_MODX_1:BUART:txn\/main_0
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:txn\/q       macrocell43   1250   1250  99992942  RISE       1
\UART_MODX_1:BUART:txn\/main_0  macrocell43   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell100   1250   1250  99985217  RISE       1
MODIN13_1/main_3  macrocell100   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell100        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell70   1250   1250  99987325  RISE       1
MODIN5_1/main_3  macrocell70   2296   3546  99992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:txn\/q
Path End       : \UART_STIM_0:BUART:txn\/main_0
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:txn\/q       macrocell89   1250   1250  99992952  RISE       1
\UART_STIM_0:BUART:txn\/main_0  macrocell89   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:txn\/q
Path End       : \UART_STIM_1:BUART:txn\/main_0
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:txn\/q       macrocell104   1250   1250  99992952  RISE       1
\UART_STIM_1:BUART:txn\/main_0  macrocell104   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_load_fifo\/q            macrocell80     1250   1250  99988443  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2639   3889  99992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:txn\/q
Path End       : \UART_MODX_2:BUART:txn\/main_0
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:txn\/q       macrocell74   1250   1250  99992990  RISE       1
\UART_MODX_2:BUART:txn\/main_0  macrocell74   2250   3500  99992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:txn\/main_5
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99993105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3385
-------------------------------------   ---- 
End-of-path arrival time (ps)           3385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99993105  RISE       1
\UART_MODX_0:BUART:txn\/main_5                      macrocell59     3195   3385  99993105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:txn\/main_5
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99993194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3296
-------------------------------------   ---- 
End-of-path arrival time (ps)           3296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993194  RISE       1
\UART_STIM_1:BUART:txn\/main_5                      macrocell104     3106   3296  99993194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99993209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3281
-------------------------------------   ---- 
End-of-path arrival time (ps)           3281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993194  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_4               macrocell105     3091   3281  99993209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99993209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3281
-------------------------------------   ---- 
End-of-path arrival time (ps)           3281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99993194  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_4               macrocell107     3091   3281  99993209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99993314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985031  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_2               macrocell75     2986   3176  99993314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99993314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985031  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_2               macrocell77     2986   3176  99993314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99993329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell110        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_load_fifo\/q            macrocell110     1250   1250  99986485  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   2291   3541  99993329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99993360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992443  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_4               macrocell44     2940   3130  99993360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99993360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992443  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_4               macrocell46     2940   3130  99993360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99993445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3045
-------------------------------------   ---- 
End-of-path arrival time (ps)           3045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985031  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_2               macrocell76     2855   3045  99993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99993445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3045
-------------------------------------   ---- 
End-of-path arrival time (ps)           3045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985031  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_2                macrocell78     2855   3045  99993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99993587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2903
-------------------------------------   ---- 
End-of-path arrival time (ps)           2903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993587  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_4               macrocell75     2713   2903  99993587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99993587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2903
-------------------------------------   ---- 
End-of-path arrival time (ps)           2903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993587  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_4               macrocell77     2713   2903  99993587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:txn\/main_5
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99993602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2888
-------------------------------------   ---- 
End-of-path arrival time (ps)           2888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993587  RISE       1
\UART_MODX_2:BUART:txn\/main_5                      macrocell74     2698   2888  99993602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99993638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2852
-------------------------------------   ---- 
End-of-path arrival time (ps)           2852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99982882  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_2               macrocell60     2662   2852  99993638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99993638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2852
-------------------------------------   ---- 
End-of-path arrival time (ps)           2852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99982882  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_2               macrocell62     2662   2852  99993638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99993998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99993105  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_4               macrocell60     2302   2492  99993998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99993998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99993105  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_4               macrocell62     2302   2492  99993998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_status_3\/q
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99994576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_status_3\/q       macrocell87    1250   1250  99994576  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_3  statusicell6   3674   4924  99994576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_status_3\/q
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99994631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_status_3\/q       macrocell57    1250   1250  99994631  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_3  statusicell2   3619   4869  99994631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_status_3\/q
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99995350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_status_3\/q       macrocell102   1250   1250  99995350  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_3  statusicell8   2900   4150  99995350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_status_3\/q
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99995997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_status_3\/q       macrocell72    1250   1250  99995997  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_3  statusicell4   2253   3503  99995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

