lib_name: serdes_bm_templates
cell_name: integrator_ffe1_dfe3_v2
pins: [ "VDD", "VSS", "inn<5:0>", "bias_tail<5:0>", "bias_switch", "bias_load", "outp", "outn", "inp<5:0>", "bias_ffe" ]
instances:
  XOFFSET:
    lib_name: serdes_bm_templates
    cell_name: diffamp
    instpins:
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "bias_ffe"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<2>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<2>"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
  XFFE:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_casc
    instpins:
      bias_load:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<1>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<1>"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "bias_ffe"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XDN:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDP:
    lib_name: BAG_prim
    cell_name: pmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  XDFE2:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw
    instpins:
      bias_load:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<4>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<4>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<4>"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XAMP:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw
    instpins:
      bias_load:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<0>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<0>"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XDFE3:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw
    instpins:
      bias_load:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<3>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<3>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<3>"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XDFE1:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw
    instpins:
      bias_load:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<5>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<5>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<5>"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
